
BMSLV_2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000164c0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a04  08016680  08016680  00026680  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017084  08017084  0003056c  2**0
                  CONTENTS
  4 .ARM          00000000  08017084  08017084  0003056c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08017084  08017084  0003056c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08017084  08017084  00027084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017094  08017094  00027094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000056c  20000000  08017098  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000092f0  2000056c  08017604  0003056c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000985c  08017604  0003985c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003056c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004c705  00000000  00000000  0003059c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000887c  00000000  00000000  0007cca1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002b00  00000000  00000000  00085520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002808  00000000  00000000  00088020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b9a5  00000000  00000000  0008a828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00035f0b  00000000  00000000  000c61cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014e95f  00000000  00000000  000fc0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0024aa37  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c864  00000000  00000000  0024aa88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000056c 	.word	0x2000056c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08016668 	.word	0x08016668

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000570 	.word	0x20000570
 80001fc:	08016668 	.word	0x08016668

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <_Z20discharge_cells_taili>:
			the next cell to discharge has to be the first one.
			So generally it sets the array tail at the beginning.
 * Param:	index
 * Retval:	index
 */
int discharge_cells_tail(int i){
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
	if(5 == i || 6 == i)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b05      	cmp	r3, #5
 8000be4:	d002      	beq.n	8000bec <_Z20discharge_cells_taili+0x14>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2b06      	cmp	r3, #6
 8000bea:	d102      	bne.n	8000bf2 <_Z20discharge_cells_taili+0x1a>
		return -1;
 8000bec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bf0:	e000      	b.n	8000bf4 <_Z20discharge_cells_taili+0x1c>
	else
		return i;
 8000bf2:	687b      	ldr	r3, [r7, #4]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <_Z18set_discharge_cellRhRi>:
/**
 * Brief:	It sets cell to be discharged
 * Param:	Index
 * Retval:	None
 */
void set_discharge_cell(uint8_t &discharge_at_once, int &i){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
	if(discharge_at_once < MAX_CELLS_DISCHARGE_AT_ONCE)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d819      	bhi.n	8000c46 <_Z18set_discharge_cellRhRi+0x46>
	{
		data.charging.cell_discharge[i] = true;
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a14      	ldr	r2, [pc, #80]	; (8000c68 <_Z18set_discharge_cellRhRi+0x68>)
 8000c18:	4413      	add	r3, r2
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
		discharge_at_once++;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	3301      	adds	r3, #1
 8000c26:	b2da      	uxtb	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	701a      	strb	r2, [r3, #0]
		i++;	//impossible to discharge 2 cells next to each other
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	1c5a      	adds	r2, r3, #1
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	601a      	str	r2, [r3, #0]
		i=discharge_cells_tail(i);
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff ffcc 	bl	8000bd8 <_Z20discharge_cells_taili>
 8000c40:	4602      	mov	r2, r0
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	601a      	str	r2, [r3, #0]
	}
	data.charging.discharge_activation = true;
 8000c46:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <_Z18set_discharge_cellRhRi+0x68>)
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
	data.charging.discharge_tick_end = HAL_GetTick() + BALANCE_TIME;
 8000c4e:	f004 f9d7 	bl	8005000 <HAL_GetTick>
 8000c52:	4603      	mov	r3, r0
 8000c54:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000c58:	3310      	adds	r3, #16
 8000c5a:	4a03      	ldr	r2, [pc, #12]	; (8000c68 <_Z18set_discharge_cellRhRi+0x68>)
 8000c5c:	f8c2 329c 	str.w	r3, [r2, #668]	; 0x29c
}
 8000c60:	bf00      	nop
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	20001424 	.word	0x20001424

08000c6c <_Z22set_discharge_cell_maxRhRiRb>:
/**
 * Brief:	It sets cell having the highest voltage to be discharged
 * Param:	Index
 * Retval:	None
 */
void set_discharge_cell_max(uint8_t &discharge_at_once, int &i, bool &max_voltage_discharge_activation){
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
	max_voltage_discharge_activation = false;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
	if(discharge_at_once < MAX_CELLS_DISCHARGE_AT_ONCE)
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d81a      	bhi.n	8000cbc <_Z22set_discharge_cell_maxRhRiRb+0x50>
	{
		data.charging.cell_discharge[data.voltages.highest_cell_voltage_index] = true;
 8000c86:	4b16      	ldr	r3, [pc, #88]	; (8000ce0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000c88:	8bdb      	ldrh	r3, [r3, #30]
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	4b14      	ldr	r3, [pc, #80]	; (8000ce0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000c8e:	4413      	add	r3, r2
 8000c90:	2201      	movs	r2, #1
 8000c92:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
		discharge_at_once++;
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	701a      	strb	r2, [r3, #0]
		i = data.voltages.highest_cell_voltage_index + 1; //impossible to discharge 2 cells next to each other
 8000ca2:	4b0f      	ldr	r3, [pc, #60]	; (8000ce0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000ca4:	8bdb      	ldrh	r3, [r3, #30]
 8000ca6:	1c5a      	adds	r2, r3, #1
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	601a      	str	r2, [r3, #0]
		i=discharge_cells_tail(i);
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ff91 	bl	8000bd8 <_Z20discharge_cells_taili>
 8000cb6:	4602      	mov	r2, r0
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	601a      	str	r2, [r3, #0]
	}

	data.charging.discharge_activation = true;
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
	data.charging.discharge_tick_end = HAL_GetTick() + BALANCE_TIME;
 8000cc4:	f004 f99c 	bl	8005000 <HAL_GetTick>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000cce:	3310      	adds	r3, #16
 8000cd0:	4a03      	ldr	r2, [pc, #12]	; (8000ce0 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000cd2:	f8c2 329c 	str.w	r3, [r2, #668]	; 0x29c

}
 8000cd6:	bf00      	nop
 8000cd8:	3710      	adds	r7, #16
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	20001424 	.word	0x20001424

08000ce4 <_Z15balance_controlv>:
 * Brief:	Control of cell discharges
 * Param:	None
 * Retval:	None
 */
void balance_control()
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
	uint8_t charged_cells = 0, nearly_charged_cells = 0, cell_overcharged = 0, discharge_at_once = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	75fb      	strb	r3, [r7, #23]
 8000cee:	2300      	movs	r3, #0
 8000cf0:	75bb      	strb	r3, [r7, #22]
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	757b      	strb	r3, [r7, #21]
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	73fb      	strb	r3, [r7, #15]
	bool max_voltage_discharge_activation= 0, max_voltage_discharge_activation_charging_off = 0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	73bb      	strb	r3, [r7, #14]
 8000cfe:	2300      	movs	r3, #0
 8000d00:	737b      	strb	r3, [r7, #13]

	for(unsigned int i = 0; i < NUMBER_OF_CELLS; i++)
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	2b05      	cmp	r3, #5
 8000d0a:	d83c      	bhi.n	8000d86 <_Z15balance_controlv+0xa2>
	{
		if(data.voltages.highest_cell_voltage > VOL_UP_OK || (data.voltages.highest_cell_voltage - data.voltages.lowest_cell_voltage) > BALANCE_VALUE)
 8000d0c:	4b95      	ldr	r3, [pc, #596]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d0e:	8b9b      	ldrh	r3, [r3, #28]
 8000d10:	f24a 420b 	movw	r2, #41995	; 0xa40b
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d807      	bhi.n	8000d28 <_Z15balance_controlv+0x44>
 8000d18:	4b92      	ldr	r3, [pc, #584]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d1a:	8b9b      	ldrh	r3, [r3, #28]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b91      	ldr	r3, [pc, #580]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d20:	8b5b      	ldrh	r3, [r3, #26]
 8000d22:	1ad3      	subs	r3, r2, r3
 8000d24:	2b32      	cmp	r3, #50	; 0x32
 8000d26:	dd01      	ble.n	8000d2c <_Z15balance_controlv+0x48>
		{
			max_voltage_discharge_activation= true;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	73bb      	strb	r3, [r7, #14]
		}
		if(data.voltages.highest_cell_voltage > VOL_UP_OK)
 8000d2c:	4b8d      	ldr	r3, [pc, #564]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d2e:	8b9b      	ldrh	r3, [r3, #28]
 8000d30:	f24a 420b 	movw	r2, #41995	; 0xa40b
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d901      	bls.n	8000d3c <_Z15balance_controlv+0x58>
		{
			max_voltage_discharge_activation_charging_off = true;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	737b      	strb	r3, [r7, #13]
		}
		if(data.voltages.cells[i] > VOL_UP_OK)
 8000d3c:	4a89      	ldr	r2, [pc, #548]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d44:	f24a 420b 	movw	r2, #41995	; 0xa40b
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d902      	bls.n	8000d52 <_Z15balance_controlv+0x6e>
		{
			charged_cells++;
 8000d4c:	7dfb      	ldrb	r3, [r7, #23]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	75fb      	strb	r3, [r7, #23]
		}
		if(data.voltages.cells[i] > VOL_UP_NEARLY_OK)
 8000d52:	4a84      	ldr	r2, [pc, #528]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d5a:	f24a 32c0 	movw	r2, #41920	; 0xa3c0
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d902      	bls.n	8000d68 <_Z15balance_controlv+0x84>
		{
			nearly_charged_cells++;
 8000d62:	7dbb      	ldrb	r3, [r7, #22]
 8000d64:	3301      	adds	r3, #1
 8000d66:	75bb      	strb	r3, [r7, #22]
		}
		if(data.voltages.cells[i] > VOL_UP_OVERCHARGE)
 8000d68:	4a7e      	ldr	r2, [pc, #504]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d70:	f24a 4274 	movw	r2, #42100	; 0xa474
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d902      	bls.n	8000d7e <_Z15balance_controlv+0x9a>
		{
			cell_overcharged++;
 8000d78:	7d7b      	ldrb	r3, [r7, #21]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	757b      	strb	r3, [r7, #21]
	for(unsigned int i = 0; i < NUMBER_OF_CELLS; i++)
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	3301      	adds	r3, #1
 8000d82:	613b      	str	r3, [r7, #16]
 8000d84:	e7bf      	b.n	8000d06 <_Z15balance_controlv+0x22>
		}
	}

	//EFUSE switch off - battery full
	if(charged_cells >= 4 && fabsf(data.current.value) < CHARGING_CUTOFF_CURRENT && nearly_charged_cells == 6)
 8000d86:	7dfb      	ldrb	r3, [r7, #23]
 8000d88:	2b03      	cmp	r3, #3
 8000d8a:	d926      	bls.n	8000dda <_Z15balance_controlv+0xf6>
 8000d8c:	4b75      	ldr	r3, [pc, #468]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000d8e:	edd3 7a72 	vldr	s15, [r3, #456]	; 0x1c8
 8000d92:	eef0 7ae7 	vabs.f32	s15, s15
 8000d96:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8000f68 <_Z15balance_controlv+0x284>
 8000d9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000da2:	d51a      	bpl.n	8000dda <_Z15balance_controlv+0xf6>
 8000da4:	7dbb      	ldrb	r3, [r7, #22]
 8000da6:	2b06      	cmp	r3, #6
 8000da8:	d117      	bne.n	8000dda <_Z15balance_controlv+0xf6>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2104      	movs	r1, #4
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db2:	f007 fa09 	bl	80081c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8000db6:	2200      	movs	r2, #0
 8000db8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dbc:	486b      	ldr	r0, [pc, #428]	; (8000f6c <_Z15balance_controlv+0x288>)
 8000dbe:	f007 fa03 	bl	80081c8 <HAL_GPIO_WritePin>
		data.soc.main.set_full_battery();
 8000dc2:	486b      	ldr	r0, [pc, #428]	; (8000f70 <_Z15balance_controlv+0x28c>)
 8000dc4:	f003 f99e 	bl	8004104 <_ZN7SoC_EKF16set_full_batteryEv>
		data.charging.charging_state = false;
 8000dc8:	4b66      	ldr	r3, [pc, #408]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 0;
 8000dd0:	4b64      	ldr	r3, [pc, #400]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8000dd8:	e043      	b.n	8000e62 <_Z15balance_controlv+0x17e>
	}
	//EFUSE switch off - cell overcharged
	else if(cell_overcharged > 1 && data.charging.discharge_activation == 0)
 8000dda:	7d7b      	ldrb	r3, [r7, #21]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d919      	bls.n	8000e14 <_Z15balance_controlv+0x130>
 8000de0:	4b60      	ldr	r3, [pc, #384]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000de2:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d114      	bne.n	8000e14 <_Z15balance_controlv+0x130>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2104      	movs	r1, #4
 8000dee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000df2:	f007 f9e9 	bl	80081c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dfc:	485b      	ldr	r0, [pc, #364]	; (8000f6c <_Z15balance_controlv+0x288>)
 8000dfe:	f007 f9e3 	bl	80081c8 <HAL_GPIO_WritePin>
		data.charging.charging_state = false;
 8000e02:	4b58      	ldr	r3, [pc, #352]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 0;
 8000e0a:	4b56      	ldr	r3, [pc, #344]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8000e12:	e026      	b.n	8000e62 <_Z15balance_controlv+0x17e>
	}
	//EFUSE switch on
	else if(!data.charging.charger_plugged && nearly_charged_cells < 6 && cell_overcharged == 0 && data.charging.discharge_activation == 0)// && acuState == 0
 8000e14:	4b53      	ldr	r3, [pc, #332]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e16:	f893 3296 	ldrb.w	r3, [r3, #662]	; 0x296
 8000e1a:	f083 0301 	eor.w	r3, r3, #1
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d01e      	beq.n	8000e62 <_Z15balance_controlv+0x17e>
 8000e24:	7dbb      	ldrb	r3, [r7, #22]
 8000e26:	2b05      	cmp	r3, #5
 8000e28:	d81b      	bhi.n	8000e62 <_Z15balance_controlv+0x17e>
 8000e2a:	7d7b      	ldrb	r3, [r7, #21]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d118      	bne.n	8000e62 <_Z15balance_controlv+0x17e>
 8000e30:	4b4c      	ldr	r3, [pc, #304]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e32:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d113      	bne.n	8000e62 <_Z15balance_controlv+0x17e>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	2104      	movs	r1, #4
 8000e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e42:	f007 f9c1 	bl	80081c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8000e46:	2201      	movs	r2, #1
 8000e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e4c:	4847      	ldr	r0, [pc, #284]	; (8000f6c <_Z15balance_controlv+0x288>)
 8000e4e:	f007 f9bb 	bl	80081c8 <HAL_GPIO_WritePin>
		data.charging.charging_state = true;
 8000e52:	4b44      	ldr	r3, [pc, #272]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 1;
 8000e5a:	4b42      	ldr	r3, [pc, #264]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
	}


	//cell choice algorithm when charger is connected
	if(true == data.charging.charging_state) //charging on
 8000e62:	4b40      	ldr	r3, [pc, #256]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e64:	f893 3297 	ldrb.w	r3, [r3, #663]	; 0x297
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d144      	bne.n	8000ef6 <_Z15balance_controlv+0x212>
	{
		if(false == data.charging.discharge_activation)
 8000e6c:	4b3d      	ldr	r3, [pc, #244]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e6e:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d172      	bne.n	8000f5c <_Z15balance_controlv+0x278>
		{
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	2b05      	cmp	r3, #5
 8000e7e:	dc6d      	bgt.n	8000f5c <_Z15balance_controlv+0x278>
			{
				//discharge activation for the cell with the highest voltage
				if(true == max_voltage_discharge_activation)
 8000e80:	7bbb      	ldrb	r3, [r7, #14]
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d109      	bne.n	8000e9a <_Z15balance_controlv+0x1b6>
				{
					set_discharge_cell_max(discharge_at_once, i, max_voltage_discharge_activation);
 8000e86:	f107 020e 	add.w	r2, r7, #14
 8000e8a:	f107 0108 	add.w	r1, r7, #8
 8000e8e:	f107 030f 	add.w	r3, r7, #15
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff feea 	bl	8000c6c <_Z22set_discharge_cell_maxRhRiRb>
 8000e98:	e029      	b.n	8000eee <_Z15balance_controlv+0x20a>
				}
				//discharge activation for the cells with maximum voltage level - 4.201V
				else if(data.voltages.cells[i] > VOL_DIS)
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	4a31      	ldr	r2, [pc, #196]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000e9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ea2:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d908      	bls.n	8000ebc <_Z15balance_controlv+0x1d8>
				{
					set_discharge_cell(discharge_at_once, i);
 8000eaa:	f107 0208 	add.w	r2, r7, #8
 8000eae:	f107 030f 	add.w	r3, r7, #15
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fea3 	bl	8000c00 <_Z18set_discharge_cellRhRi>
 8000eba:	e018      	b.n	8000eee <_Z15balance_controlv+0x20a>
				}
				//discharge activation for rest cells if needed
				else if((data.voltages.cells[i] - data.voltages.lowest_cell_voltage) > BALANCE_VALUE)
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	4a29      	ldr	r2, [pc, #164]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000ec0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	4b27      	ldr	r3, [pc, #156]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000ec8:	8b5b      	ldrh	r3, [r3, #26]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b32      	cmp	r3, #50	; 0x32
 8000ece:	dd08      	ble.n	8000ee2 <_Z15balance_controlv+0x1fe>
				{
					set_discharge_cell(discharge_at_once, i);
 8000ed0:	f107 0208 	add.w	r2, r7, #8
 8000ed4:	f107 030f 	add.w	r3, r7, #15
 8000ed8:	4611      	mov	r1, r2
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff fe90 	bl	8000c00 <_Z18set_discharge_cellRhRi>
 8000ee0:	e005      	b.n	8000eee <_Z15balance_controlv+0x20a>
				}
				else
					data.charging.cell_discharge[i] = false;
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	4a1f      	ldr	r2, [pc, #124]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000ee6:	4413      	add	r3, r2
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	e7c1      	b.n	8000e7a <_Z15balance_controlv+0x196>
		}
	}
	else //charging off
	{
		//balance if the cell voltages are overcharged
		if(not  data.charging.discharge_activation)
 8000ef6:	4b1b      	ldr	r3, [pc, #108]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000ef8:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000efc:	f083 0301 	eor.w	r3, r3, #1
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d02a      	beq.n	8000f5c <_Z15balance_controlv+0x278>
		{
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000f06:	2300      	movs	r3, #0
 8000f08:	607b      	str	r3, [r7, #4]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2b05      	cmp	r3, #5
 8000f0e:	dc25      	bgt.n	8000f5c <_Z15balance_controlv+0x278>
			{
				//discharge activation for the cell with the highest voltage
				if(true == max_voltage_discharge_activation_charging_off)
 8000f10:	7b7b      	ldrb	r3, [r7, #13]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d108      	bne.n	8000f28 <_Z15balance_controlv+0x244>
				{
					set_discharge_cell_max(discharge_at_once, i, max_voltage_discharge_activation_charging_off);
 8000f16:	f107 020d 	add.w	r2, r7, #13
 8000f1a:	1d39      	adds	r1, r7, #4
 8000f1c:	f107 030f 	add.w	r3, r7, #15
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fea3 	bl	8000c6c <_Z22set_discharge_cell_maxRhRiRb>
 8000f26:	e015      	b.n	8000f54 <_Z15balance_controlv+0x270>
				}
				//discharge activation for the cells with maximum voltage level - 4.201V
				else if(data.voltages.cells[i] > VOL_DIS)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000f2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f30:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d907      	bls.n	8000f48 <_Z15balance_controlv+0x264>
				{
					set_discharge_cell(discharge_at_once, i);
 8000f38:	1d3a      	adds	r2, r7, #4
 8000f3a:	f107 030f 	add.w	r3, r7, #15
 8000f3e:	4611      	mov	r1, r2
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff fe5d 	bl	8000c00 <_Z18set_discharge_cellRhRi>
 8000f46:	e005      	b.n	8000f54 <_Z15balance_controlv+0x270>
				}
				else
					data.charging.cell_discharge[i] = false;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a06      	ldr	r2, [pc, #24]	; (8000f64 <_Z15balance_controlv+0x280>)
 8000f4c:	4413      	add	r3, r2
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3301      	adds	r3, #1
 8000f58:	607b      	str	r3, [r7, #4]
 8000f5a:	e7d6      	b.n	8000f0a <_Z15balance_controlv+0x226>
			}
		}
	}
}
 8000f5c:	bf00      	nop
 8000f5e:	3718      	adds	r7, #24
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20001424 	.word	0x20001424
 8000f68:	3e99999a 	.word	0x3e99999a
 8000f6c:	48000800 	.word	0x48000800
 8000f70:	200015f8 	.word	0x200015f8

08000f74 <_Z31balance_activation_deactivationv>:
 * Brief:	Activation or deactivation of balance
 * Param:	None
 * Retval:	None
 */
void balance_activation_deactivation()
{
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
	if(true == data.charging.discharge_activation)
 8000f7a:	4b22      	ldr	r3, [pc, #136]	; (8001004 <_Z31balance_activation_deactivationv+0x90>)
 8000f7c:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d114      	bne.n	8000fae <_Z31balance_activation_deactivationv+0x3a>
	{
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2b05      	cmp	r3, #5
 8000f8c:	dc0f      	bgt.n	8000fae <_Z31balance_activation_deactivationv+0x3a>
		{
			if(true == data.charging.cell_discharge[i])
 8000f8e:	4a1d      	ldr	r2, [pc, #116]	; (8001004 <_Z31balance_activation_deactivationv+0x90>)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4413      	add	r3, r2
 8000f94:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d103      	bne.n	8000fa6 <_Z31balance_activation_deactivationv+0x32>
			{
				LTC_turn_on_discharge(i, data.charging.cell_discharge);
 8000f9e:	491a      	ldr	r1, [pc, #104]	; (8001008 <_Z31balance_activation_deactivationv+0x94>)
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f001 fd79 	bl	8002a98 <_Z21LTC_turn_on_dischargeiPb>
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	e7ec      	b.n	8000f88 <_Z31balance_activation_deactivationv+0x14>
			}
		}

	}
	if(data.charging.discharge_tick_end <= HAL_GetTick())
 8000fae:	4b15      	ldr	r3, [pc, #84]	; (8001004 <_Z31balance_activation_deactivationv+0x90>)
 8000fb0:	f8d3 429c 	ldr.w	r4, [r3, #668]	; 0x29c
 8000fb4:	f004 f824 	bl	8005000 <HAL_GetTick>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	429c      	cmp	r4, r3
 8000fbc:	bf94      	ite	ls
 8000fbe:	2301      	movls	r3, #1
 8000fc0:	2300      	movhi	r3, #0
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d019      	beq.n	8000ffc <_Z31balance_activation_deactivationv+0x88>
	{
		data.charging.discharge_activation = 0;
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <_Z31balance_activation_deactivationv+0x90>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	603b      	str	r3, [r7, #0]
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	2b05      	cmp	r3, #5
 8000fd8:	dc0a      	bgt.n	8000ff0 <_Z31balance_activation_deactivationv+0x7c>
		{
			data.charging.cell_discharge[i] = false;
 8000fda:	4a0a      	ldr	r2, [pc, #40]	; (8001004 <_Z31balance_activation_deactivationv+0x90>)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	4413      	add	r3, r2
 8000fe0:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	3301      	adds	r3, #1
 8000fec:	603b      	str	r3, [r7, #0]
 8000fee:	e7f1      	b.n	8000fd4 <_Z31balance_activation_deactivationv+0x60>
		}
		LTC_turn_off_discharge();
 8000ff0:	f001 fe42 	bl	8002c78 <_Z22LTC_turn_off_dischargev>
		// FIXME tick counter
		osDelay(1500);
 8000ff4:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000ff8:	f00e ff9a 	bl	800ff30 <osDelay>
	}
}
 8000ffc:	bf00      	nop
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	bd90      	pop	{r4, r7, pc}
 8001004:	20001424 	.word	0x20001424
 8001008:	200016b4 	.word	0x200016b4

0800100c <_Z22start_balance_functionPv>:

void start_balance_function(void *argument){
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	data.charging.charger_plugged = HAL_GPIO_ReadPin(INTERLOCK_GPIO_Port, INTERLOCK_Pin);
 8001014:	2104      	movs	r1, #4
 8001016:	4815      	ldr	r0, [pc, #84]	; (800106c <_Z22start_balance_functionPv+0x60>)
 8001018:	f007 f8be 	bl	8008198 <HAL_GPIO_ReadPin>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	bf14      	ite	ne
 8001022:	2301      	movne	r3, #1
 8001024:	2300      	moveq	r3, #0
 8001026:	b2da      	uxtb	r2, r3
 8001028:	4b11      	ldr	r3, [pc, #68]	; (8001070 <_Z22start_balance_functionPv+0x64>)
 800102a:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
	for(;;){
		osDelay(30);
 800102e:	201e      	movs	r0, #30
 8001030:	f00e ff7e 	bl	800ff30 <osDelay>
		if(!data.charging.charger_plugged) //charger is plugged
 8001034:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <_Z22start_balance_functionPv+0x64>)
 8001036:	f893 3296 	ldrb.w	r3, [r3, #662]	; 0x296
 800103a:	f083 0301 	eor.w	r3, r3, #1
 800103e:	b2db      	uxtb	r3, r3
 8001040:	2b00      	cmp	r3, #0
 8001042:	d00a      	beq.n	800105a <_Z22start_balance_functionPv+0x4e>
		{
			HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	f44f 7100 	mov.w	r1, #512	; 0x200
 800104a:	480a      	ldr	r0, [pc, #40]	; (8001074 <_Z22start_balance_functionPv+0x68>)
 800104c:	f007 f8bc 	bl	80081c8 <HAL_GPIO_WritePin>

			balance_control();
 8001050:	f7ff fe48 	bl	8000ce4 <_Z15balance_controlv>
			balance_activation_deactivation();
 8001054:	f7ff ff8e 	bl	8000f74 <_Z31balance_activation_deactivationv>
 8001058:	e7e9      	b.n	800102e <_Z22start_balance_functionPv+0x22>

		}
		else	//charger is unplugged
		{
			HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 800105a:	2201      	movs	r2, #1
 800105c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001060:	4804      	ldr	r0, [pc, #16]	; (8001074 <_Z22start_balance_functionPv+0x68>)
 8001062:	f007 f8b1 	bl	80081c8 <HAL_GPIO_WritePin>
			balance_activation_deactivation();
 8001066:	f7ff ff85 	bl	8000f74 <_Z31balance_activation_deactivationv>
		osDelay(30);
 800106a:	e7e0      	b.n	800102e <_Z22start_balance_functionPv+0x22>
 800106c:	48000400 	.word	0x48000400
 8001070:	20001424 	.word	0x20001424
 8001074:	48000800 	.word	0x48000800

08001078 <_ZSt21is_constant_evaluatedv>:

#define __cpp_lib_is_constant_evaluated 201811L

  constexpr inline bool
  is_constant_evaluated() noexcept
  { return __builtin_is_constant_evaluated(); }
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
 800107c:	2300      	movs	r3, #0
 800107e:	4618      	mov	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	4618      	mov	r0, r3
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <_ZN3etl11vector_baseC1Ej>:
  protected:

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector_base(size_t max_size_)
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]
      : CAPACITY(max_size_)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	601a      	str	r2, [r3, #0]
    {
    }
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	4618      	mov	r0, r3
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr

080010be <_ZN3etl11vector_baseD1Ev>:
    virtual ~vector_base()
    {
    }
#else
  protected:
    ~vector_base()
 80010be:	b480      	push	{r7}
 80010c0:	b083      	sub	sp, #12
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
    {
    }
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4618      	mov	r0, r3
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>:
namespace PUTM_CAN {

static const std::size_t max_dlc_size = 8;

struct Can_rx_message {
  Can_rx_message(CAN_HandleTypeDef &hcan, uint32_t RxFifo) : header{}, data{0} {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	60b9      	str	r1, [r7, #8]
 80010de:	607a      	str	r2, [r7, #4]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	461a      	mov	r2, r3
 80010e4:	2300      	movs	r3, #0
 80010e6:	6013      	str	r3, [r2, #0]
 80010e8:	6053      	str	r3, [r2, #4]
 80010ea:	6093      	str	r3, [r2, #8]
 80010ec:	60d3      	str	r3, [r2, #12]
 80010ee:	6113      	str	r3, [r2, #16]
 80010f0:	6153      	str	r3, [r2, #20]
 80010f2:	6193      	str	r3, [r2, #24]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	331c      	adds	r3, #28
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
    this->status =
        HAL_CAN_GetRxMessage(&hcan, RxFifo, &this->header, this->data);
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	331c      	adds	r3, #28
 8001104:	6879      	ldr	r1, [r7, #4]
 8001106:	68b8      	ldr	r0, [r7, #8]
 8001108:	f005 fff9 	bl	80070fe <HAL_CAN_GetRxMessage>
 800110c:	4603      	mov	r3, r0
 800110e:	461a      	mov	r2, r3
    this->status =
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	4618      	mov	r0, r3
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <_ZN8PUTM_CAN11Device_base6get_IDEv>:
  bool new_data : 1;

public:
  constexpr Device_base(uint32_t ide, uint8_t dlc)
      : IDE{ide}, DLC{dlc}, new_data{false} {}
  [[nodiscard]] constexpr uint32_t get_ID() { return IDE; }
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	791a      	ldrb	r2, [r3, #4]
 800112c:	795b      	ldrb	r3, [r3, #5]
 800112e:	f003 030f 	and.w	r3, r3, #15
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	4313      	orrs	r3, r2
 8001136:	b29b      	uxth	r3, r3
 8001138:	4618      	mov	r0, r3
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>:
                                                &wheel_temp_main};

public:
  Can_interface() = default;

  bool parse_message(const Can_rx_message &m) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
    for (auto &device : device_array) {
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001154:	613b      	str	r3, [r7, #16]
 8001156:	6938      	ldr	r0, [r7, #16]
 8001158:	f000 fcd2 	bl	8001b00 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE5beginEv>
 800115c:	6178      	str	r0, [r7, #20]
 800115e:	6938      	ldr	r0, [r7, #16]
 8001160:	f000 fcda 	bl	8001b18 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE3endEv>
 8001164:	60f8      	str	r0, [r7, #12]
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	429a      	cmp	r2, r3
 800116c:	d01f      	beq.n	80011ae <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6a>
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	60bb      	str	r3, [r7, #8]
      if (device->get_ID() == m.header.StdId) {
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ffd2 	bl	8001120 <_ZN8PUTM_CAN11Device_base6get_IDEv>
 800117c:	4602      	mov	r2, r0
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	429a      	cmp	r2, r3
 8001184:	bf0c      	ite	eq
 8001186:	2301      	moveq	r3, #1
 8001188:	2300      	movne	r3, #0
 800118a:	b2db      	uxtb	r3, r3
 800118c:	2b00      	cmp	r3, #0
 800118e:	d00a      	beq.n	80011a6 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x62>
        device->set_data(m);
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	68ba      	ldr	r2, [r7, #8]
 800119a:	6812      	ldr	r2, [r2, #0]
 800119c:	6839      	ldr	r1, [r7, #0]
 800119e:	4610      	mov	r0, r2
 80011a0:	4798      	blx	r3
        return true;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e004      	b.n	80011b0 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6c>
    for (auto &device : device_array) {
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	3304      	adds	r3, #4
 80011aa:	617b      	str	r3, [r7, #20]
 80011ac:	e7db      	b.n	8001166 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x22>
      }
    }
    return false;
 80011ae:	2300      	movs	r3, #0
  }
 80011b0:	4618      	mov	r0, r3
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <HAL_CAN_RxFifo0MsgPendingCallback>:

Can_interface can;

} // namespace PUTM_CAN

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08c      	sub	sp, #48	; 0x30
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  PUTM_CAN::Can_rx_message rx{*hcan, 0};
 80011c0:	f107 0308 	add.w	r3, r7, #8
 80011c4:	2200      	movs	r2, #0
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff83 	bl	80010d4 <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>
  if (rx.status == HAL_StatusTypeDef::HAL_OK) {
 80011ce:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d105      	bne.n	80011e2 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
    if (not PUTM_CAN::can.parse_message(rx)) {
 80011d6:	f107 0308 	add.w	r3, r7, #8
 80011da:	4619      	mov	r1, r3
 80011dc:	4803      	ldr	r0, [pc, #12]	; (80011ec <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80011de:	f7ff ffb1 	bl	8001144 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>
      // Unknown message
      //Error_Handler();
    }
  }
}
 80011e2:	bf00      	nop
 80011e4:	3730      	adds	r7, #48	; 0x30
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000000 	.word	0x20000000

080011f0 <_Z8can_initv>:
		{Error_condition::CURRENT_HIGH,20,100,data.current.value,ERROR_TIME,7}

};

void can_init()
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	; 0x28
 80011f4:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;
	filter.FilterActivation = ENABLE;
 80011f6:	2301      	movs	r3, #1
 80011f8:	623b      	str	r3, [r7, #32]
	filter.FilterBank = 10;
 80011fa:	230a      	movs	r3, #10
 80011fc:	617b      	str	r3, [r7, #20]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80011fe:	2300      	movs	r3, #0
 8001200:	613b      	str	r3, [r7, #16]
	filter.FilterIdHigh = 0x00;
 8001202:	2300      	movs	r3, #0
 8001204:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = 0x00;
 8001206:	2300      	movs	r3, #0
 8001208:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = 0x00;
 800120a:	2300      	movs	r3, #0
 800120c:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = 0x00;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001212:	2300      	movs	r3, #0
 8001214:	61bb      	str	r3, [r7, #24]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001216:	2301      	movs	r3, #1
 8001218:	61fb      	str	r3, [r7, #28]
	filter.SlaveStartFilterBank = 10;
 800121a:	230a      	movs	r3, #10
 800121c:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &filter);
 800121e:	463b      	mov	r3, r7
 8001220:	4619      	mov	r1, r3
 8001222:	4807      	ldr	r0, [pc, #28]	; (8001240 <_Z8can_initv+0x50>)
 8001224:	f005 fd8d 	bl	8006d42 <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001228:	2102      	movs	r1, #2
 800122a:	4805      	ldr	r0, [pc, #20]	; (8001240 <_Z8can_initv+0x50>)
 800122c:	f006 f879 	bl	8007322 <HAL_CAN_ActivateNotification>
	HAL_CAN_Start(&hcan1);
 8001230:	4803      	ldr	r0, [pc, #12]	; (8001240 <_Z8can_initv+0x50>)
 8001232:	f005 fe50 	bl	8006ed6 <HAL_CAN_Start>

}
 8001236:	bf00      	nop
 8001238:	3728      	adds	r7, #40	; 0x28
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20001a58 	.word	0x20001a58

08001244 <_Z11error_checkv>:

// error if value is in range <min, max>
void error_check(){
 8001244:	b580      	push	{r7, lr}
 8001246:	b08e      	sub	sp, #56	; 0x38
 8001248:	af00      	add	r7, sp, #0
	etl::vector<Error_condition, 7> errors_vector;
 800124a:	463b      	mov	r3, r7
 800124c:	4618      	mov	r0, r3
 800124e:	f000 fc7d 	bl	8001b4c <_ZN3etl6vectorI15Error_conditionLj7EEC1Ev>

	for(auto& error : error_conditions){
 8001252:	4b2f      	ldr	r3, [pc, #188]	; (8001310 <_Z11error_checkv+0xcc>)
 8001254:	633b      	str	r3, [r7, #48]	; 0x30
 8001256:	4b2e      	ldr	r3, [pc, #184]	; (8001310 <_Z11error_checkv+0xcc>)
 8001258:	637b      	str	r3, [r7, #52]	; 0x34
 800125a:	4b2e      	ldr	r3, [pc, #184]	; (8001314 <_Z11error_checkv+0xd0>)
 800125c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800125e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001262:	429a      	cmp	r2, r3
 8001264:	d041      	beq.n	80012ea <_Z11error_checkv+0xa6>
 8001266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001268:	62bb      	str	r3, [r7, #40]	; 0x28
		if(error.min <= error.value && error.value <= error.max){
 800126a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800126c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001272:	edd3 7a03 	vldr	s15, [r3, #12]
 8001276:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127e:	d825      	bhi.n	80012cc <_Z11error_checkv+0x88>
 8001280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001282:	ed93 7a03 	vldr	s14, [r3, #12]
 8001286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001288:	edd3 7a02 	vldr	s15, [r3, #8]
 800128c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001294:	d81a      	bhi.n	80012cc <_Z11error_checkv+0x88>
			errors_vector.emplace_back(error.error);
 8001296:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001298:	463b      	mov	r3, r7
 800129a:	4611      	mov	r1, r2
 800129c:	4618      	mov	r0, r3
 800129e:	f000 fc7a 	bl	8001b96 <_ZN3etl7ivectorI15Error_conditionE12emplace_backIJRS1_EEEvDpOT_>
			data.acu_state=error.acu_state_code;
 80012a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012a4:	7d1a      	ldrb	r2, [r3, #20]
 80012a6:	4b1c      	ldr	r3, [pc, #112]	; (8001318 <_Z11error_checkv+0xd4>)
 80012a8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
			if(false == error.flag)
 80012ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ae:	7f1b      	ldrb	r3, [r3, #28]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d116      	bne.n	80012e2 <_Z11error_checkv+0x9e>
			{
				error.timer = HAL_GetTick() + error.error_time;
 80012b4:	f003 fea4 	bl	8005000 <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012bc:	691b      	ldr	r3, [r3, #16]
 80012be:	441a      	add	r2, r3
 80012c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012c2:	619a      	str	r2, [r3, #24]
				error.flag = true;
 80012c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012c6:	2201      	movs	r2, #1
 80012c8:	771a      	strb	r2, [r3, #28]
			if(false == error.flag)
 80012ca:	e00a      	b.n	80012e2 <_Z11error_checkv+0x9e>
			}
		}
		else{
			error.timer = HAL_GetTick() + error.error_time;
 80012cc:	f003 fe98 	bl	8005000 <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012d4:	691b      	ldr	r3, [r3, #16]
 80012d6:	441a      	add	r2, r3
 80012d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012da:	619a      	str	r2, [r3, #24]
			error.flag = false;
 80012dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012de:	2200      	movs	r2, #0
 80012e0:	771a      	strb	r2, [r3, #28]
	for(auto& error : error_conditions){
 80012e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012e4:	3320      	adds	r3, #32
 80012e6:	637b      	str	r3, [r7, #52]	; 0x34
 80012e8:	e7b9      	b.n	800125e <_Z11error_checkv+0x1a>
		}
	}

	if(errors_vector.empty())
 80012ea:	463b      	mov	r3, r7
 80012ec:	4618      	mov	r0, r3
 80012ee:	f000 fc6d 	bl	8001bcc <_ZNK3etl7ivectorI15Error_conditionE5emptyEv>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d003      	beq.n	8001300 <_Z11error_checkv+0xbc>
	{
		data.acu_state = NORMAL_STATE;
 80012f8:	4b07      	ldr	r3, [pc, #28]	; (8001318 <_Z11error_checkv+0xd4>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
	etl::vector<Error_condition, 7> errors_vector;
 8001300:	463b      	mov	r3, r7
 8001302:	4618      	mov	r0, r3
 8001304:	f000 fc36 	bl	8001b74 <_ZN3etl6vectorI15Error_conditionLj7EED1Ev>
	}

	/*for (auto error : errors_vector){
		// do sth
	}*/
}
 8001308:	bf00      	nop
 800130a:	3738      	adds	r7, #56	; 0x38
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000590 	.word	0x20000590
 8001314:	20000670 	.word	0x20000670
 8001318:	20001424 	.word	0x20001424

0800131c <_Z13error_executev>:

void error_execute(){
 800131c:	b590      	push	{r4, r7, lr}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
	uint32_t time = HAL_GetTick();
 8001322:	f003 fe6d 	bl	8005000 <HAL_GetTick>
 8001326:	6038      	str	r0, [r7, #0]
	if(error_conditions[0].timer <= HAL_GetTick()) //shut down and sleep
 8001328:	4b23      	ldr	r3, [pc, #140]	; (80013b8 <_Z13error_executev+0x9c>)
 800132a:	699c      	ldr	r4, [r3, #24]
 800132c:	f003 fe68 	bl	8005000 <HAL_GetTick>
 8001330:	4603      	mov	r3, r0
 8001332:	429c      	cmp	r4, r3
 8001334:	bf94      	ite	ls
 8001336:	2301      	movls	r3, #1
 8001338:	2300      	movhi	r3, #0
 800133a:	b2db      	uxtb	r3, r3
 800133c:	2b00      	cmp	r3, #0
 800133e:	d00a      	beq.n	8001356 <_Z13error_executev+0x3a>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8001340:	2200      	movs	r2, #0
 8001342:	2104      	movs	r1, #4
 8001344:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001348:	f006 ff3e 	bl	80081c8 <HAL_GPIO_WritePin>
		HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800134c:	2101      	movs	r1, #1
 800134e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001352:	f008 f911 	bl	8009578 <HAL_PWR_EnterSTOPMode>
	}
	for(unsigned int i = 3; i < 7; i++){
 8001356:	2303      	movs	r3, #3
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b06      	cmp	r3, #6
 800135e:	d819      	bhi.n	8001394 <_Z13error_executev+0x78>
		{
			if(error_conditions[i].timer <= HAL_GetTick()) //shut down
 8001360:	4a15      	ldr	r2, [pc, #84]	; (80013b8 <_Z13error_executev+0x9c>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	015b      	lsls	r3, r3, #5
 8001366:	4413      	add	r3, r2
 8001368:	3318      	adds	r3, #24
 800136a:	681c      	ldr	r4, [r3, #0]
 800136c:	f003 fe48 	bl	8005000 <HAL_GetTick>
 8001370:	4603      	mov	r3, r0
 8001372:	429c      	cmp	r4, r3
 8001374:	bf94      	ite	ls
 8001376:	2301      	movls	r3, #1
 8001378:	2300      	movhi	r3, #0
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	d005      	beq.n	800138c <_Z13error_executev+0x70>
			{

				HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8001380:	2200      	movs	r2, #0
 8001382:	2104      	movs	r1, #4
 8001384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001388:	f006 ff1e 	bl	80081c8 <HAL_GPIO_WritePin>
	for(unsigned int i = 3; i < 7; i++){
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	3301      	adds	r3, #1
 8001390:	607b      	str	r3, [r7, #4]
 8001392:	e7e2      	b.n	800135a <_Z13error_executev+0x3e>
				}*/
			}
		}
	}

	data.EFUSE_state = HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin);
 8001394:	2104      	movs	r1, #4
 8001396:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800139a:	f006 fefd 	bl	8008198 <HAL_GPIO_ReadPin>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	bf14      	ite	ne
 80013a4:	2301      	movne	r3, #1
 80013a6:	2300      	moveq	r3, #0
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	4b04      	ldr	r3, [pc, #16]	; (80013bc <_Z13error_executev+0xa0>)
 80013ac:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd90      	pop	{r4, r7, pc}
 80013b8:	20000590 	.word	0x20000590
 80013bc:	20001424 	.word	0x20001424

080013c0 <_Z11serialPrintv>:

void serialPrint()
{
 80013c0:	b590      	push	{r4, r7, lr}
 80013c2:	b08d      	sub	sp, #52	; 0x34
 80013c4:	af02      	add	r7, sp, #8
	static char tab[3500];
	uint16_t n=0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	84fb      	strh	r3, [r7, #38]	; 0x26

	RTC_DateTypeDef rtc_date;
	RTC_TimeTypeDef rtc_time;
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 80013ca:	463b      	mov	r3, r7
 80013cc:	2200      	movs	r2, #0
 80013ce:	4619      	mov	r1, r3
 80013d0:	48ab      	ldr	r0, [pc, #684]	; (8001680 <_Z11serialPrintv+0x2c0>)
 80013d2:	f009 ffe9 	bl	800b3a8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	2200      	movs	r2, #0
 80013dc:	4619      	mov	r1, r3
 80013de:	48a8      	ldr	r0, [pc, #672]	; (8001680 <_Z11serialPrintv+0x2c0>)
 80013e0:	f00a f8cc 	bl	800b57c <HAL_RTC_GetDate>

	float cell_values_sum = (float)data.voltages.total / 10000;
 80013e4:	4ba7      	ldr	r3, [pc, #668]	; (8001684 <_Z11serialPrintv+0x2c4>)
 80013e6:	695b      	ldr	r3, [r3, #20]
 80013e8:	ee07 3a90 	vmov	s15, r3
 80013ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013f0:	eddf 6aa5 	vldr	s13, [pc, #660]	; 8001688 <_Z11serialPrintv+0x2c8>
 80013f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013f8:	edc7 7a07 	vstr	s15, [r7, #28]
	n += sprintf(&tab[n], "%02d:%02d:%02d\r\n", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds);
 80013fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80013fe:	4aa3      	ldr	r2, [pc, #652]	; (800168c <_Z11serialPrintv+0x2cc>)
 8001400:	1898      	adds	r0, r3, r2
 8001402:	783b      	ldrb	r3, [r7, #0]
 8001404:	461a      	mov	r2, r3
 8001406:	787b      	ldrb	r3, [r7, #1]
 8001408:	4619      	mov	r1, r3
 800140a:	78bb      	ldrb	r3, [r7, #2]
 800140c:	9300      	str	r3, [sp, #0]
 800140e:	460b      	mov	r3, r1
 8001410:	499f      	ldr	r1, [pc, #636]	; (8001690 <_Z11serialPrintv+0x2d0>)
 8001412:	f013 f875 	bl	8014500 <siprintf>
 8001416:	4603      	mov	r3, r0
 8001418:	b29a      	uxth	r2, r3
 800141a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800141c:	4413      	add	r3, r2
 800141e:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** Battery state: %d ***", data.acu_state);
 8001420:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001422:	4a9a      	ldr	r2, [pc, #616]	; (800168c <_Z11serialPrintv+0x2cc>)
 8001424:	4413      	add	r3, r2
 8001426:	4a97      	ldr	r2, [pc, #604]	; (8001684 <_Z11serialPrintv+0x2c4>)
 8001428:	f892 22a0 	ldrb.w	r2, [r2, #672]	; 0x2a0
 800142c:	4999      	ldr	r1, [pc, #612]	; (8001694 <_Z11serialPrintv+0x2d4>)
 800142e:	4618      	mov	r0, r3
 8001430:	f013 f866 	bl	8014500 <siprintf>
 8001434:	4603      	mov	r3, r0
 8001436:	b29a      	uxth	r2, r3
 8001438:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800143a:	4413      	add	r3, r2
 800143c:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800143e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001440:	4a92      	ldr	r2, [pc, #584]	; (800168c <_Z11serialPrintv+0x2cc>)
 8001442:	4413      	add	r3, r2
 8001444:	4994      	ldr	r1, [pc, #592]	; (8001698 <_Z11serialPrintv+0x2d8>)
 8001446:	4618      	mov	r0, r3
 8001448:	f013 f85a 	bl	8014500 <siprintf>
 800144c:	4603      	mov	r3, r0
 800144e:	b29a      	uxth	r2, r3
 8001450:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001452:	4413      	add	r3, r2
 8001454:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "LEGEND FOR BATTERY STATE:");
 8001456:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001458:	4a8c      	ldr	r2, [pc, #560]	; (800168c <_Z11serialPrintv+0x2cc>)
 800145a:	4413      	add	r3, r2
 800145c:	498f      	ldr	r1, [pc, #572]	; (800169c <_Z11serialPrintv+0x2dc>)
 800145e:	4618      	mov	r0, r3
 8001460:	f013 f84e 	bl	8014500 <siprintf>
 8001464:	4603      	mov	r3, r0
 8001466:	b29a      	uxth	r2, r3
 8001468:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800146a:	4413      	add	r3, r2
 800146c:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800146e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001470:	4a86      	ldr	r2, [pc, #536]	; (800168c <_Z11serialPrintv+0x2cc>)
 8001472:	4413      	add	r3, r2
 8001474:	4988      	ldr	r1, [pc, #544]	; (8001698 <_Z11serialPrintv+0x2d8>)
 8001476:	4618      	mov	r0, r3
 8001478:	f013 f842 	bl	8014500 <siprintf>
 800147c:	4603      	mov	r3, r0
 800147e:	b29a      	uxth	r2, r3
 8001480:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001482:	4413      	add	r3, r2
 8001484:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "0- all good");
 8001486:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001488:	4a80      	ldr	r2, [pc, #512]	; (800168c <_Z11serialPrintv+0x2cc>)
 800148a:	4413      	add	r3, r2
 800148c:	4984      	ldr	r1, [pc, #528]	; (80016a0 <_Z11serialPrintv+0x2e0>)
 800148e:	4618      	mov	r0, r3
 8001490:	f013 f836 	bl	8014500 <siprintf>
 8001494:	4603      	mov	r3, r0
 8001496:	b29a      	uxth	r2, r3
 8001498:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800149a:	4413      	add	r3, r2
 800149c:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800149e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014a0:	4a7a      	ldr	r2, [pc, #488]	; (800168c <_Z11serialPrintv+0x2cc>)
 80014a2:	4413      	add	r3, r2
 80014a4:	497c      	ldr	r1, [pc, #496]	; (8001698 <_Z11serialPrintv+0x2d8>)
 80014a6:	4618      	mov	r0, r3
 80014a8:	f013 f82a 	bl	8014500 <siprintf>
 80014ac:	4603      	mov	r3, r0
 80014ae:	b29a      	uxth	r2, r3
 80014b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014b2:	4413      	add	r3, r2
 80014b4:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "1- charging");
 80014b6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014b8:	4a74      	ldr	r2, [pc, #464]	; (800168c <_Z11serialPrintv+0x2cc>)
 80014ba:	4413      	add	r3, r2
 80014bc:	4979      	ldr	r1, [pc, #484]	; (80016a4 <_Z11serialPrintv+0x2e4>)
 80014be:	4618      	mov	r0, r3
 80014c0:	f013 f81e 	bl	8014500 <siprintf>
 80014c4:	4603      	mov	r3, r0
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014ca:	4413      	add	r3, r2
 80014cc:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80014ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014d0:	4a6e      	ldr	r2, [pc, #440]	; (800168c <_Z11serialPrintv+0x2cc>)
 80014d2:	4413      	add	r3, r2
 80014d4:	4970      	ldr	r1, [pc, #448]	; (8001698 <_Z11serialPrintv+0x2d8>)
 80014d6:	4618      	mov	r0, r3
 80014d8:	f013 f812 	bl	8014500 <siprintf>
 80014dc:	4603      	mov	r3, r0
 80014de:	b29a      	uxth	r2, r3
 80014e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014e2:	4413      	add	r3, r2
 80014e4:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "2- unbalanced(difference from lowest to highest >0.2V)");
 80014e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014e8:	4a68      	ldr	r2, [pc, #416]	; (800168c <_Z11serialPrintv+0x2cc>)
 80014ea:	4413      	add	r3, r2
 80014ec:	496e      	ldr	r1, [pc, #440]	; (80016a8 <_Z11serialPrintv+0x2e8>)
 80014ee:	4618      	mov	r0, r3
 80014f0:	f013 f806 	bl	8014500 <siprintf>
 80014f4:	4603      	mov	r3, r0
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014fa:	4413      	add	r3, r2
 80014fc:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80014fe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001500:	4a62      	ldr	r2, [pc, #392]	; (800168c <_Z11serialPrintv+0x2cc>)
 8001502:	4413      	add	r3, r2
 8001504:	4964      	ldr	r1, [pc, #400]	; (8001698 <_Z11serialPrintv+0x2d8>)
 8001506:	4618      	mov	r0, r3
 8001508:	f012 fffa 	bl	8014500 <siprintf>
 800150c:	4603      	mov	r3, r0
 800150e:	b29a      	uxth	r2, r3
 8001510:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001512:	4413      	add	r3, r2
 8001514:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "3- highest temperature is more than 48C");
 8001516:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001518:	4a5c      	ldr	r2, [pc, #368]	; (800168c <_Z11serialPrintv+0x2cc>)
 800151a:	4413      	add	r3, r2
 800151c:	4963      	ldr	r1, [pc, #396]	; (80016ac <_Z11serialPrintv+0x2ec>)
 800151e:	4618      	mov	r0, r3
 8001520:	f012 ffee 	bl	8014500 <siprintf>
 8001524:	4603      	mov	r3, r0
 8001526:	b29a      	uxth	r2, r3
 8001528:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800152a:	4413      	add	r3, r2
 800152c:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800152e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001530:	4a56      	ldr	r2, [pc, #344]	; (800168c <_Z11serialPrintv+0x2cc>)
 8001532:	4413      	add	r3, r2
 8001534:	4958      	ldr	r1, [pc, #352]	; (8001698 <_Z11serialPrintv+0x2d8>)
 8001536:	4618      	mov	r0, r3
 8001538:	f012 ffe2 	bl	8014500 <siprintf>
 800153c:	4603      	mov	r3, r0
 800153e:	b29a      	uxth	r2, r3
 8001540:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001542:	4413      	add	r3, r2
 8001544:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "4- too low voltage");
 8001546:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001548:	4a50      	ldr	r2, [pc, #320]	; (800168c <_Z11serialPrintv+0x2cc>)
 800154a:	4413      	add	r3, r2
 800154c:	4958      	ldr	r1, [pc, #352]	; (80016b0 <_Z11serialPrintv+0x2f0>)
 800154e:	4618      	mov	r0, r3
 8001550:	f012 ffd6 	bl	8014500 <siprintf>
 8001554:	4603      	mov	r3, r0
 8001556:	b29a      	uxth	r2, r3
 8001558:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800155a:	4413      	add	r3, r2
 800155c:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800155e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001560:	4a4a      	ldr	r2, [pc, #296]	; (800168c <_Z11serialPrintv+0x2cc>)
 8001562:	4413      	add	r3, r2
 8001564:	494c      	ldr	r1, [pc, #304]	; (8001698 <_Z11serialPrintv+0x2d8>)
 8001566:	4618      	mov	r0, r3
 8001568:	f012 ffca 	bl	8014500 <siprintf>
 800156c:	4603      	mov	r3, r0
 800156e:	b29a      	uxth	r2, r3
 8001570:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001572:	4413      	add	r3, r2
 8001574:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "5- too high voltage");
 8001576:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001578:	4a44      	ldr	r2, [pc, #272]	; (800168c <_Z11serialPrintv+0x2cc>)
 800157a:	4413      	add	r3, r2
 800157c:	494d      	ldr	r1, [pc, #308]	; (80016b4 <_Z11serialPrintv+0x2f4>)
 800157e:	4618      	mov	r0, r3
 8001580:	f012 ffbe 	bl	8014500 <siprintf>
 8001584:	4603      	mov	r3, r0
 8001586:	b29a      	uxth	r2, r3
 8001588:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800158a:	4413      	add	r3, r2
 800158c:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800158e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001590:	4a3e      	ldr	r2, [pc, #248]	; (800168c <_Z11serialPrintv+0x2cc>)
 8001592:	4413      	add	r3, r2
 8001594:	4940      	ldr	r1, [pc, #256]	; (8001698 <_Z11serialPrintv+0x2d8>)
 8001596:	4618      	mov	r0, r3
 8001598:	f012 ffb2 	bl	8014500 <siprintf>
 800159c:	4603      	mov	r3, r0
 800159e:	b29a      	uxth	r2, r3
 80015a0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015a2:	4413      	add	r3, r2
 80015a4:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "6- too high temperature");
 80015a6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015a8:	4a38      	ldr	r2, [pc, #224]	; (800168c <_Z11serialPrintv+0x2cc>)
 80015aa:	4413      	add	r3, r2
 80015ac:	4942      	ldr	r1, [pc, #264]	; (80016b8 <_Z11serialPrintv+0x2f8>)
 80015ae:	4618      	mov	r0, r3
 80015b0:	f012 ffa6 	bl	8014500 <siprintf>
 80015b4:	4603      	mov	r3, r0
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ba:	4413      	add	r3, r2
 80015bc:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80015be:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015c0:	4a32      	ldr	r2, [pc, #200]	; (800168c <_Z11serialPrintv+0x2cc>)
 80015c2:	4413      	add	r3, r2
 80015c4:	4934      	ldr	r1, [pc, #208]	; (8001698 <_Z11serialPrintv+0x2d8>)
 80015c6:	4618      	mov	r0, r3
 80015c8:	f012 ff9a 	bl	8014500 <siprintf>
 80015cc:	4603      	mov	r3, r0
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015d2:	4413      	add	r3, r2
 80015d4:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "7- too high current");
 80015d6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015d8:	4a2c      	ldr	r2, [pc, #176]	; (800168c <_Z11serialPrintv+0x2cc>)
 80015da:	4413      	add	r3, r2
 80015dc:	4937      	ldr	r1, [pc, #220]	; (80016bc <_Z11serialPrintv+0x2fc>)
 80015de:	4618      	mov	r0, r3
 80015e0:	f012 ff8e 	bl	8014500 <siprintf>
 80015e4:	4603      	mov	r3, r0
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ea:	4413      	add	r3, r2
 80015ec:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80015ee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015f0:	4a26      	ldr	r2, [pc, #152]	; (800168c <_Z11serialPrintv+0x2cc>)
 80015f2:	4413      	add	r3, r2
 80015f4:	4928      	ldr	r1, [pc, #160]	; (8001698 <_Z11serialPrintv+0x2d8>)
 80015f6:	4618      	mov	r0, r3
 80015f8:	f012 ff82 	bl	8014500 <siprintf>
 80015fc:	4603      	mov	r3, r0
 80015fe:	b29a      	uxth	r2, r3
 8001600:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001602:	4413      	add	r3, r2
 8001604:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "8- sleep mode");
 8001606:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001608:	4a20      	ldr	r2, [pc, #128]	; (800168c <_Z11serialPrintv+0x2cc>)
 800160a:	4413      	add	r3, r2
 800160c:	492c      	ldr	r1, [pc, #176]	; (80016c0 <_Z11serialPrintv+0x300>)
 800160e:	4618      	mov	r0, r3
 8001610:	f012 ff76 	bl	8014500 <siprintf>
 8001614:	4603      	mov	r3, r0
 8001616:	b29a      	uxth	r2, r3
 8001618:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800161a:	4413      	add	r3, r2
 800161c:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n\n");
 800161e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001620:	4a1a      	ldr	r2, [pc, #104]	; (800168c <_Z11serialPrintv+0x2cc>)
 8001622:	4413      	add	r3, r2
 8001624:	4927      	ldr	r1, [pc, #156]	; (80016c4 <_Z11serialPrintv+0x304>)
 8001626:	4618      	mov	r0, r3
 8001628:	f012 ff6a 	bl	8014500 <siprintf>
 800162c:	4603      	mov	r3, r0
 800162e:	b29a      	uxth	r2, r3
 8001630:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001632:	4413      	add	r3, r2
 8001634:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** Stack voltage:\t%3.2f V ***", cell_values_sum);
 8001636:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001638:	4a14      	ldr	r2, [pc, #80]	; (800168c <_Z11serialPrintv+0x2cc>)
 800163a:	189c      	adds	r4, r3, r2
 800163c:	69f8      	ldr	r0, [r7, #28]
 800163e:	f7fe ff9b 	bl	8000578 <__aeabi_f2d>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4920      	ldr	r1, [pc, #128]	; (80016c8 <_Z11serialPrintv+0x308>)
 8001648:	4620      	mov	r0, r4
 800164a:	f012 ff59 	bl	8014500 <siprintf>
 800164e:	4603      	mov	r3, r0
 8001650:	b29a      	uxth	r2, r3
 8001652:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001654:	4413      	add	r3, r2
 8001656:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001658:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800165a:	4a0c      	ldr	r2, [pc, #48]	; (800168c <_Z11serialPrintv+0x2cc>)
 800165c:	4413      	add	r3, r2
 800165e:	490e      	ldr	r1, [pc, #56]	; (8001698 <_Z11serialPrintv+0x2d8>)
 8001660:	4618      	mov	r0, r3
 8001662:	f012 ff4d 	bl	8014500 <siprintf>
 8001666:	4603      	mov	r3, r0
 8001668:	b29a      	uxth	r2, r3
 800166a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800166c:	4413      	add	r3, r2
 800166e:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** State of charge: %f ***", data.soc.value * 100);
 8001670:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001672:	4a06      	ldr	r2, [pc, #24]	; (800168c <_Z11serialPrintv+0x2cc>)
 8001674:	189c      	adds	r4, r3, r2
 8001676:	4b03      	ldr	r3, [pc, #12]	; (8001684 <_Z11serialPrintv+0x2c4>)
 8001678:	edd3 7aa2 	vldr	s15, [r3, #648]	; 0x288
 800167c:	e028      	b.n	80016d0 <_Z11serialPrintv+0x310>
 800167e:	bf00      	nop
 8001680:	20001a80 	.word	0x20001a80
 8001684:	20001424 	.word	0x20001424
 8001688:	461c4000 	.word	0x461c4000
 800168c:	20000670 	.word	0x20000670
 8001690:	08016680 	.word	0x08016680
 8001694:	08016694 	.word	0x08016694
 8001698:	080166b0 	.word	0x080166b0
 800169c:	080166b4 	.word	0x080166b4
 80016a0:	080166d0 	.word	0x080166d0
 80016a4:	080166dc 	.word	0x080166dc
 80016a8:	080166e8 	.word	0x080166e8
 80016ac:	08016720 	.word	0x08016720
 80016b0:	08016748 	.word	0x08016748
 80016b4:	0801675c 	.word	0x0801675c
 80016b8:	08016770 	.word	0x08016770
 80016bc:	08016788 	.word	0x08016788
 80016c0:	0801679c 	.word	0x0801679c
 80016c4:	080167ac 	.word	0x080167ac
 80016c8:	080167b0 	.word	0x080167b0
 80016cc:	42c80000 	.word	0x42c80000
 80016d0:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 80016cc <_Z11serialPrintv+0x30c>
 80016d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016d8:	ee17 0a90 	vmov	r0, s15
 80016dc:	f7fe ff4c 	bl	8000578 <__aeabi_f2d>
 80016e0:	4602      	mov	r2, r0
 80016e2:	460b      	mov	r3, r1
 80016e4:	496b      	ldr	r1, [pc, #428]	; (8001894 <_Z11serialPrintv+0x4d4>)
 80016e6:	4620      	mov	r0, r4
 80016e8:	f012 ff0a 	bl	8014500 <siprintf>
 80016ec:	4603      	mov	r3, r0
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016f2:	4413      	add	r3, r2
 80016f4:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80016f6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016f8:	4a67      	ldr	r2, [pc, #412]	; (8001898 <_Z11serialPrintv+0x4d8>)
 80016fa:	4413      	add	r3, r2
 80016fc:	4967      	ldr	r1, [pc, #412]	; (800189c <_Z11serialPrintv+0x4dc>)
 80016fe:	4618      	mov	r0, r3
 8001700:	f012 fefe 	bl	8014500 <siprintf>
 8001704:	4603      	mov	r3, r0
 8001706:	b29a      	uxth	r2, r3
 8001708:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800170a:	4413      	add	r3, r2
 800170c:	84fb      	strh	r3, [r7, #38]	; 0x26

	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 800170e:	2300      	movs	r3, #0
 8001710:	623b      	str	r3, [r7, #32]
 8001712:	6a3b      	ldr	r3, [r7, #32]
 8001714:	2b05      	cmp	r3, #5
 8001716:	dc68      	bgt.n	80017ea <_Z11serialPrintv+0x42a>
	{
		float cell_value = (float)data.voltages.cells[i] / 10000;
 8001718:	4a61      	ldr	r2, [pc, #388]	; (80018a0 <_Z11serialPrintv+0x4e0>)
 800171a:	6a3b      	ldr	r3, [r7, #32]
 800171c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001720:	ee07 3a90 	vmov	s15, r3
 8001724:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001728:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80018a4 <_Z11serialPrintv+0x4e4>
 800172c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001730:	edc7 7a06 	vstr	s15, [r7, #24]
		n += sprintf(&tab[n], "-V.%d-\t", i);
 8001734:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001736:	4a58      	ldr	r2, [pc, #352]	; (8001898 <_Z11serialPrintv+0x4d8>)
 8001738:	4413      	add	r3, r2
 800173a:	6a3a      	ldr	r2, [r7, #32]
 800173c:	495a      	ldr	r1, [pc, #360]	; (80018a8 <_Z11serialPrintv+0x4e8>)
 800173e:	4618      	mov	r0, r3
 8001740:	f012 fede 	bl	8014500 <siprintf>
 8001744:	4603      	mov	r3, r0
 8001746:	b29a      	uxth	r2, r3
 8001748:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800174a:	4413      	add	r3, r2
 800174c:	84fb      	strh	r3, [r7, #38]	; 0x26
		n += sprintf(&tab[n], "%1.3f%c\t", cell_value, data.charging.cell_discharge[i] == 0 ? ' ' : '*');
 800174e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001750:	4a51      	ldr	r2, [pc, #324]	; (8001898 <_Z11serialPrintv+0x4d8>)
 8001752:	189c      	adds	r4, r3, r2
 8001754:	69b8      	ldr	r0, [r7, #24]
 8001756:	f7fe ff0f 	bl	8000578 <__aeabi_f2d>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4850      	ldr	r0, [pc, #320]	; (80018a0 <_Z11serialPrintv+0x4e0>)
 8001760:	6a39      	ldr	r1, [r7, #32]
 8001762:	4401      	add	r1, r0
 8001764:	f501 7124 	add.w	r1, r1, #656	; 0x290
 8001768:	7809      	ldrb	r1, [r1, #0]
 800176a:	2900      	cmp	r1, #0
 800176c:	d101      	bne.n	8001772 <_Z11serialPrintv+0x3b2>
 800176e:	2120      	movs	r1, #32
 8001770:	e000      	b.n	8001774 <_Z11serialPrintv+0x3b4>
 8001772:	212a      	movs	r1, #42	; 0x2a
 8001774:	9100      	str	r1, [sp, #0]
 8001776:	494d      	ldr	r1, [pc, #308]	; (80018ac <_Z11serialPrintv+0x4ec>)
 8001778:	4620      	mov	r0, r4
 800177a:	f012 fec1 	bl	8014500 <siprintf>
 800177e:	4603      	mov	r3, r0
 8001780:	b29a      	uxth	r2, r3
 8001782:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001784:	4413      	add	r3, r2
 8001786:	84fb      	strh	r3, [r7, #38]	; 0x26
		if(i != 5)
 8001788:	6a3b      	ldr	r3, [r7, #32]
 800178a:	2b05      	cmp	r3, #5
 800178c:	d01d      	beq.n	80017ca <_Z11serialPrintv+0x40a>
		{
		n += sprintf(&tab[n], " -T.%d-\t", i);
 800178e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001790:	4a41      	ldr	r2, [pc, #260]	; (8001898 <_Z11serialPrintv+0x4d8>)
 8001792:	4413      	add	r3, r2
 8001794:	6a3a      	ldr	r2, [r7, #32]
 8001796:	4946      	ldr	r1, [pc, #280]	; (80018b0 <_Z11serialPrintv+0x4f0>)
 8001798:	4618      	mov	r0, r3
 800179a:	f012 feb1 	bl	8014500 <siprintf>
 800179e:	4603      	mov	r3, r0
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017a4:	4413      	add	r3, r2
 80017a6:	84fb      	strh	r3, [r7, #38]	; 0x26
		n += sprintf(&tab[n], "%d\t", data.temperatures.values[i]);
 80017a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017aa:	4a3b      	ldr	r2, [pc, #236]	; (8001898 <_Z11serialPrintv+0x4d8>)
 80017ac:	1898      	adds	r0, r3, r2
 80017ae:	4a3c      	ldr	r2, [pc, #240]	; (80018a0 <_Z11serialPrintv+0x4e0>)
 80017b0:	6a3b      	ldr	r3, [r7, #32]
 80017b2:	4413      	add	r3, r2
 80017b4:	3320      	adds	r3, #32
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	461a      	mov	r2, r3
 80017ba:	493e      	ldr	r1, [pc, #248]	; (80018b4 <_Z11serialPrintv+0x4f4>)
 80017bc:	f012 fea0 	bl	8014500 <siprintf>
 80017c0:	4603      	mov	r3, r0
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017c6:	4413      	add	r3, r2
 80017c8:	84fb      	strh	r3, [r7, #38]	; 0x26
		}
		n += sprintf(&tab[n], "\r\n");
 80017ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017cc:	4a32      	ldr	r2, [pc, #200]	; (8001898 <_Z11serialPrintv+0x4d8>)
 80017ce:	4413      	add	r3, r2
 80017d0:	4932      	ldr	r1, [pc, #200]	; (800189c <_Z11serialPrintv+0x4dc>)
 80017d2:	4618      	mov	r0, r3
 80017d4:	f012 fe94 	bl	8014500 <siprintf>
 80017d8:	4603      	mov	r3, r0
 80017da:	b29a      	uxth	r2, r3
 80017dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017de:	4413      	add	r3, r2
 80017e0:	84fb      	strh	r3, [r7, #38]	; 0x26
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 80017e2:	6a3b      	ldr	r3, [r7, #32]
 80017e4:	3301      	adds	r3, #1
 80017e6:	623b      	str	r3, [r7, #32]
 80017e8:	e793      	b.n	8001712 <_Z11serialPrintv+0x352>
	}

	n += sprintf(&tab[n], "\r\n");
 80017ea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017ec:	4a2a      	ldr	r2, [pc, #168]	; (8001898 <_Z11serialPrintv+0x4d8>)
 80017ee:	4413      	add	r3, r2
 80017f0:	492a      	ldr	r1, [pc, #168]	; (800189c <_Z11serialPrintv+0x4dc>)
 80017f2:	4618      	mov	r0, r3
 80017f4:	f012 fe84 	bl	8014500 <siprintf>
 80017f8:	4603      	mov	r3, r0
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017fe:	4413      	add	r3, r2
 8001800:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "Output current:\t%3.2f\r\n", data.current.value);
 8001802:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001804:	4a24      	ldr	r2, [pc, #144]	; (8001898 <_Z11serialPrintv+0x4d8>)
 8001806:	189c      	adds	r4, r3, r2
 8001808:	4b25      	ldr	r3, [pc, #148]	; (80018a0 <_Z11serialPrintv+0x4e0>)
 800180a:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 800180e:	4618      	mov	r0, r3
 8001810:	f7fe feb2 	bl	8000578 <__aeabi_f2d>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	4927      	ldr	r1, [pc, #156]	; (80018b8 <_Z11serialPrintv+0x4f8>)
 800181a:	4620      	mov	r0, r4
 800181c:	f012 fe70 	bl	8014500 <siprintf>
 8001820:	4603      	mov	r3, r0
 8001822:	b29a      	uxth	r2, r3
 8001824:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001826:	4413      	add	r3, r2
 8001828:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800182a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800182c:	4a1a      	ldr	r2, [pc, #104]	; (8001898 <_Z11serialPrintv+0x4d8>)
 800182e:	4413      	add	r3, r2
 8001830:	491a      	ldr	r1, [pc, #104]	; (800189c <_Z11serialPrintv+0x4dc>)
 8001832:	4618      	mov	r0, r3
 8001834:	f012 fe64 	bl	8014500 <siprintf>
 8001838:	4603      	mov	r3, r0
 800183a:	b29a      	uxth	r2, r3
 800183c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800183e:	4413      	add	r3, r2
 8001840:	84fb      	strh	r3, [r7, #38]	; 0x26

	n += sprintf(&tab[n], "EFUSE state:\t%d\r\n", HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin));
 8001842:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001844:	4a14      	ldr	r2, [pc, #80]	; (8001898 <_Z11serialPrintv+0x4d8>)
 8001846:	189c      	adds	r4, r3, r2
 8001848:	2104      	movs	r1, #4
 800184a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800184e:	f006 fca3 	bl	8008198 <HAL_GPIO_ReadPin>
 8001852:	4603      	mov	r3, r0
 8001854:	461a      	mov	r2, r3
 8001856:	4919      	ldr	r1, [pc, #100]	; (80018bc <_Z11serialPrintv+0x4fc>)
 8001858:	4620      	mov	r0, r4
 800185a:	f012 fe51 	bl	8014500 <siprintf>
 800185e:	4603      	mov	r3, r0
 8001860:	b29a      	uxth	r2, r3
 8001862:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001864:	4413      	add	r3, r2
 8001866:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001868:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800186a:	4a0b      	ldr	r2, [pc, #44]	; (8001898 <_Z11serialPrintv+0x4d8>)
 800186c:	4413      	add	r3, r2
 800186e:	490b      	ldr	r1, [pc, #44]	; (800189c <_Z11serialPrintv+0x4dc>)
 8001870:	4618      	mov	r0, r3
 8001872:	f012 fe45 	bl	8014500 <siprintf>
 8001876:	4603      	mov	r3, r0
 8001878:	b29a      	uxth	r2, r3
 800187a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800187c:	4413      	add	r3, r2
 800187e:	84fb      	strh	r3, [r7, #38]	; 0x26

	CDC_Transmit_FS((uint8_t*)tab, n);
 8001880:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001882:	4619      	mov	r1, r3
 8001884:	4804      	ldr	r0, [pc, #16]	; (8001898 <_Z11serialPrintv+0x4d8>)
 8001886:	f011 f8af 	bl	80129e8 <CDC_Transmit_FS>
}
 800188a:	bf00      	nop
 800188c:	372c      	adds	r7, #44	; 0x2c
 800188e:	46bd      	mov	sp, r7
 8001890:	bd90      	pop	{r4, r7, pc}
 8001892:	bf00      	nop
 8001894:	080167d0 	.word	0x080167d0
 8001898:	20000670 	.word	0x20000670
 800189c:	080166b0 	.word	0x080166b0
 80018a0:	20001424 	.word	0x20001424
 80018a4:	461c4000 	.word	0x461c4000
 80018a8:	080167ec 	.word	0x080167ec
 80018ac:	080167f4 	.word	0x080167f4
 80018b0:	08016800 	.word	0x08016800
 80018b4:	0801680c 	.word	0x0801680c
 80018b8:	08016810 	.word	0x08016810
 80018bc:	08016828 	.word	0x08016828

080018c0 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 80018c0:	b5b0      	push	{r4, r5, r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 80018cc:	68fa      	ldr	r2, [r7, #12]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4614      	mov	r4, r2
 80018d2:	461d      	mov	r5, r3
 80018d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018d8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80018dc:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	3318      	adds	r3, #24
 80018e4:	2206      	movs	r2, #6
 80018e6:	68b9      	ldr	r1, [r7, #8]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f012 f860 	bl	80139ae <memcpy>
  }
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	4618      	mov	r0, r3
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bdb0      	pop	{r4, r5, r7, pc}

080018f8 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 80018f8:	b5b0      	push	{r4, r5, r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8001904:	68fa      	ldr	r2, [r7, #12]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4614      	mov	r4, r2
 800190a:	461d      	mov	r5, r3
 800190c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800190e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001910:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001914:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	3318      	adds	r3, #24
 800191c:	2208      	movs	r2, #8
 800191e:	68b9      	ldr	r1, [r7, #8]
 8001920:	4618      	mov	r0, r3
 8001922:	f012 f844 	bl	80139ae <memcpy>
  }
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bdb0      	pop	{r4, r5, r7, pc}

08001930 <_Z23start_comm_err_functionPv>:

void start_comm_err_function(void *argument){
 8001930:	b580      	push	{r7, lr}
 8001932:	b096      	sub	sp, #88	; 0x58
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]

	can_init();
 8001938:	f7ff fc5a 	bl	80011f0 <_Z8can_initv>
	for(;;){
		osDelay(20);
 800193c:	2014      	movs	r0, #20
 800193e:	f00e faf7 	bl	800ff30 <osDelay>

		error_conditions[0].value = data.current.value;
 8001942:	4b68      	ldr	r3, [pc, #416]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 8001944:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 8001948:	4a67      	ldr	r2, [pc, #412]	; (8001ae8 <_Z23start_comm_err_functionPv+0x1b8>)
 800194a:	60d3      	str	r3, [r2, #12]
		error_conditions[1].value = (float)(data.voltages.highest_cell_voltage-data.voltages.lowest_cell_voltage);
 800194c:	4b65      	ldr	r3, [pc, #404]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 800194e:	8b9b      	ldrh	r3, [r3, #28]
 8001950:	461a      	mov	r2, r3
 8001952:	4b64      	ldr	r3, [pc, #400]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 8001954:	8b5b      	ldrh	r3, [r3, #26]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	ee07 3a90 	vmov	s15, r3
 800195c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001960:	4b61      	ldr	r3, [pc, #388]	; (8001ae8 <_Z23start_comm_err_functionPv+0x1b8>)
 8001962:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		error_conditions[2].value = (float)data.temperatures.highest_temperature;
 8001966:	4b5f      	ldr	r3, [pc, #380]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 8001968:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800196c:	ee07 3a90 	vmov	s15, r3
 8001970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001974:	4b5c      	ldr	r3, [pc, #368]	; (8001ae8 <_Z23start_comm_err_functionPv+0x1b8>)
 8001976:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		error_conditions[3].value = (float)data.voltages.lowest_cell_voltage;
 800197a:	4b5a      	ldr	r3, [pc, #360]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 800197c:	8b5b      	ldrh	r3, [r3, #26]
 800197e:	ee07 3a90 	vmov	s15, r3
 8001982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001986:	4b58      	ldr	r3, [pc, #352]	; (8001ae8 <_Z23start_comm_err_functionPv+0x1b8>)
 8001988:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
		error_conditions[4].value = (float)data.voltages.highest_cell_voltage;
 800198c:	4b55      	ldr	r3, [pc, #340]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 800198e:	8b9b      	ldrh	r3, [r3, #28]
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001998:	4b53      	ldr	r3, [pc, #332]	; (8001ae8 <_Z23start_comm_err_functionPv+0x1b8>)
 800199a:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
		error_conditions[5].value = (float)data.temperatures.highest_temperature;
 800199e:	4b51      	ldr	r3, [pc, #324]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 80019a0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80019a4:	ee07 3a90 	vmov	s15, r3
 80019a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019ac:	4b4e      	ldr	r3, [pc, #312]	; (8001ae8 <_Z23start_comm_err_functionPv+0x1b8>)
 80019ae:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		error_conditions[6].value = data.current.value;
 80019b2:	4b4c      	ldr	r3, [pc, #304]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 80019b4:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 80019b8:	4a4b      	ldr	r2, [pc, #300]	; (8001ae8 <_Z23start_comm_err_functionPv+0x1b8>)
 80019ba:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc

		PUTM_CAN::BMS_LV_main can_message_main{
 80019be:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	809a      	strh	r2, [r3, #4]
			.voltage_sum{data.voltages.total_can},
 80019c8:	4b46      	ldr	r3, [pc, #280]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 80019ca:	8b1b      	ldrh	r3, [r3, #24]
//			data.voltages.total_can,
//			data.soc.value_can,
//			data.temperatures.average,
//			(uint8_t)data.current.value,
//			static_cast<PUTM_CAN::BMS_LV_states>(data.acu_state)
		};
 80019cc:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
			.soc{data.soc.value_can}
 80019d0:	4b44      	ldr	r3, [pc, #272]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 80019d2:	f893 328c 	ldrb.w	r3, [r3, #652]	; 0x28c
		};
 80019d6:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

		PUTM_CAN::BMS_LV_temperature can_message_temp{
 80019da:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
			data.temperatures.values[0],
 80019e4:	4b3f      	ldr	r3, [pc, #252]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 80019e6:	f893 3020 	ldrb.w	r3, [r3, #32]
			data.temperatures.values[3],
			data.temperatures.values[4],
			0,//data.temperatures.values[5],
			0,//data.temperatures.values[6],
			0//data.temperatures.values[7]
		};
 80019ea:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
			data.temperatures.values[1],
 80019ee:	4b3d      	ldr	r3, [pc, #244]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 80019f0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
		};
 80019f4:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
			data.temperatures.values[2],
 80019f8:	4b3a      	ldr	r3, [pc, #232]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 80019fa:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
		};
 80019fe:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
			data.temperatures.values[3],
 8001a02:	4b38      	ldr	r3, [pc, #224]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 8001a04:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
		};
 8001a08:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			data.temperatures.values[4],
 8001a0c:	4b35      	ldr	r3, [pc, #212]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 8001a0e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
		};
 8001a12:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
		if(serial_tick < HAL_GetTick())
 8001a16:	f003 faf3 	bl	8005000 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	4b33      	ldr	r3, [pc, #204]	; (8001aec <_Z23start_comm_err_functionPv+0x1bc>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	bf8c      	ite	hi
 8001a24:	2301      	movhi	r3, #1
 8001a26:	2300      	movls	r3, #0
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d008      	beq.n	8001a40 <_Z23start_comm_err_functionPv+0x110>
		{
			serialPrint();
 8001a2e:	f7ff fcc7 	bl	80013c0 <_Z11serialPrintv>
			serial_tick = HAL_GetTick() + 500; //0.5s
 8001a32:	f003 fae5 	bl	8005000 <HAL_GetTick>
 8001a36:	4603      	mov	r3, r0
 8001a38:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001a3c:	4a2b      	ldr	r2, [pc, #172]	; (8001aec <_Z23start_comm_err_functionPv+0x1bc>)
 8001a3e:	6013      	str	r3, [r2, #0]
		}

		auto can_message_main_frame = PUTM_CAN::Can_tx_message<PUTM_CAN::BMS_LV_main>(can_message_main, PUTM_CAN::can_tx_header_BMS_LV_MAIN);
 8001a40:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001a44:	f107 0308 	add.w	r3, r7, #8
 8001a48:	4a29      	ldr	r2, [pc, #164]	; (8001af0 <_Z23start_comm_err_functionPv+0x1c0>)
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff ff38 	bl	80018c0 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>
		auto can_message_temp_frame = PUTM_CAN::Can_tx_message<PUTM_CAN::BMS_LV_temperature>(can_message_temp, PUTM_CAN::can_tx_header_BMS_LV_TEMPERATURE);
 8001a50:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001a54:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a58:	4a26      	ldr	r2, [pc, #152]	; (8001af4 <_Z23start_comm_err_functionPv+0x1c4>)
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff ff4c 	bl	80018f8 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

		if(can_main_tick < HAL_GetTick())
 8001a60:	f003 face 	bl	8005000 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	4b24      	ldr	r3, [pc, #144]	; (8001af8 <_Z23start_comm_err_functionPv+0x1c8>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	bf8c      	ite	hi
 8001a6e:	2301      	movhi	r3, #1
 8001a70:	2300      	movls	r3, #0
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d00e      	beq.n	8001a96 <_Z23start_comm_err_functionPv+0x166>
		{
			auto status_main = can_message_main_frame.send(hcan1);
 8001a78:	f107 0308 	add.w	r3, r7, #8
 8001a7c:	491f      	ldr	r1, [pc, #124]	; (8001afc <_Z23start_comm_err_functionPv+0x1cc>)
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f000 f8b8 	bl	8001bf4 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			can_main_tick = HAL_GetTick() + 40; //0.04s
 8001a8a:	f003 fab9 	bl	8005000 <HAL_GetTick>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	3328      	adds	r3, #40	; 0x28
 8001a92:	4a19      	ldr	r2, [pc, #100]	; (8001af8 <_Z23start_comm_err_functionPv+0x1c8>)
 8001a94:	6013      	str	r3, [r2, #0]
		}
		if(can_main_tick < HAL_GetTick())
 8001a96:	f003 fab3 	bl	8005000 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	4b16      	ldr	r3, [pc, #88]	; (8001af8 <_Z23start_comm_err_functionPv+0x1c8>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	bf8c      	ite	hi
 8001aa4:	2301      	movhi	r3, #1
 8001aa6:	2300      	movls	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d00e      	beq.n	8001acc <_Z23start_comm_err_functionPv+0x19c>
		{
			auto status_temp = can_message_temp_frame.send(hcan1);
 8001aae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ab2:	4912      	ldr	r1, [pc, #72]	; (8001afc <_Z23start_comm_err_functionPv+0x1cc>)
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f000 f8b1 	bl	8001c1c <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef>
 8001aba:	4603      	mov	r3, r0
 8001abc:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
			can_main_tick = HAL_GetTick() + 200; //0.2s
 8001ac0:	f003 fa9e 	bl	8005000 <HAL_GetTick>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	33c8      	adds	r3, #200	; 0xc8
 8001ac8:	4a0b      	ldr	r2, [pc, #44]	; (8001af8 <_Z23start_comm_err_functionPv+0x1c8>)
 8001aca:	6013      	str	r3, [r2, #0]
		}
		if(data.charging.charger_plugged) //charger is unplugged
 8001acc:	4b05      	ldr	r3, [pc, #20]	; (8001ae4 <_Z23start_comm_err_functionPv+0x1b4>)
 8001ace:	f893 3296 	ldrb.w	r3, [r3, #662]	; 0x296
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f43f af32 	beq.w	800193c <_Z23start_comm_err_functionPv+0xc>
		{
		error_check();
 8001ad8:	f7ff fbb4 	bl	8001244 <_Z11error_checkv>

		error_execute();
 8001adc:	f7ff fc1e 	bl	800131c <_Z13error_executev>
		}
	}
 8001ae0:	e72c      	b.n	800193c <_Z23start_comm_err_functionPv+0xc>
 8001ae2:	bf00      	nop
 8001ae4:	20001424 	.word	0x20001424
 8001ae8:	20000590 	.word	0x20000590
 8001aec:	20000588 	.word	0x20000588
 8001af0:	080168e4 	.word	0x080168e4
 8001af4:	080168fc 	.word	0x080168fc
 8001af8:	2000058c 	.word	0x2000058c
 8001afc:	20001a58 	.word	0x20001a58

08001b00 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE5beginEv>:
      noexcept(_AT_Type::_Is_nothrow_swappable::value)
      { std::swap_ranges(begin(), end(), __other.begin()); }

      // Iterators.
      _GLIBCXX17_CONSTEXPR iterator
      begin() noexcept
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f000 f89b 	bl	8001c44 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE4dataEv>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4618      	mov	r0, r3
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE3endEv>:
      _GLIBCXX17_CONSTEXPR const_iterator
      begin() const noexcept
      { return const_iterator(data()); }

      _GLIBCXX17_CONSTEXPR iterator
      end() noexcept
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f000 f88f 	bl	8001c44 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE4dataEv>
 8001b26:	4603      	mov	r3, r0
 8001b28:	337c      	adds	r3, #124	; 0x7c
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <_ZN3etl7ivectorI15Error_conditionED1Ev>:
  /// The base class for specifically sized vectors.
  /// Can be used as a reference type for all vectors containing a specific type.
  ///\ingroup vector
  //***************************************************************************
  template <typename T>
  class ivector : public etl::vector_base
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b082      	sub	sp, #8
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff fabe 	bl	80010be <_ZN3etl11vector_baseD1Ev>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4618      	mov	r0, r3
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <_ZN3etl6vectorI15Error_conditionLj7EEC1Ev>:
    static const size_t MAX_SIZE = MAX_SIZE_;

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector()
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
      : etl::ivector<T>(reinterpret_cast<T*>(&buffer), MAX_SIZE)
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	330c      	adds	r3, #12
 8001b5a:	2207      	movs	r2, #7
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	f000 f87e 	bl	8001c5e <_ZN3etl7ivectorI15Error_conditionEC1EPS1_j>
    {
      this->initialise();
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f000 f890 	bl	8001c8a <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>
    }
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <_ZN3etl6vectorI15Error_conditionLj7EED1Ev>:
#endif

    //*************************************************************************
    /// Destructor.
    //*************************************************************************
    ~vector()
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
    {
      this->clear();
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 f897 	bl	8001cb2 <_ZN3etl7ivectorI15Error_conditionE5clearEv>
    }
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff ffd3 	bl	8001b32 <_ZN3etl7ivectorI15Error_conditionED1Ev>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <_ZN3etl7ivectorI15Error_conditionE12emplace_backIJRS1_EEEvDpOT_>:
    void emplace_back(Args && ... args)
 8001b96:	b590      	push	{r4, r7, lr}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
 8001b9e:	6039      	str	r1, [r7, #0]
      ::new (p_end) T(etl::forward<Args>(args)...);
 8001ba0:	6838      	ldr	r0, [r7, #0]
 8001ba2:	f000 f891 	bl	8001cc8 <_ZN3etl7forwardIR15Error_conditionEEOT_RNS_16remove_referenceIS3_E4typeE>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	681c      	ldr	r4, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	4619      	mov	r1, r3
 8001bb0:	2004      	movs	r0, #4
 8001bb2:	f7ff fa69 	bl	8001088 <_ZnwjPv>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	601c      	str	r4, [r3, #0]
      ++p_end;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	1d1a      	adds	r2, r3, #4
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
    }
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd90      	pop	{r4, r7, pc}

08001bcc <_ZNK3etl7ivectorI15Error_conditionE5emptyEv>:
    bool empty() const
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
      return (p_end == p_buffer);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689a      	ldr	r2, [r3, #8]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	bf0c      	ite	eq
 8001be0:	2301      	moveq	r3, #1
 8001be2:	2300      	movne	r3, #0
 8001be4:	b2db      	uxtb	r3, r3
    }
 8001be6:	4618      	mov	r0, r3
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
	...

08001bf4 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8001bfe:	6879      	ldr	r1, [r7, #4]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f103 0218 	add.w	r2, r3, #24
 8001c06:	4b04      	ldr	r3, [pc, #16]	; (8001c18 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef+0x24>)
 8001c08:	6838      	ldr	r0, [r7, #0]
 8001c0a:	f005 f9a8 	bl	8006f5e <HAL_CAN_AddTxMessage>
 8001c0e:	4603      	mov	r3, r0
  }
 8001c10:	4618      	mov	r0, r3
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	2000141c 	.word	0x2000141c

08001c1c <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f103 0218 	add.w	r2, r3, #24
 8001c2e:	4b04      	ldr	r3, [pc, #16]	; (8001c40 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef+0x24>)
 8001c30:	6838      	ldr	r0, [r7, #0]
 8001c32:	f005 f994 	bl	8006f5e <HAL_CAN_AddTxMessage>
 8001c36:	4603      	mov	r3, r0
  }
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20001420 	.word	0x20001420

08001c44 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj31EE4dataEv>:
	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 f845 	bl	8001cde <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj31EE6_S_ptrERA31_KS2_>
 8001c54:	4603      	mov	r3, r0
 8001c56:	4618      	mov	r0, r3
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <_ZN3etl7ivectorI15Error_conditionEC1EPS1_j>:
    ivector(T* p_buffer_, size_t MAX_SIZE)
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b084      	sub	sp, #16
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	60f8      	str	r0, [r7, #12]
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
      , p_end(p_buffer_)
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fa16 	bl	80010a0 <_ZN3etl11vector_baseC1Ej>
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	68ba      	ldr	r2, [r7, #8]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	68ba      	ldr	r2, [r7, #8]
 8001c7e:	609a      	str	r2, [r3, #8]
    }
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>:
    void initialise()
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b082      	sub	sp, #8
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
      etl::destroy(p_buffer, p_end);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685a      	ldr	r2, [r3, #4]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	f000 f829 	bl	8001cf4 <_ZN3etl7destroyIP15Error_conditionEEvT_S3_>
      p_end = p_buffer;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685a      	ldr	r2, [r3, #4]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	609a      	str	r2, [r3, #8]
    }
 8001caa:	bf00      	nop
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <_ZN3etl7ivectorI15Error_conditionE5clearEv>:
    void clear()
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b082      	sub	sp, #8
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
      initialise();
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7ff ffe5 	bl	8001c8a <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>
    }
 8001cc0:	bf00      	nop
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_ZN3etl7forwardIR15Error_conditionEEOT_RNS_16remove_referenceIS3_E4typeE>:
    return static_cast<typename etl::remove_reference<T>::type&&>(t);
  }

  //******************************************************************************
  template <typename T>
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  {
    return static_cast<T&&>(t);
 8001cd0:	687b      	ldr	r3, [r7, #4]
  }
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj31EE6_S_ptrERA31_KS2_>:
      _S_ptr(const _Type& __t) noexcept
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <_ZN3etl7destroyIP15Error_conditionEEvT_S3_>:
  /// Destroys a range of items.
  /// https://en.cppreference.com/w/cpp/memory/destroy
  ///\ingroup memory
  //*****************************************************************************
  template <typename TIterator>
  void destroy(TIterator i_begin, TIterator i_end)
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  {
    std::destroy(i_begin, i_end);
 8001cfe:	6839      	ldr	r1, [r7, #0]
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f000 f804 	bl	8001d0e <_ZSt7destroyIP15Error_conditionEvT_S2_>
  }
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <_ZSt7destroyIP15Error_conditionEvT_S2_>:
    }

#if __cplusplus >= 201703L
  template <typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b082      	sub	sp, #8
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
 8001d16:	6039      	str	r1, [r7, #0]
    {
      std::_Destroy(__first, __last);
 8001d18:	6839      	ldr	r1, [r7, #0]
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 f804 	bl	8001d28 <_ZSt8_DestroyIP15Error_conditionEvT_S2_>
    }
 8001d20:	bf00      	nop
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <_ZSt8_DestroyIP15Error_conditionEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
      if (std::is_constant_evaluated())
 8001d32:	f7ff f9a1 	bl	8001078 <_ZSt21is_constant_evaluatedv>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d004      	beq.n	8001d46 <_ZSt8_DestroyIP15Error_conditionEvT_S2_+0x1e>
	return _Destroy_aux<false>::__destroy(__first, __last);
 8001d3c:	6839      	ldr	r1, [r7, #0]
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 f808 	bl	8001d54 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_>
 8001d44:	e003      	b.n	8001d4e <_ZSt8_DestroyIP15Error_conditionEvT_S2_+0x26>
	__destroy(__first, __last);
 8001d46:	6839      	ldr	r1, [r7, #0]
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 f81b 	bl	8001d84 <_ZNSt12_Destroy_auxILb1EE9__destroyIP15Error_conditionEEvT_S4_>
    }
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d00a      	beq.n	8001d7c <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_+0x28>
	    std::_Destroy(std::__addressof(*__first));
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 f817 	bl	8001d9a <_ZSt11__addressofI15Error_conditionEPT_RS1_>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f000 f81e 	bl	8001db0 <_ZSt8_DestroyI15Error_conditionEvPT_>
	  for (; __first != __last; ++__first)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3304      	adds	r3, #4
 8001d78:	607b      	str	r3, [r7, #4]
 8001d7a:	e7f0      	b.n	8001d5e <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_+0xa>
	}
 8001d7c:	bf00      	nop
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <_ZNSt12_Destroy_auxILb1EE9__destroyIP15Error_conditionEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <_ZSt11__addressofI15Error_conditionEPT_RS1_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001d9a:	b480      	push	{r7}
 8001d9c:	b083      	sub	sp, #12
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4618      	mov	r0, r3
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <_ZSt8_DestroyI15Error_conditionEvPT_>:
    _Destroy(_Tp* __pointer)
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
      std::destroy_at(__pointer);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 f804 	bl	8001dc6 <_ZSt10destroy_atI15Error_conditionEvPT_>
    }
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <_ZSt10destroy_atI15Error_conditionEvPT_>:
    destroy_at(_Tp* __location)
 8001dc6:	b480      	push	{r7}
 8001dc8:	b083      	sub	sp, #12
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
    }
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
	...

08001ddc <_Z41__static_initialization_and_destruction_0ii>:
}
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	f040 80ac 	bne.w	8001f46 <_Z41__static_initialization_and_destruction_0ii+0x16a>
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001df4:	4293      	cmp	r3, r2
 8001df6:	f040 80a6 	bne.w	8001f46 <_Z41__static_initialization_and_destruction_0ii+0x16a>
};
 8001dfa:	4b56      	ldr	r3, [pc, #344]	; (8001f54 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8001dfc:	2206      	movs	r2, #6
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	4a55      	ldr	r2, [pc, #340]	; (8001f58 <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 8001e02:	605a      	str	r2, [r3, #4]
 8001e04:	4a55      	ldr	r2, [pc, #340]	; (8001f5c <_Z41__static_initialization_and_destruction_0ii+0x180>)
 8001e06:	609a      	str	r2, [r3, #8]
		{Error_condition::NEUTRAL_CURRENT_CAR,-0.3,0.3,data.current.value,TIME_TO_SLEEP,8}, //to check //acu_state 0 or 8?
 8001e08:	4a55      	ldr	r2, [pc, #340]	; (8001f60 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e0a:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
};
 8001e0e:	60da      	str	r2, [r3, #12]
 8001e10:	4a54      	ldr	r2, [pc, #336]	; (8001f64 <_Z41__static_initialization_and_destruction_0ii+0x188>)
 8001e12:	611a      	str	r2, [r3, #16]
 8001e14:	2208      	movs	r2, #8
 8001e16:	751a      	strb	r2, [r3, #20]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	619a      	str	r2, [r3, #24]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	771a      	strb	r2, [r3, #28]
 8001e20:	3320      	adds	r3, #32
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	4a50      	ldr	r2, [pc, #320]	; (8001f68 <_Z41__static_initialization_and_destruction_0ii+0x18c>)
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	4a50      	ldr	r2, [pc, #320]	; (8001f6c <_Z41__static_initialization_and_destruction_0ii+0x190>)
 8001e2c:	609a      	str	r2, [r3, #8]
		{Error_condition::UNBALANCE,2000,50000,(float)(data.voltages.highest_cell_voltage-data.voltages.lowest_cell_voltage),ERROR_TIME,2},
 8001e2e:	4a4c      	ldr	r2, [pc, #304]	; (8001f60 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e30:	8b92      	ldrh	r2, [r2, #28]
 8001e32:	4611      	mov	r1, r2
 8001e34:	4a4a      	ldr	r2, [pc, #296]	; (8001f60 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e36:	8b52      	ldrh	r2, [r2, #26]
 8001e38:	1a8a      	subs	r2, r1, r2
 8001e3a:	ee07 2a90 	vmov	s15, r2
 8001e3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
};
 8001e42:	edc3 7a03 	vstr	s15, [r3, #12]
 8001e46:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001e4a:	611a      	str	r2, [r3, #16]
 8001e4c:	2202      	movs	r2, #2
 8001e4e:	751a      	strb	r2, [r3, #20]
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
 8001e54:	2200      	movs	r2, #0
 8001e56:	771a      	strb	r2, [r3, #28]
 8001e58:	3320      	adds	r3, #32
 8001e5a:	2203      	movs	r2, #3
 8001e5c:	601a      	str	r2, [r3, #0]
 8001e5e:	4a44      	ldr	r2, [pc, #272]	; (8001f70 <_Z41__static_initialization_and_destruction_0ii+0x194>)
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	4a44      	ldr	r2, [pc, #272]	; (8001f74 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 8001e64:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_WARNING,48,55,(float)data.temperatures.highest_temperature,ERROR_TIME_TEMPERATURES,3},
 8001e66:	4a3e      	ldr	r2, [pc, #248]	; (8001f60 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e68:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001e6c:	ee07 2a90 	vmov	s15, r2
 8001e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001e74:	edc3 7a03 	vstr	s15, [r3, #12]
 8001e78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e7c:	611a      	str	r2, [r3, #16]
 8001e7e:	2203      	movs	r2, #3
 8001e80:	751a      	strb	r2, [r3, #20]
 8001e82:	2200      	movs	r2, #0
 8001e84:	619a      	str	r2, [r3, #24]
 8001e86:	2200      	movs	r2, #0
 8001e88:	771a      	strb	r2, [r3, #28]
 8001e8a:	3320      	adds	r3, #32
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	f04f 0200 	mov.w	r2, #0
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	4a38      	ldr	r2, [pc, #224]	; (8001f78 <_Z41__static_initialization_and_destruction_0ii+0x19c>)
 8001e98:	609a      	str	r2, [r3, #8]
		{Error_condition::VOLTAGE_LOW,0,30000,(float)data.voltages.lowest_cell_voltage,ERROR_TIME,4},
 8001e9a:	4a31      	ldr	r2, [pc, #196]	; (8001f60 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001e9c:	8b52      	ldrh	r2, [r2, #26]
 8001e9e:	ee07 2a90 	vmov	s15, r2
 8001ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001ea6:	edc3 7a03 	vstr	s15, [r3, #12]
 8001eaa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001eae:	611a      	str	r2, [r3, #16]
 8001eb0:	2204      	movs	r2, #4
 8001eb2:	751a      	strb	r2, [r3, #20]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	619a      	str	r2, [r3, #24]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	771a      	strb	r2, [r3, #28]
 8001ebc:	3320      	adds	r3, #32
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	4a2e      	ldr	r2, [pc, #184]	; (8001f7c <_Z41__static_initialization_and_destruction_0ii+0x1a0>)
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	4a2e      	ldr	r2, [pc, #184]	; (8001f80 <_Z41__static_initialization_and_destruction_0ii+0x1a4>)
 8001ec8:	609a      	str	r2, [r3, #8]
		{Error_condition::VOLTAGE_HIGH,42200,500000,(float)data.voltages.highest_cell_voltage,ERROR_TIME,5},
 8001eca:	4a25      	ldr	r2, [pc, #148]	; (8001f60 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001ecc:	8b92      	ldrh	r2, [r2, #28]
 8001ece:	ee07 2a90 	vmov	s15, r2
 8001ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001ed6:	edc3 7a03 	vstr	s15, [r3, #12]
 8001eda:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001ede:	611a      	str	r2, [r3, #16]
 8001ee0:	2205      	movs	r2, #5
 8001ee2:	751a      	strb	r2, [r3, #20]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	619a      	str	r2, [r3, #24]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	771a      	strb	r2, [r3, #28]
 8001eec:	3320      	adds	r3, #32
 8001eee:	2204      	movs	r2, #4
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	4a20      	ldr	r2, [pc, #128]	; (8001f74 <_Z41__static_initialization_and_destruction_0ii+0x198>)
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	4a23      	ldr	r2, [pc, #140]	; (8001f84 <_Z41__static_initialization_and_destruction_0ii+0x1a8>)
 8001ef8:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_HIGH,55,120,(float)data.temperatures.highest_temperature,ERROR_TIME_TEMPERATURES,6},
 8001efa:	4a19      	ldr	r2, [pc, #100]	; (8001f60 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001efc:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001f00:	ee07 2a90 	vmov	s15, r2
 8001f04:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001f08:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f10:	611a      	str	r2, [r3, #16]
 8001f12:	2206      	movs	r2, #6
 8001f14:	751a      	strb	r2, [r3, #20]
 8001f16:	2200      	movs	r2, #0
 8001f18:	619a      	str	r2, [r3, #24]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	771a      	strb	r2, [r3, #28]
 8001f1e:	3320      	adds	r3, #32
 8001f20:	2205      	movs	r2, #5
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	4a18      	ldr	r2, [pc, #96]	; (8001f88 <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8001f26:	605a      	str	r2, [r3, #4]
 8001f28:	4a18      	ldr	r2, [pc, #96]	; (8001f8c <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 8001f2a:	609a      	str	r2, [r3, #8]
		{Error_condition::CURRENT_HIGH,20,100,data.current.value,ERROR_TIME,7}
 8001f2c:	4a0c      	ldr	r2, [pc, #48]	; (8001f60 <_Z41__static_initialization_and_destruction_0ii+0x184>)
 8001f2e:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
};
 8001f32:	60da      	str	r2, [r3, #12]
 8001f34:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f38:	611a      	str	r2, [r3, #16]
 8001f3a:	2207      	movs	r2, #7
 8001f3c:	751a      	strb	r2, [r3, #20]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	619a      	str	r2, [r3, #24]
 8001f42:	2200      	movs	r2, #0
 8001f44:	771a      	strb	r2, [r3, #28]
}
 8001f46:	bf00      	nop
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	20000590 	.word	0x20000590
 8001f58:	be99999a 	.word	0xbe99999a
 8001f5c:	3e99999a 	.word	0x3e99999a
 8001f60:	20001424 	.word	0x20001424
 8001f64:	00124f80 	.word	0x00124f80
 8001f68:	44fa0000 	.word	0x44fa0000
 8001f6c:	47435000 	.word	0x47435000
 8001f70:	42400000 	.word	0x42400000
 8001f74:	425c0000 	.word	0x425c0000
 8001f78:	46ea6000 	.word	0x46ea6000
 8001f7c:	4724d800 	.word	0x4724d800
 8001f80:	48f42400 	.word	0x48f42400
 8001f84:	42f00000 	.word	0x42f00000
 8001f88:	41a00000 	.word	0x41a00000
 8001f8c:	42c80000 	.word	0x42c80000

08001f90 <_ZN8PUTM_CAN6DeviceINS_17YawProbe_air_flowEE8set_dataERKNS_14Can_rx_messageE>:
  explicit constexpr Device(uint32_t ide)
      : Device_base(ide, sizeof(Device_data_type)){};

  Device_data_type data{};

  void set_data(const Can_rx_message &m) override {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
    new_data = true;
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	7993      	ldrb	r3, [r2, #6]
 8001f9e:	f043 0301 	orr.w	r3, r3, #1
 8001fa2:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	1dd8      	adds	r0, r3, #7
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	331c      	adds	r3, #28
 8001fac:	2203      	movs	r2, #3
 8001fae:	4619      	mov	r1, r3
 8001fb0:	f011 fcfd 	bl	80139ae <memcpy>
  }
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_ZN8PUTM_CAN6DeviceINS_14WheelTemp_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
    new_data = true;
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	7993      	ldrb	r3, [r2, #6]
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3307      	adds	r3, #7
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	321c      	adds	r2, #28
 8001fd8:	8812      	ldrh	r2, [r2, #0]
 8001fda:	b292      	uxth	r2, r2
 8001fdc:	801a      	strh	r2, [r3, #0]
  }
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <_ZN8PUTM_CAN6DeviceINS_14Telemetry_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
 8001ff2:	6039      	str	r1, [r7, #0]
    new_data = true;
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	7993      	ldrb	r3, [r2, #6]
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	3307      	adds	r3, #7
 8002002:	683a      	ldr	r2, [r7, #0]
 8002004:	321c      	adds	r2, #28
 8002006:	6812      	ldr	r2, [r2, #0]
 8002008:	601a      	str	r2, [r3, #0]
  }
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <_ZN8PUTM_CAN6DeviceINS_11TC_imu_gyroEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002016:	b580      	push	{r7, lr}
 8002018:	b082      	sub	sp, #8
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
 800201e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	7993      	ldrb	r3, [r2, #6]
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	1dd8      	adds	r0, r3, #7
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	331c      	adds	r3, #28
 8002032:	2206      	movs	r2, #6
 8002034:	4619      	mov	r1, r3
 8002036:	f011 fcba 	bl	80139ae <memcpy>
  }
 800203a:	bf00      	nop
 800203c:	3708      	adds	r7, #8
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <_ZN8PUTM_CAN6DeviceINS_10TC_imu_accEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002042:	b580      	push	{r7, lr}
 8002044:	b082      	sub	sp, #8
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
 800204a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	7993      	ldrb	r3, [r2, #6]
 8002050:	f043 0301 	orr.w	r3, r3, #1
 8002054:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	1dd8      	adds	r0, r3, #7
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	331c      	adds	r3, #28
 800205e:	2206      	movs	r2, #6
 8002060:	4619      	mov	r1, r3
 8002062:	f011 fca4 	bl	80139ae <memcpy>
  }
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <_ZN8PUTM_CAN6DeviceINS_15TC_temperaturesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800206e:	b580      	push	{r7, lr}
 8002070:	b082      	sub	sp, #8
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
 8002076:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	7993      	ldrb	r3, [r2, #6]
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	1dd8      	adds	r0, r3, #7
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	331c      	adds	r3, #28
 800208a:	2206      	movs	r2, #6
 800208c:	4619      	mov	r1, r3
 800208e:	f011 fc8e 	bl	80139ae <memcpy>
  }
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <_ZN8PUTM_CAN6DeviceINS_19TC_wheel_velocitiesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800209a:	b580      	push	{r7, lr}
 800209c:	b082      	sub	sp, #8
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
 80020a2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	7993      	ldrb	r3, [r2, #6]
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	1dd8      	adds	r0, r3, #7
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	331c      	adds	r3, #28
 80020b6:	2208      	movs	r2, #8
 80020b8:	4619      	mov	r1, r3
 80020ba:	f011 fc78 	bl	80139ae <memcpy>
  }
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <_ZN8PUTM_CAN6DeviceINS_18TC_rear_suspensionEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80020c6:	b480      	push	{r7}
 80020c8:	b083      	sub	sp, #12
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
 80020ce:	6039      	str	r1, [r7, #0]
    new_data = true;
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	7993      	ldrb	r3, [r2, #6]
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	3307      	adds	r3, #7
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	321c      	adds	r2, #28
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	601a      	str	r2, [r3, #0]
  }
 80020e6:	bf00      	nop
 80020e8:	370c      	adds	r7, #12
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <_ZN8PUTM_CAN6DeviceINS_7TC_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b082      	sub	sp, #8
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	6039      	str	r1, [r7, #0]
    new_data = true;
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	7993      	ldrb	r3, [r2, #6]
 8002100:	f043 0301 	orr.w	r3, r3, #1
 8002104:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	1dd8      	adds	r0, r3, #7
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	331c      	adds	r3, #28
 800210e:	2208      	movs	r2, #8
 8002110:	4619      	mov	r1, r3
 8002112:	f011 fc4c 	bl	80139ae <memcpy>
  }
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <_ZN8PUTM_CAN6DeviceINS_20Steering_Wheel_eventEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	7993      	ldrb	r3, [r2, #6]
 800212c:	f043 0301 	orr.w	r3, r3, #1
 8002130:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	1dd8      	adds	r0, r3, #7
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	331c      	adds	r3, #28
 800213a:	2203      	movs	r2, #3
 800213c:	4619      	mov	r1, r3
 800213e:	f011 fc36 	bl	80139ae <memcpy>
  }
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <_ZN8PUTM_CAN6DeviceINS_19Steering_Wheel_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800214a:	b580      	push	{r7, lr}
 800214c:	b082      	sub	sp, #8
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	7993      	ldrb	r3, [r2, #6]
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	1dd8      	adds	r0, r3, #7
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	331c      	adds	r3, #28
 8002166:	2203      	movs	r2, #3
 8002168:	4619      	mov	r1, r3
 800216a:	f011 fc20 	bl	80139ae <memcpy>
  }
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <_ZN8PUTM_CAN6DeviceINS_7SF_NUCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	7993      	ldrb	r3, [r2, #6]
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	3307      	adds	r3, #7
 800218e:	683a      	ldr	r2, [r7, #0]
 8002190:	321c      	adds	r2, #28
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	601a      	str	r2, [r3, #0]
  }
 8002196:	bf00      	nop
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <_ZN8PUTM_CAN6DeviceINS_5SF_WSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b082      	sub	sp, #8
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
 80021aa:	6039      	str	r1, [r7, #0]
    new_data = true;
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	7993      	ldrb	r3, [r2, #6]
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	1dd8      	adds	r0, r3, #7
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	331c      	adds	r3, #28
 80021be:	2208      	movs	r2, #8
 80021c0:	4619      	mov	r1, r3
 80021c2:	f011 fbf4 	bl	80139ae <memcpy>
  }
 80021c6:	bf00      	nop
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}

080021ce <_ZN8PUTM_CAN6DeviceINS_5SF_DVEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80021ce:	b580      	push	{r7, lr}
 80021d0:	b082      	sub	sp, #8
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
 80021d6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	7993      	ldrb	r3, [r2, #6]
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	1dd8      	adds	r0, r3, #7
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	331c      	adds	r3, #28
 80021ea:	2208      	movs	r2, #8
 80021ec:	4619      	mov	r1, r3
 80021ee:	f011 fbde 	bl	80139ae <memcpy>
  }
 80021f2:	bf00      	nop
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <_ZN8PUTM_CAN6DeviceINS_20SF_CoolingAndVSafetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
 8002202:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	7993      	ldrb	r3, [r2, #6]
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	1dd8      	adds	r0, r3, #7
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	331c      	adds	r3, #28
 8002216:	2208      	movs	r2, #8
 8002218:	4619      	mov	r1, r3
 800221a:	f011 fbc8 	bl	80139ae <memcpy>
  }
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <_ZN8PUTM_CAN6DeviceINS_11SF_FrontBoxEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002226:	b580      	push	{r7, lr}
 8002228:	b082      	sub	sp, #8
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
 800222e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	7993      	ldrb	r3, [r2, #6]
 8002234:	f043 0301 	orr.w	r3, r3, #1
 8002238:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	1dd8      	adds	r0, r3, #7
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	331c      	adds	r3, #28
 8002242:	2208      	movs	r2, #8
 8002244:	4619      	mov	r1, r3
 8002246:	f011 fbb2 	bl	80139ae <memcpy>
  }
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <_ZN8PUTM_CAN6DeviceINS_7SF_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002252:	b580      	push	{r7, lr}
 8002254:	b082      	sub	sp, #8
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
 800225a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	7993      	ldrb	r3, [r2, #6]
 8002260:	f043 0301 	orr.w	r3, r3, #1
 8002264:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	1dd8      	adds	r0, r3, #7
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	331c      	adds	r3, #28
 800226e:	2203      	movs	r2, #3
 8002270:	4619      	mov	r1, r3
 8002272:	f011 fb9c 	bl	80139ae <memcpy>
  }
 8002276:	bf00      	nop
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_PassEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	7993      	ldrb	r3, [r2, #6]
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	3307      	adds	r3, #7
 8002296:	683a      	ldr	r2, [r7, #0]
 8002298:	321c      	adds	r2, #28
 800229a:	8812      	ldrh	r2, [r2, #0]
 800229c:	b292      	uxth	r2, r2
 800229e:	801a      	strh	r2, [r3, #0]
  }
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
    new_data = true;
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	7993      	ldrb	r3, [r2, #6]
 80022ba:	f043 0301 	orr.w	r3, r3, #1
 80022be:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	3307      	adds	r3, #7
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	321c      	adds	r2, #28
 80022c8:	7812      	ldrb	r2, [r2, #0]
 80022ca:	701a      	strb	r2, [r3, #0]
  }
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <_ZN8PUTM_CAN6DeviceINS_17Dash_lap_finishedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
    new_data = true;
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	7993      	ldrb	r3, [r2, #6]
 80022e6:	f043 0301 	orr.w	r3, r3, #1
 80022ea:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	3307      	adds	r3, #7
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	321c      	adds	r2, #28
 80022f4:	6812      	ldr	r2, [r2, #0]
 80022f6:	601a      	str	r2, [r3, #0]
  }
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <_ZN8PUTM_CAN6DeviceINS_27Dash_steering_wheel_requestEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
    new_data = true;
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	7993      	ldrb	r3, [r2, #6]
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3307      	adds	r3, #7
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	321c      	adds	r2, #28
 8002320:	7812      	ldrb	r2, [r2, #0]
 8002322:	701a      	strb	r2, [r3, #0]
  }
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <_ZN8PUTM_CAN6DeviceINS_26Dash_Smart_Fuses_FAN_speedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
    new_data = true;
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	7993      	ldrb	r3, [r2, #6]
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3307      	adds	r3, #7
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	321c      	adds	r2, #28
 800234c:	8812      	ldrh	r2, [r2, #0]
 800234e:	b292      	uxth	r2, r2
 8002350:	801a      	strh	r2, [r3, #0]
  }
 8002352:	bf00      	nop
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr

0800235e <_ZN8PUTM_CAN6DeviceINS_8Dash_TCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800235e:	b580      	push	{r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
 8002366:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	7993      	ldrb	r3, [r2, #6]
 800236c:	f043 0301 	orr.w	r3, r3, #1
 8002370:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	1dd8      	adds	r0, r3, #7
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	331c      	adds	r3, #28
 800237a:	2208      	movs	r2, #8
 800237c:	4619      	mov	r1, r3
 800237e:	f011 fb16 	bl	80139ae <memcpy>
  }
 8002382:	bf00      	nop
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <_ZN8PUTM_CAN6DeviceINS_9Dash_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800238a:	b480      	push	{r7}
 800238c:	b083      	sub	sp, #12
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
 8002392:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	7993      	ldrb	r3, [r2, #6]
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	3307      	adds	r3, #7
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	321c      	adds	r2, #28
 80023a6:	7812      	ldrb	r2, [r2, #0]
 80023a8:	701a      	strb	r2, [r3, #0]
  }
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <_ZN8PUTM_CAN6DeviceINS_18BMS_LV_temperatureEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b082      	sub	sp, #8
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
 80023be:	6039      	str	r1, [r7, #0]
    new_data = true;
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	7993      	ldrb	r3, [r2, #6]
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	1dd8      	adds	r0, r3, #7
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	331c      	adds	r3, #28
 80023d2:	2208      	movs	r2, #8
 80023d4:	4619      	mov	r1, r3
 80023d6:	f011 faea 	bl	80139ae <memcpy>
  }
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <_ZN8PUTM_CAN6DeviceINS_11BMS_LV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
 80023ea:	6039      	str	r1, [r7, #0]
    new_data = true;
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	7993      	ldrb	r3, [r2, #6]
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	1dd8      	adds	r0, r3, #7
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	331c      	adds	r3, #28
 80023fe:	2206      	movs	r2, #6
 8002400:	4619      	mov	r1, r3
 8002402:	f011 fad4 	bl	80139ae <memcpy>
  }
 8002406:	bf00      	nop
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <_ZN8PUTM_CAN6DeviceINS_11BMS_HV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
 8002416:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	7993      	ldrb	r3, [r2, #6]
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	1dd8      	adds	r0, r3, #7
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	331c      	adds	r3, #28
 800242a:	2208      	movs	r2, #8
 800242c:	4619      	mov	r1, r3
 800242e:	f011 fabe 	bl	80139ae <memcpy>
  }
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <_ZN8PUTM_CAN6DeviceINS_12AQ_gyroscopeEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800243a:	b580      	push	{r7, lr}
 800243c:	b082      	sub	sp, #8
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
 8002442:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	7993      	ldrb	r3, [r2, #6]
 8002448:	f043 0301 	orr.w	r3, r3, #1
 800244c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	1dd8      	adds	r0, r3, #7
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	331c      	adds	r3, #28
 8002456:	2206      	movs	r2, #6
 8002458:	4619      	mov	r1, r3
 800245a:	f011 faa8 	bl	80139ae <memcpy>
  }
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <_ZN8PUTM_CAN6DeviceINS_15AQ_accelerationEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002466:	b580      	push	{r7, lr}
 8002468:	b082      	sub	sp, #8
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
 800246e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	7993      	ldrb	r3, [r2, #6]
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	1dd8      	adds	r0, r3, #7
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	331c      	adds	r3, #28
 8002482:	2206      	movs	r2, #6
 8002484:	4619      	mov	r1, r3
 8002486:	f011 fa92 	bl	80139ae <memcpy>
  }
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <_ZN8PUTM_CAN6DeviceINS_7AQ_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
 800249a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	7993      	ldrb	r3, [r2, #6]
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	1dd8      	adds	r0, r3, #7
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	331c      	adds	r3, #28
 80024ae:	2206      	movs	r2, #6
 80024b0:	4619      	mov	r1, r3
 80024b2:	f011 fa7c 	bl	80139ae <memcpy>
  }
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <_ZN8PUTM_CAN6DeviceINS_9Apps_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80024be:	b580      	push	{r7, lr}
 80024c0:	b082      	sub	sp, #8
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	7993      	ldrb	r3, [r2, #6]
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	1dd8      	adds	r0, r3, #7
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	331c      	adds	r3, #28
 80024da:	2205      	movs	r2, #5
 80024dc:	4619      	mov	r1, r3
 80024de:	f011 fa66 	bl	80139ae <memcpy>
  }
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <_GLOBAL__sub_I__ZN8PUTM_CAN3canE>:
 80024ea:	b580      	push	{r7, lr}
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80024f2:	2001      	movs	r0, #1
 80024f4:	f7ff fc72 	bl	8001ddc <_Z41__static_initialization_and_destruction_0ii>
 80024f8:	bd80      	pop	{r7, pc}

080024fa <_ZN22Battery_characteristicC1Ev>:
    Vttc2
};

float horner(const float *arry,unsigned int n, const float *x);

struct Battery_characteristic{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2201      	movs	r2, #1
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4618      	mov	r0, r3
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <_ZN7SoC_EKFC1Ev>:
    float _Q_matrix[3];
    float _State_vector[3];
    

public:
    SoC_EKF() = default;
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff ffe7 	bl	80024fa <_ZN22Battery_characteristicC1Ev>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4618      	mov	r0, r3
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <_ZN15State_of_ChargeC1Ev>:
	float value_max;
	float value_min;

};

struct State_of_Charge{
 8002536:	b580      	push	{r7, lr}
 8002538:	b082      	sub	sp, #8
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff ffeb 	bl	800251c <_ZN7SoC_EKFC1Ev>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4618      	mov	r0, r3
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <_ZN4DataC1Ev>:
	bool charging_state;
	bool discharge_activation;
	uint32_t discharge_tick_end;
};

struct Data{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff ffe9 	bl	8002536 <_ZN15State_of_ChargeC1Ev>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
	...

08002570 <_Z41__static_initialization_and_destruction_0ii>:
 *  Created on: May 22, 2022
 *      Author: Maks
 */
#include <global_variables.hpp>

Data data;
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d107      	bne.n	8002590 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002586:	4293      	cmp	r3, r2
 8002588:	d102      	bne.n	8002590 <_Z41__static_initialization_and_destruction_0ii+0x20>
 800258a:	4803      	ldr	r0, [pc, #12]	; (8002598 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 800258c:	f7ff ffe0 	bl	8002550 <_ZN4DataC1Ev>
 8002590:	bf00      	nop
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	20001424 	.word	0x20001424

0800259c <_GLOBAL__sub_I_data>:
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
 80025a0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80025a4:	2001      	movs	r0, #1
 80025a6:	f7ff ffe3 	bl	8002570 <_Z41__static_initialization_and_destruction_0ii>
 80025aa:	bd80      	pop	{r7, pc}

080025ac <_Z16init_PEC15_Tablev>:
uint16_t pec15Table[256];
uint16_t CRC15_POLY = 0x4599;
uint8_t ltcConfig[6] = {0xFC, (uint8_t)(1874 & 0xff), (uint8_t)((1874>>4)|(2625<<4)), (uint8_t)(2625>>4), 0, 0};

void init_PEC15_Table()
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
	uint16_t remainder;
	for (int i = 0; i < 256; i++)
 80025b2:	2300      	movs	r3, #0
 80025b4:	60bb      	str	r3, [r7, #8]
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	2bff      	cmp	r3, #255	; 0xff
 80025ba:	dc26      	bgt.n	800260a <_Z16init_PEC15_Tablev+0x5e>
	{
		remainder = i << 7;
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	b29b      	uxth	r3, r3
 80025c0:	01db      	lsls	r3, r3, #7
 80025c2:	81fb      	strh	r3, [r7, #14]
		for (int bit = 8; bit > 0; --bit)
 80025c4:	2308      	movs	r3, #8
 80025c6:	607b      	str	r3, [r7, #4]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	dd14      	ble.n	80025f8 <_Z16init_PEC15_Tablev+0x4c>
		{
			if (remainder & 0x4000)
 80025ce:	89fb      	ldrh	r3, [r7, #14]
 80025d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d008      	beq.n	80025ea <_Z16init_PEC15_Tablev+0x3e>
			{
				remainder = ((remainder << 1));
 80025d8:	89fb      	ldrh	r3, [r7, #14]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	81fb      	strh	r3, [r7, #14]
				remainder = (remainder ^ CRC15_POLY);
 80025de:	4b0e      	ldr	r3, [pc, #56]	; (8002618 <_Z16init_PEC15_Tablev+0x6c>)
 80025e0:	881a      	ldrh	r2, [r3, #0]
 80025e2:	89fb      	ldrh	r3, [r7, #14]
 80025e4:	4053      	eors	r3, r2
 80025e6:	81fb      	strh	r3, [r7, #14]
 80025e8:	e002      	b.n	80025f0 <_Z16init_PEC15_Tablev+0x44>
			}
			else
			{
				remainder = ((remainder << 1));
 80025ea:	89fb      	ldrh	r3, [r7, #14]
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	81fb      	strh	r3, [r7, #14]
		for (int bit = 8; bit > 0; --bit)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	607b      	str	r3, [r7, #4]
 80025f6:	e7e7      	b.n	80025c8 <_Z16init_PEC15_Tablev+0x1c>
			}
		}
		pec15Table[i] = remainder&0xFFFF;
 80025f8:	4908      	ldr	r1, [pc, #32]	; (800261c <_Z16init_PEC15_Tablev+0x70>)
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	89fa      	ldrh	r2, [r7, #14]
 80025fe:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (int i = 0; i < 256; i++)
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	3301      	adds	r3, #1
 8002606:	60bb      	str	r3, [r7, #8]
 8002608:	e7d5      	b.n	80025b6 <_Z16init_PEC15_Tablev+0xa>
	}
}
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	200001f4 	.word	0x200001f4
 800261c:	200016c8 	.word	0x200016c8

08002620 <_Z5pec15Pci>:

uint16_t pec15(char *data , int len)
{
 8002620:	b480      	push	{r7}
 8002622:	b087      	sub	sp, #28
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
	uint16_t remainder,address;
	remainder = 16;//PEC seed
 800262a:	2310      	movs	r3, #16
 800262c:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < len; i++)
 800262e:	2300      	movs	r3, #0
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	429a      	cmp	r2, r3
 8002638:	da1a      	bge.n	8002670 <_Z5pec15Pci+0x50>
	{
		address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 800263a:	8afb      	ldrh	r3, [r7, #22]
 800263c:	09db      	lsrs	r3, r3, #7
 800263e:	b29a      	uxth	r2, r3
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	440b      	add	r3, r1
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	b29b      	uxth	r3, r3
 800264a:	4053      	eors	r3, r2
 800264c:	b29b      	uxth	r3, r3
 800264e:	b2db      	uxtb	r3, r3
 8002650:	81fb      	strh	r3, [r7, #14]
		remainder = (remainder << 8 ) ^ pec15Table[address];
 8002652:	8afb      	ldrh	r3, [r7, #22]
 8002654:	021b      	lsls	r3, r3, #8
 8002656:	b21a      	sxth	r2, r3
 8002658:	89fb      	ldrh	r3, [r7, #14]
 800265a:	490a      	ldr	r1, [pc, #40]	; (8002684 <_Z5pec15Pci+0x64>)
 800265c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002660:	b21b      	sxth	r3, r3
 8002662:	4053      	eors	r3, r2
 8002664:	b21b      	sxth	r3, r3
 8002666:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < len; i++)
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	3301      	adds	r3, #1
 800266c:	613b      	str	r3, [r7, #16]
 800266e:	e7e0      	b.n	8002632 <_Z5pec15Pci+0x12>
	}
	return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 8002670:	8afb      	ldrh	r3, [r7, #22]
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	b29b      	uxth	r3, r3
}
 8002676:	4618      	mov	r0, r3
 8002678:	371c      	adds	r7, #28
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	200016c8 	.word	0x200016c8

08002688 <_Z11LTC_wake_upv>:
 * Brief:	Send wakeup for LTC, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_wake_up()
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
	uint8_t tab[2] = {0xFF};
 800268e:	23ff      	movs	r3, #255	; 0xff
 8002690:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002692:	2200      	movs	r2, #0
 8002694:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002698:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800269c:	f005 fd94 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 2, 1);
 80026a0:	1d39      	adds	r1, r7, #4
 80026a2:	2301      	movs	r3, #1
 80026a4:	2202      	movs	r2, #2
 80026a6:	4807      	ldr	r0, [pc, #28]	; (80026c4 <_Z11LTC_wake_upv+0x3c>)
 80026a8:	f009 f92d 	bl	800b906 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80026ac:	2201      	movs	r2, #1
 80026ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026b6:	f005 fd87 	bl	80081c8 <HAL_GPIO_WritePin>
}
 80026ba:	bf00      	nop
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	20001ab4 	.word	0x20001ab4

080026c8 <_Z18LTC_start_cell_adcv>:
 * Brief:	Send adc config for ltc and start conversion, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_start_cell_adc()
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
	uint8_t tab[12];
	uint16_t pec;

	uint16_t cmd = (1<<15) | 0x01;
 80026ce:	f248 0301 	movw	r3, #32769	; 0x8001
 80026d2:	81fb      	strh	r3, [r7, #14]
	// configuration
	tab[0] = (cmd>>8);
 80026d4:	89fb      	ldrh	r3, [r7, #14]
 80026d6:	0a1b      	lsrs	r3, r3, #8
 80026d8:	b29b      	uxth	r3, r3
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 80026de:	89fb      	ldrh	r3, [r7, #14]
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 80026e4:	463b      	mov	r3, r7
 80026e6:	2102      	movs	r1, #2
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff ff99 	bl	8002620 <_Z5pec15Pci>
 80026ee:	4603      	mov	r3, r0
 80026f0:	81bb      	strh	r3, [r7, #12]
	tab[2] = pec >> 8;
 80026f2:	89bb      	ldrh	r3, [r7, #12]
 80026f4:	0a1b      	lsrs	r3, r3, #8
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 80026fc:	89bb      	ldrh	r3, [r7, #12]
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	70fb      	strb	r3, [r7, #3]

	tab[4] = ltcConfig[0];
 8002702:	4b38      	ldr	r3, [pc, #224]	; (80027e4 <_Z18LTC_start_cell_adcv+0x11c>)
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	713b      	strb	r3, [r7, #4]
	tab[5] = ltcConfig[1];
 8002708:	4b36      	ldr	r3, [pc, #216]	; (80027e4 <_Z18LTC_start_cell_adcv+0x11c>)
 800270a:	785b      	ldrb	r3, [r3, #1]
 800270c:	717b      	strb	r3, [r7, #5]
	tab[6] = ltcConfig[2];
 800270e:	4b35      	ldr	r3, [pc, #212]	; (80027e4 <_Z18LTC_start_cell_adcv+0x11c>)
 8002710:	789b      	ldrb	r3, [r3, #2]
 8002712:	71bb      	strb	r3, [r7, #6]
	tab[7] = ltcConfig[3];
 8002714:	4b33      	ldr	r3, [pc, #204]	; (80027e4 <_Z18LTC_start_cell_adcv+0x11c>)
 8002716:	78db      	ldrb	r3, [r3, #3]
 8002718:	71fb      	strb	r3, [r7, #7]
	tab[8] = ltcConfig[4];
 800271a:	4b32      	ldr	r3, [pc, #200]	; (80027e4 <_Z18LTC_start_cell_adcv+0x11c>)
 800271c:	791b      	ldrb	r3, [r3, #4]
 800271e:	723b      	strb	r3, [r7, #8]
	tab[9] = ltcConfig[5];
 8002720:	4b30      	ldr	r3, [pc, #192]	; (80027e4 <_Z18LTC_start_cell_adcv+0x11c>)
 8002722:	795b      	ldrb	r3, [r3, #5]
 8002724:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8002726:	463b      	mov	r3, r7
 8002728:	3304      	adds	r3, #4
 800272a:	2106      	movs	r1, #6
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff ff77 	bl	8002620 <_Z5pec15Pci>
 8002732:	4603      	mov	r3, r0
 8002734:	81bb      	strh	r3, [r7, #12]
	tab[10] = pec >> 8;
 8002736:	89bb      	ldrh	r3, [r7, #12]
 8002738:	0a1b      	lsrs	r3, r3, #8
 800273a:	b29b      	uxth	r3, r3
 800273c:	b2db      	uxtb	r3, r3
 800273e:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002740:	89bb      	ldrh	r3, [r7, #12]
 8002742:	b2db      	uxtb	r3, r3
 8002744:	72fb      	strb	r3, [r7, #11]

	LTC_wake_up();
 8002746:	f7ff ff9f 	bl	8002688 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800274a:	2200      	movs	r2, #0
 800274c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002754:	f005 fd38 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 20);
 8002758:	4639      	mov	r1, r7
 800275a:	2314      	movs	r3, #20
 800275c:	220c      	movs	r2, #12
 800275e:	4822      	ldr	r0, [pc, #136]	; (80027e8 <_Z18LTC_start_cell_adcv+0x120>)
 8002760:	f009 f8d1 	bl	800b906 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002764:	2201      	movs	r2, #1
 8002766:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800276a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800276e:	f005 fd2b 	bl	80081c8 <HAL_GPIO_WritePin>


	// adc conversion

	memset(tab, 0, 12);
 8002772:	463b      	mov	r3, r7
 8002774:	220c      	movs	r2, #12
 8002776:	2100      	movs	r1, #0
 8002778:	4618      	mov	r0, r3
 800277a:	f011 f940 	bl	80139fe <memset>

	//cmd = 0b1001100000 | (0b00 << 7); // discharge not permitted
	cmd = 0b1001110000 | (0b00 << 7); // discharge permitted
 800277e:	f44f 731c 	mov.w	r3, #624	; 0x270
 8002782:	81fb      	strh	r3, [r7, #14]
	tab[0] = cmd>>8;
 8002784:	89fb      	ldrh	r3, [r7, #14]
 8002786:	0a1b      	lsrs	r3, r3, #8
 8002788:	b29b      	uxth	r3, r3
 800278a:	b2db      	uxtb	r3, r3
 800278c:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 800278e:	89fb      	ldrh	r3, [r7, #14]
 8002790:	b2db      	uxtb	r3, r3
 8002792:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002794:	463b      	mov	r3, r7
 8002796:	2102      	movs	r1, #2
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff41 	bl	8002620 <_Z5pec15Pci>
 800279e:	4603      	mov	r3, r0
 80027a0:	81bb      	strh	r3, [r7, #12]
	tab[2] = pec >> 8;
 80027a2:	89bb      	ldrh	r3, [r7, #12]
 80027a4:	0a1b      	lsrs	r3, r3, #8
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 80027ac:	89bb      	ldrh	r3, [r7, #12]
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80027b2:	2200      	movs	r2, #0
 80027b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027bc:	f005 fd04 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 20);
 80027c0:	4639      	mov	r1, r7
 80027c2:	2314      	movs	r3, #20
 80027c4:	2204      	movs	r2, #4
 80027c6:	4808      	ldr	r0, [pc, #32]	; (80027e8 <_Z18LTC_start_cell_adcv+0x120>)
 80027c8:	f009 f89d 	bl	800b906 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80027cc:	2201      	movs	r2, #1
 80027ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027d6:	f005 fcf7 	bl	80081c8 <HAL_GPIO_WritePin>
}
 80027da:	bf00      	nop
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	200001f8 	.word	0x200001f8
 80027e8:	20001ab4 	.word	0x20001ab4

080027ec <_Z18LTC_get_values_adcPt>:
 * Brief:	Receveing adc data from ltc, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_get_values_adc(uint16_t *cell_values)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b0b8      	sub	sp, #224	; 0xe0
 80027f0:	af02      	add	r7, sp, #8
 80027f2:	6078      	str	r0, [r7, #4]
	uint8_t tab[100], rx_tab[100];
	uint16_t pec;

	// read cell voltage group A
	uint16_t cmd = (1<<15) | 0b100;
 80027f4:	f248 0304 	movw	r3, #32772	; 0x8004
 80027f8:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memset(tab, 0, 12);
 80027fc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002800:	220c      	movs	r2, #12
 8002802:	2100      	movs	r1, #0
 8002804:	4618      	mov	r0, r3
 8002806:	f011 f8fa 	bl	80139fe <memset>
	tab[0] = (cmd>>8);
 800280a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800280e:	0a1b      	lsrs	r3, r3, #8
 8002810:	b29b      	uxth	r3, r3
 8002812:	b2db      	uxtb	r3, r3
 8002814:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	tab[1] = cmd;
 8002818:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 800281c:	b2db      	uxtb	r3, r3
 800281e:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	pec = pec15((char*)tab, 2);
 8002822:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002826:	2102      	movs	r1, #2
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff fef9 	bl	8002620 <_Z5pec15Pci>
 800282e:	4603      	mov	r3, r0
 8002830:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	tab[2] = pec >> 8;
 8002834:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002838:	0a1b      	lsrs	r3, r3, #8
 800283a:	b29b      	uxth	r3, r3
 800283c:	b2db      	uxtb	r3, r3
 800283e:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	tab[3] = pec;
 8002842:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002846:	b2db      	uxtb	r3, r3
 8002848:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

	LTC_wake_up();
 800284c:	f7ff ff1c 	bl	8002688 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002850:	2200      	movs	r2, #0
 8002852:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002856:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800285a:	f005 fcb5 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, tab, rx_tab, 12, 20);
 800285e:	f107 020c 	add.w	r2, r7, #12
 8002862:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002866:	2314      	movs	r3, #20
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	230c      	movs	r3, #12
 800286c:	4849      	ldr	r0, [pc, #292]	; (8002994 <_Z18LTC_get_values_adcPt+0x1a8>)
 800286e:	f009 f9b8 	bl	800bbe2 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002872:	2201      	movs	r2, #1
 8002874:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002878:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800287c:	f005 fca4 	bl	80081c8 <HAL_GPIO_WritePin>


	cell_values[0] = (uint16_t)rx_tab[4] | (((uint16_t)rx_tab[5])<<8);
 8002880:	7c3b      	ldrb	r3, [r7, #16]
 8002882:	b21a      	sxth	r2, r3
 8002884:	7c7b      	ldrb	r3, [r7, #17]
 8002886:	021b      	lsls	r3, r3, #8
 8002888:	b21b      	sxth	r3, r3
 800288a:	4313      	orrs	r3, r2
 800288c:	b21b      	sxth	r3, r3
 800288e:	b29a      	uxth	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	801a      	strh	r2, [r3, #0]
	cell_values[1] = (uint16_t)rx_tab[6] | (((uint16_t)rx_tab[7])<<8);
 8002894:	7cbb      	ldrb	r3, [r7, #18]
 8002896:	b21a      	sxth	r2, r3
 8002898:	7cfb      	ldrb	r3, [r7, #19]
 800289a:	021b      	lsls	r3, r3, #8
 800289c:	b21b      	sxth	r3, r3
 800289e:	4313      	orrs	r3, r2
 80028a0:	b21a      	sxth	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	3302      	adds	r3, #2
 80028a6:	b292      	uxth	r2, r2
 80028a8:	801a      	strh	r2, [r3, #0]
	cell_values[2] = (uint16_t)rx_tab[8] | (((uint16_t)rx_tab[9])<<8);
 80028aa:	7d3b      	ldrb	r3, [r7, #20]
 80028ac:	b21a      	sxth	r2, r3
 80028ae:	7d7b      	ldrb	r3, [r7, #21]
 80028b0:	021b      	lsls	r3, r3, #8
 80028b2:	b21b      	sxth	r3, r3
 80028b4:	4313      	orrs	r3, r2
 80028b6:	b21a      	sxth	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3304      	adds	r3, #4
 80028bc:	b292      	uxth	r2, r2
 80028be:	801a      	strh	r2, [r3, #0]


	// read cell voltage group B
	cmd = (1<<15) | 0b110;
 80028c0:	f248 0306 	movw	r3, #32774	; 0x8006
 80028c4:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memset(tab, 0, 12);
 80028c8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028cc:	220c      	movs	r2, #12
 80028ce:	2100      	movs	r1, #0
 80028d0:	4618      	mov	r0, r3
 80028d2:	f011 f894 	bl	80139fe <memset>
	tab[0] = (cmd>>8);
 80028d6:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80028da:	0a1b      	lsrs	r3, r3, #8
 80028dc:	b29b      	uxth	r3, r3
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	tab[1] = cmd;
 80028e4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	pec = pec15((char*)tab, 2);
 80028ee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028f2:	2102      	movs	r1, #2
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff fe93 	bl	8002620 <_Z5pec15Pci>
 80028fa:	4603      	mov	r3, r0
 80028fc:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	tab[2] = pec >> 8;
 8002900:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002904:	0a1b      	lsrs	r3, r3, #8
 8002906:	b29b      	uxth	r3, r3
 8002908:	b2db      	uxtb	r3, r3
 800290a:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	tab[3] = pec;
 800290e:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002912:	b2db      	uxtb	r3, r3
 8002914:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002918:	2200      	movs	r2, #0
 800291a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800291e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002922:	f005 fc51 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, tab, rx_tab, 12, 20);
 8002926:	f107 020c 	add.w	r2, r7, #12
 800292a:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800292e:	2314      	movs	r3, #20
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	230c      	movs	r3, #12
 8002934:	4817      	ldr	r0, [pc, #92]	; (8002994 <_Z18LTC_get_values_adcPt+0x1a8>)
 8002936:	f009 f954 	bl	800bbe2 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 800293a:	2201      	movs	r2, #1
 800293c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002940:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002944:	f005 fc40 	bl	80081c8 <HAL_GPIO_WritePin>

	cell_values[3] = (uint16_t)rx_tab[4] | (((uint16_t)rx_tab[5])<<8);
 8002948:	7c3b      	ldrb	r3, [r7, #16]
 800294a:	b21a      	sxth	r2, r3
 800294c:	7c7b      	ldrb	r3, [r7, #17]
 800294e:	021b      	lsls	r3, r3, #8
 8002950:	b21b      	sxth	r3, r3
 8002952:	4313      	orrs	r3, r2
 8002954:	b21a      	sxth	r2, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	3306      	adds	r3, #6
 800295a:	b292      	uxth	r2, r2
 800295c:	801a      	strh	r2, [r3, #0]
	cell_values[4] = (uint16_t)rx_tab[6] | (((uint16_t)rx_tab[7])<<8);
 800295e:	7cbb      	ldrb	r3, [r7, #18]
 8002960:	b21a      	sxth	r2, r3
 8002962:	7cfb      	ldrb	r3, [r7, #19]
 8002964:	021b      	lsls	r3, r3, #8
 8002966:	b21b      	sxth	r3, r3
 8002968:	4313      	orrs	r3, r2
 800296a:	b21a      	sxth	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3308      	adds	r3, #8
 8002970:	b292      	uxth	r2, r2
 8002972:	801a      	strh	r2, [r3, #0]
	cell_values[5] = (uint16_t)rx_tab[8] | (((uint16_t)rx_tab[9])<<8);
 8002974:	7d3b      	ldrb	r3, [r7, #20]
 8002976:	b21a      	sxth	r2, r3
 8002978:	7d7b      	ldrb	r3, [r7, #21]
 800297a:	021b      	lsls	r3, r3, #8
 800297c:	b21b      	sxth	r3, r3
 800297e:	4313      	orrs	r3, r2
 8002980:	b21a      	sxth	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	330a      	adds	r3, #10
 8002986:	b292      	uxth	r2, r2
 8002988:	801a      	strh	r2, [r3, #0]


}
 800298a:	bf00      	nop
 800298c:	37d8      	adds	r7, #216	; 0xd8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	20001ab4 	.word	0x20001ab4

08002998 <_Z8mute_disv>:
 * Brief:	Muting discharge
 * Param:	None
 * Retval:	None
 */
void mute_dis()
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
	uint8_t tab[4];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b101000;
 800299e:	f248 0328 	movw	r3, #32808	; 0x8028
 80029a2:	80fb      	strh	r3, [r7, #6]
	memset(tab, 0, 4);
 80029a4:	463b      	mov	r3, r7
 80029a6:	2204      	movs	r2, #4
 80029a8:	2100      	movs	r1, #0
 80029aa:	4618      	mov	r0, r3
 80029ac:	f011 f827 	bl	80139fe <memset>
	tab[0] = (cmd>>8);
 80029b0:	88fb      	ldrh	r3, [r7, #6]
 80029b2:	0a1b      	lsrs	r3, r3, #8
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 80029ba:	88fb      	ldrh	r3, [r7, #6]
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 80029c0:	463b      	mov	r3, r7
 80029c2:	2102      	movs	r1, #2
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff fe2b 	bl	8002620 <_Z5pec15Pci>
 80029ca:	4603      	mov	r3, r0
 80029cc:	80bb      	strh	r3, [r7, #4]
	tab[2] = pec >> 8;
 80029ce:	88bb      	ldrh	r3, [r7, #4]
 80029d0:	0a1b      	lsrs	r3, r3, #8
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 80029d8:	88bb      	ldrh	r3, [r7, #4]
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	70fb      	strb	r3, [r7, #3]

	LTC_wake_up();
 80029de:	f7ff fe53 	bl	8002688 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80029e2:	2200      	movs	r2, #0
 80029e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029ec:	f005 fbec 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 100);
 80029f0:	4639      	mov	r1, r7
 80029f2:	2364      	movs	r3, #100	; 0x64
 80029f4:	2204      	movs	r2, #4
 80029f6:	4807      	ldr	r0, [pc, #28]	; (8002a14 <_Z8mute_disv+0x7c>)
 80029f8:	f008 ff85 	bl	800b906 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80029fc:	2201      	movs	r2, #1
 80029fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a06:	f005 fbdf 	bl	80081c8 <HAL_GPIO_WritePin>
}
 8002a0a:	bf00      	nop
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20001ab4 	.word	0x20001ab4

08002a18 <_Z10unmute_disv>:
 * Brief:	Unmuting discharge
 * Param:	None
 * Retval:	None
 */
void unmute_dis()
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
	uint8_t tab[4];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b101001;
 8002a1e:	f248 0329 	movw	r3, #32809	; 0x8029
 8002a22:	80fb      	strh	r3, [r7, #6]
	memset(tab, 0, 4);
 8002a24:	463b      	mov	r3, r7
 8002a26:	2204      	movs	r2, #4
 8002a28:	2100      	movs	r1, #0
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f010 ffe7 	bl	80139fe <memset>
	tab[0] = (cmd>>8);
 8002a30:	88fb      	ldrh	r3, [r7, #6]
 8002a32:	0a1b      	lsrs	r3, r3, #8
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002a3a:	88fb      	ldrh	r3, [r7, #6]
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002a40:	463b      	mov	r3, r7
 8002a42:	2102      	movs	r1, #2
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff fdeb 	bl	8002620 <_Z5pec15Pci>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	80bb      	strh	r3, [r7, #4]
	tab[2] = pec >> 8;
 8002a4e:	88bb      	ldrh	r3, [r7, #4]
 8002a50:	0a1b      	lsrs	r3, r3, #8
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002a58:	88bb      	ldrh	r3, [r7, #4]
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	70fb      	strb	r3, [r7, #3]

	LTC_wake_up();
 8002a5e:	f7ff fe13 	bl	8002688 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002a62:	2200      	movs	r2, #0
 8002a64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a6c:	f005 fbac 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 100);
 8002a70:	4639      	mov	r1, r7
 8002a72:	2364      	movs	r3, #100	; 0x64
 8002a74:	2204      	movs	r2, #4
 8002a76:	4807      	ldr	r0, [pc, #28]	; (8002a94 <_Z10unmute_disv+0x7c>)
 8002a78:	f008 ff45 	bl	800b906 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a86:	f005 fb9f 	bl	80081c8 <HAL_GPIO_WritePin>
}
 8002a8a:	bf00      	nop
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	20001ab4 	.word	0x20001ab4

08002a98 <_Z21LTC_turn_on_dischargeiPb>:
 * Brief:	Send discharge configuration and start the discharge, BLOCKING MODE
 * Param:	cell: number of cell wanted to be discharged
 * Retval:	None
 */
void LTC_turn_on_discharge(int cell, bool *cellDischarge)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
	uint8_t tab[12];
	uint16_t pec;

	unmute_dis();
 8002aa2:	f7ff ffb9 	bl	8002a18 <_Z10unmute_disv>

	uint16_t cmd = (1<<15) | 0b10100;
 8002aa6:	f248 0314 	movw	r3, #32788	; 0x8014
 8002aaa:	82fb      	strh	r3, [r7, #22]
	memset(tab, 0, 12);
 8002aac:	f107 0308 	add.w	r3, r7, #8
 8002ab0:	220c      	movs	r2, #12
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f010 ffa2 	bl	80139fe <memset>
	tab[0] = (cmd>>8);
 8002aba:	8afb      	ldrh	r3, [r7, #22]
 8002abc:	0a1b      	lsrs	r3, r3, #8
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	723b      	strb	r3, [r7, #8]
	tab[1] = cmd;
 8002ac4:	8afb      	ldrh	r3, [r7, #22]
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)tab, 2);
 8002aca:	f107 0308 	add.w	r3, r7, #8
 8002ace:	2102      	movs	r1, #2
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff fda5 	bl	8002620 <_Z5pec15Pci>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	82bb      	strh	r3, [r7, #20]
	tab[2] = pec >> 8;
 8002ada:	8abb      	ldrh	r3, [r7, #20]
 8002adc:	0a1b      	lsrs	r3, r3, #8
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	72bb      	strb	r3, [r7, #10]
	tab[3] = pec;
 8002ae4:	8abb      	ldrh	r3, [r7, #20]
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	72fb      	strb	r3, [r7, #11]


	tab[4] = (cellDischarge[0]) | (cellDischarge[1] << 4); // 1, 2
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	b25a      	sxtb	r2, r3
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	3301      	adds	r3, #1
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	011b      	lsls	r3, r3, #4
 8002af8:	b25b      	sxtb	r3, r3
 8002afa:	4313      	orrs	r3, r2
 8002afc:	b25b      	sxtb	r3, r3
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	733b      	strb	r3, [r7, #12]
	tab[5] = (cellDischarge[2]) | (cellDischarge[3] << 4); // 3, 4
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	3302      	adds	r3, #2
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	b25a      	sxtb	r2, r3
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	3303      	adds	r3, #3
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	011b      	lsls	r3, r3, #4
 8002b12:	b25b      	sxtb	r3, r3
 8002b14:	4313      	orrs	r3, r2
 8002b16:	b25b      	sxtb	r3, r3
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	737b      	strb	r3, [r7, #13]
	tab[6] = (cellDischarge[4]) | (cellDischarge[5] << 4); // 5, 6
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	3304      	adds	r3, #4
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	b25a      	sxtb	r2, r3
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	3305      	adds	r3, #5
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	011b      	lsls	r3, r3, #4
 8002b2c:	b25b      	sxtb	r3, r3
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	b25b      	sxtb	r3, r3
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	73bb      	strb	r3, [r7, #14]
	tab[7] = 0;
 8002b36:	2300      	movs	r3, #0
 8002b38:	73fb      	strb	r3, [r7, #15]
	tab[8] = 0;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	743b      	strb	r3, [r7, #16]
	tab[9] = 0;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	747b      	strb	r3, [r7, #17]
	pec = pec15((char*)&tab[4], 6);
 8002b42:	f107 0308 	add.w	r3, r7, #8
 8002b46:	3304      	adds	r3, #4
 8002b48:	2106      	movs	r1, #6
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff fd68 	bl	8002620 <_Z5pec15Pci>
 8002b50:	4603      	mov	r3, r0
 8002b52:	82bb      	strh	r3, [r7, #20]
	tab[10] = pec >> 8;
 8002b54:	8abb      	ldrh	r3, [r7, #20]
 8002b56:	0a1b      	lsrs	r3, r3, #8
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	74bb      	strb	r3, [r7, #18]
	tab[11] = pec;
 8002b5e:	8abb      	ldrh	r3, [r7, #20]
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	74fb      	strb	r3, [r7, #19]

	LTC_wake_up();
 8002b64:	f7ff fd90 	bl	8002688 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b72:	f005 fb29 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002b76:	f107 0108 	add.w	r1, r7, #8
 8002b7a:	2364      	movs	r3, #100	; 0x64
 8002b7c:	220c      	movs	r2, #12
 8002b7e:	483c      	ldr	r0, [pc, #240]	; (8002c70 <_Z21LTC_turn_on_dischargeiPb+0x1d8>)
 8002b80:	f008 fec1 	bl	800b906 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002b84:	2201      	movs	r2, #1
 8002b86:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b8e:	f005 fb1b 	bl	80081c8 <HAL_GPIO_WritePin>

	cmd = (1<<15) | 0x01;
 8002b92:	f248 0301 	movw	r3, #32769	; 0x8001
 8002b96:	82fb      	strh	r3, [r7, #22]
	memset(tab, 0, 12);
 8002b98:	f107 0308 	add.w	r3, r7, #8
 8002b9c:	220c      	movs	r2, #12
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f010 ff2c 	bl	80139fe <memset>
	// configuration
	tab[0] = (cmd>>8);
 8002ba6:	8afb      	ldrh	r3, [r7, #22]
 8002ba8:	0a1b      	lsrs	r3, r3, #8
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	723b      	strb	r3, [r7, #8]
	tab[1] = cmd;
 8002bb0:	8afb      	ldrh	r3, [r7, #22]
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)tab, 2);
 8002bb6:	f107 0308 	add.w	r3, r7, #8
 8002bba:	2102      	movs	r1, #2
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff fd2f 	bl	8002620 <_Z5pec15Pci>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	82bb      	strh	r3, [r7, #20]
	tab[2] = pec >> 8;
 8002bc6:	8abb      	ldrh	r3, [r7, #20]
 8002bc8:	0a1b      	lsrs	r3, r3, #8
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	72bb      	strb	r3, [r7, #10]
	tab[3] = pec;
 8002bd0:	8abb      	ldrh	r3, [r7, #20]
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	72fb      	strb	r3, [r7, #11]

	tab[4] = ltcConfig[0];
 8002bd6:	4b27      	ldr	r3, [pc, #156]	; (8002c74 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	733b      	strb	r3, [r7, #12]
	tab[5] = ltcConfig[1];
 8002bdc:	4b25      	ldr	r3, [pc, #148]	; (8002c74 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002bde:	785b      	ldrb	r3, [r3, #1]
 8002be0:	737b      	strb	r3, [r7, #13]
	tab[6] = ltcConfig[2];
 8002be2:	4b24      	ldr	r3, [pc, #144]	; (8002c74 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002be4:	789b      	ldrb	r3, [r3, #2]
 8002be6:	73bb      	strb	r3, [r7, #14]
	tab[7] = ltcConfig[3];
 8002be8:	4b22      	ldr	r3, [pc, #136]	; (8002c74 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002bea:	78db      	ldrb	r3, [r3, #3]
 8002bec:	73fb      	strb	r3, [r7, #15]
	if(cell<7){
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2b06      	cmp	r3, #6
 8002bf2:	dc0c      	bgt.n	8002c0e <_Z21LTC_turn_on_dischargeiPb+0x176>
		ltcConfig[4] = ltcConfig[4] | (1 << (cell));
 8002bf4:	4b1f      	ldr	r3, [pc, #124]	; (8002c74 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002bf6:	791b      	ldrb	r3, [r3, #4]
 8002bf8:	b25a      	sxtb	r2, r3
 8002bfa:	2101      	movs	r1, #1
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8002c02:	b25b      	sxtb	r3, r3
 8002c04:	4313      	orrs	r3, r2
 8002c06:	b25b      	sxtb	r3, r3
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	4b1a      	ldr	r3, [pc, #104]	; (8002c74 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c0c:	711a      	strb	r2, [r3, #4]
	}
	tab[8] = ltcConfig[4];
 8002c0e:	4b19      	ldr	r3, [pc, #100]	; (8002c74 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c10:	791b      	ldrb	r3, [r3, #4]
 8002c12:	743b      	strb	r3, [r7, #16]
	tab[9] = ltcConfig[5];
 8002c14:	4b17      	ldr	r3, [pc, #92]	; (8002c74 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002c16:	795b      	ldrb	r3, [r3, #5]
 8002c18:	747b      	strb	r3, [r7, #17]
	pec = pec15((char*)&tab[4], 6);
 8002c1a:	f107 0308 	add.w	r3, r7, #8
 8002c1e:	3304      	adds	r3, #4
 8002c20:	2106      	movs	r1, #6
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fcfc 	bl	8002620 <_Z5pec15Pci>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	82bb      	strh	r3, [r7, #20]
	tab[10] = pec >> 8;
 8002c2c:	8abb      	ldrh	r3, [r7, #20]
 8002c2e:	0a1b      	lsrs	r3, r3, #8
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	74bb      	strb	r3, [r7, #18]
	tab[11] = pec;
 8002c36:	8abb      	ldrh	r3, [r7, #20]
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	74fb      	strb	r3, [r7, #19]


	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c46:	f005 fabf 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002c4a:	f107 0108 	add.w	r1, r7, #8
 8002c4e:	2364      	movs	r3, #100	; 0x64
 8002c50:	220c      	movs	r2, #12
 8002c52:	4807      	ldr	r0, [pc, #28]	; (8002c70 <_Z21LTC_turn_on_dischargeiPb+0x1d8>)
 8002c54:	f008 fe57 	bl	800b906 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c62:	f005 fab1 	bl	80081c8 <HAL_GPIO_WritePin>


}
 8002c66:	bf00      	nop
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	20001ab4 	.word	0x20001ab4
 8002c74:	200001f8 	.word	0x200001f8

08002c78 <_Z22LTC_turn_off_dischargev>:
 * Brief:	Turn off discharge, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_turn_off_discharge()
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b09a      	sub	sp, #104	; 0x68
 8002c7c:	af00      	add	r7, sp, #0

	uint8_t tab[100];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b10100;
 8002c7e:	f248 0314 	movw	r3, #32788	; 0x8014
 8002c82:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	memset(tab, 0, 12);
 8002c86:	463b      	mov	r3, r7
 8002c88:	220c      	movs	r2, #12
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f010 feb6 	bl	80139fe <memset>
	tab[0] = (cmd>>8);
 8002c92:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002c96:	0a1b      	lsrs	r3, r3, #8
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002c9e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002ca6:	463b      	mov	r3, r7
 8002ca8:	2102      	movs	r1, #2
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff fcb8 	bl	8002620 <_Z5pec15Pci>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[2] = pec >> 8;
 8002cb6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002cba:	0a1b      	lsrs	r3, r3, #8
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002cc2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	70fb      	strb	r3, [r7, #3]


	tab[4] = 0;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	713b      	strb	r3, [r7, #4]
	tab[5] = 0;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	717b      	strb	r3, [r7, #5]
	tab[6] = 0;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	71bb      	strb	r3, [r7, #6]
	tab[7] = 0;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	71fb      	strb	r3, [r7, #7]
	tab[8] = 0;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	723b      	strb	r3, [r7, #8]
	tab[9] = 0;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8002ce2:	463b      	mov	r3, r7
 8002ce4:	3304      	adds	r3, #4
 8002ce6:	2106      	movs	r1, #6
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff fc99 	bl	8002620 <_Z5pec15Pci>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[10] = pec >> 8;
 8002cf4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002cf8:	0a1b      	lsrs	r3, r3, #8
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002d00:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	72fb      	strb	r3, [r7, #11]

	LTC_wake_up();
 8002d08:	f7ff fcbe 	bl	8002688 <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d16:	f005 fa57 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002d1a:	4639      	mov	r1, r7
 8002d1c:	2364      	movs	r3, #100	; 0x64
 8002d1e:	220c      	movs	r2, #12
 8002d20:	4838      	ldr	r0, [pc, #224]	; (8002e04 <_Z22LTC_turn_off_dischargev+0x18c>)
 8002d22:	f008 fdf0 	bl	800b906 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002d26:	2201      	movs	r2, #1
 8002d28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d30:	f005 fa4a 	bl	80081c8 <HAL_GPIO_WritePin>


	cmd = (1<<15) | 0x01;
 8002d34:	f248 0301 	movw	r3, #32769	; 0x8001
 8002d38:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	memset(tab, 0, 12);
 8002d3c:	463b      	mov	r3, r7
 8002d3e:	220c      	movs	r2, #12
 8002d40:	2100      	movs	r1, #0
 8002d42:	4618      	mov	r0, r3
 8002d44:	f010 fe5b 	bl	80139fe <memset>
	// configuration
	tab[0] = (cmd>>8);
 8002d48:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002d4c:	0a1b      	lsrs	r3, r3, #8
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002d54:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002d5c:	463b      	mov	r3, r7
 8002d5e:	2102      	movs	r1, #2
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff fc5d 	bl	8002620 <_Z5pec15Pci>
 8002d66:	4603      	mov	r3, r0
 8002d68:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[2] = pec >> 8;
 8002d6c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002d70:	0a1b      	lsrs	r3, r3, #8
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002d78:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	70fb      	strb	r3, [r7, #3]

	ltcConfig[4] = 0;
 8002d80:	4b21      	ldr	r3, [pc, #132]	; (8002e08 <_Z22LTC_turn_off_dischargev+0x190>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	711a      	strb	r2, [r3, #4]

	tab[4] = ltcConfig[0];
 8002d86:	4b20      	ldr	r3, [pc, #128]	; (8002e08 <_Z22LTC_turn_off_dischargev+0x190>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	713b      	strb	r3, [r7, #4]
	tab[5] = ltcConfig[1];
 8002d8c:	4b1e      	ldr	r3, [pc, #120]	; (8002e08 <_Z22LTC_turn_off_dischargev+0x190>)
 8002d8e:	785b      	ldrb	r3, [r3, #1]
 8002d90:	717b      	strb	r3, [r7, #5]
	tab[6] = ltcConfig[2];
 8002d92:	4b1d      	ldr	r3, [pc, #116]	; (8002e08 <_Z22LTC_turn_off_dischargev+0x190>)
 8002d94:	789b      	ldrb	r3, [r3, #2]
 8002d96:	71bb      	strb	r3, [r7, #6]
	tab[7] = ltcConfig[3];
 8002d98:	4b1b      	ldr	r3, [pc, #108]	; (8002e08 <_Z22LTC_turn_off_dischargev+0x190>)
 8002d9a:	78db      	ldrb	r3, [r3, #3]
 8002d9c:	71fb      	strb	r3, [r7, #7]
	tab[8] = ltcConfig[4];
 8002d9e:	4b1a      	ldr	r3, [pc, #104]	; (8002e08 <_Z22LTC_turn_off_dischargev+0x190>)
 8002da0:	791b      	ldrb	r3, [r3, #4]
 8002da2:	723b      	strb	r3, [r7, #8]
	tab[9] = ltcConfig[5];
 8002da4:	4b18      	ldr	r3, [pc, #96]	; (8002e08 <_Z22LTC_turn_off_dischargev+0x190>)
 8002da6:	795b      	ldrb	r3, [r3, #5]
 8002da8:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8002daa:	463b      	mov	r3, r7
 8002dac:	3304      	adds	r3, #4
 8002dae:	2106      	movs	r1, #6
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff fc35 	bl	8002620 <_Z5pec15Pci>
 8002db6:	4603      	mov	r3, r0
 8002db8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[10] = pec >> 8;
 8002dbc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002dc0:	0a1b      	lsrs	r3, r3, #8
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002dc8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dda:	f005 f9f5 	bl	80081c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002dde:	4639      	mov	r1, r7
 8002de0:	2364      	movs	r3, #100	; 0x64
 8002de2:	220c      	movs	r2, #12
 8002de4:	4807      	ldr	r0, [pc, #28]	; (8002e04 <_Z22LTC_turn_off_dischargev+0x18c>)
 8002de6:	f008 fd8e 	bl	800b906 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002dea:	2201      	movs	r2, #1
 8002dec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002df0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002df4:	f005 f9e8 	bl	80081c8 <HAL_GPIO_WritePin>

	mute_dis();
 8002df8:	f7ff fdce 	bl	8002998 <_Z8mute_disv>
}
 8002dfc:	bf00      	nop
 8002dfe:	3768      	adds	r7, #104	; 0x68
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	20001ab4 	.word	0x20001ab4
 8002e08:	200001f8 	.word	0x200001f8

08002e0c <_Z24temperature_calculationst>:
 * Brief:	Calculation of temperature, from value of measured voltage
 * Param:	value:	Value of voltage, LSB -> 0.1 mV
 * Retval:	Temperature in *C
 */
float temperature_calculations(uint16_t value)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	80fb      	strh	r3, [r7, #6]
	float retval = 0.0;
 8002e16:	f04f 0300 	mov.w	r3, #0
 8002e1a:	60fb      	str	r3, [r7, #12]
	for(unsigned int i = 1; i < 28; i++)
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	60bb      	str	r3, [r7, #8]
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2b1b      	cmp	r3, #27
 8002e24:	d841      	bhi.n	8002eaa <_Z24temperature_calculationst+0x9e>
	{
		if(value >= (uint16_t)temperature_map[i][0])
 8002e26:	4a26      	ldr	r2, [pc, #152]	; (8002ec0 <_Z24temperature_calculationst+0xb4>)
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	88fa      	ldrh	r2, [r7, #6]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d335      	bcc.n	8002ea2 <_Z24temperature_calculationst+0x96>
		{
			// approximation
			retval = (float)temperature_map[i][1] - 5.0 * ((float)value-(float)temperature_map[i][0]) / ((float)temperature_map[i-1][0] - (float)temperature_map[i][0]);
 8002e36:	4a22      	ldr	r2, [pc, #136]	; (8002ec0 <_Z24temperature_calculationst+0xb4>)
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	00db      	lsls	r3, r3, #3
 8002e3c:	4413      	add	r3, r2
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	ee07 3a90 	vmov	s15, r3
 8002e44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e48:	88fb      	ldrh	r3, [r7, #6]
 8002e4a:	ee07 3a90 	vmov	s15, r3
 8002e4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e52:	4a1b      	ldr	r2, [pc, #108]	; (8002ec0 <_Z24temperature_calculationst+0xb4>)
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002e5a:	ee07 3a90 	vmov	s15, r3
 8002e5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e62:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e66:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002e6a:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	3b01      	subs	r3, #1
 8002e72:	4a13      	ldr	r2, [pc, #76]	; (8002ec0 <_Z24temperature_calculationst+0xb4>)
 8002e74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002e78:	ee07 3a90 	vmov	s15, r3
 8002e7c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002e80:	4a0f      	ldr	r2, [pc, #60]	; (8002ec0 <_Z24temperature_calculationst+0xb4>)
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002e88:	ee07 3a90 	vmov	s15, r3
 8002e8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e90:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e94:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002e98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e9c:	edc7 7a03 	vstr	s15, [r7, #12]
			break;
 8002ea0:	e003      	b.n	8002eaa <_Z24temperature_calculationst+0x9e>
	for(unsigned int i = 1; i < 28; i++)
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	60bb      	str	r3, [r7, #8]
 8002ea8:	e7ba      	b.n	8002e20 <_Z24temperature_calculationst+0x14>
		}
	}
	return retval;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	ee07 3a90 	vmov	s15, r3
}
 8002eb0:	eeb0 0a67 	vmov.f32	s0, s15
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	08016a88 	.word	0x08016a88

08002ec4 <_Z16get_temperaturesv>:
 * Brief:	Getting proper values of temperatures on every cell in *C
 * Param:	None
 * Retval:	None
 */
void get_temperatures()
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
	data.temperatures.average = 0;
 8002eca:	4b21      	ldr	r3, [pc, #132]	; (8002f50 <_Z16get_temperaturesv+0x8c>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	for(unsigned int i = 0; i < NUMBER_OF_TEMPERATURES; i++)
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	607b      	str	r3, [r7, #4]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b04      	cmp	r3, #4
 8002eda:	d829      	bhi.n	8002f30 <_Z16get_temperaturesv+0x6c>
	{
		data.temperatures.values[i] = (uint16_t)temperature_calculations(data.temperatures.adc[7-i]);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f1c3 0307 	rsb	r3, r3, #7
 8002ee2:	4a1b      	ldr	r2, [pc, #108]	; (8002f50 <_Z16get_temperaturesv+0x8c>)
 8002ee4:	3314      	adds	r3, #20
 8002ee6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff ff8d 	bl	8002e0c <_Z24temperature_calculationst>
 8002ef2:	eef0 7a40 	vmov.f32	s15, s0
 8002ef6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002efa:	ee17 3a90 	vmov	r3, s15
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	b2d9      	uxtb	r1, r3
 8002f02:	4a13      	ldr	r2, [pc, #76]	; (8002f50 <_Z16get_temperaturesv+0x8c>)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4413      	add	r3, r2
 8002f08:	3320      	adds	r3, #32
 8002f0a:	460a      	mov	r2, r1
 8002f0c:	701a      	strb	r2, [r3, #0]
		data.temperatures.average += data.temperatures.values[i];
 8002f0e:	4b10      	ldr	r3, [pc, #64]	; (8002f50 <_Z16get_temperaturesv+0x8c>)
 8002f10:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8002f14:	490e      	ldr	r1, [pc, #56]	; (8002f50 <_Z16get_temperaturesv+0x8c>)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	440b      	add	r3, r1
 8002f1a:	3320      	adds	r3, #32
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	4413      	add	r3, r2
 8002f20:	b2da      	uxtb	r2, r3
 8002f22:	4b0b      	ldr	r3, [pc, #44]	; (8002f50 <_Z16get_temperaturesv+0x8c>)
 8002f24:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	for(unsigned int i = 0; i < NUMBER_OF_TEMPERATURES; i++)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	607b      	str	r3, [r7, #4]
 8002f2e:	e7d2      	b.n	8002ed6 <_Z16get_temperaturesv+0x12>
	}
	data.temperatures.average = data.temperatures.average / 6;
 8002f30:	4b07      	ldr	r3, [pc, #28]	; (8002f50 <_Z16get_temperaturesv+0x8c>)
 8002f32:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002f36:	4a07      	ldr	r2, [pc, #28]	; (8002f54 <_Z16get_temperaturesv+0x90>)
 8002f38:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3c:	089b      	lsrs	r3, r3, #2
 8002f3e:	b2da      	uxtb	r2, r3
 8002f40:	4b03      	ldr	r3, [pc, #12]	; (8002f50 <_Z16get_temperaturesv+0x8c>)
 8002f42:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002f46:	bf00      	nop
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	20001424 	.word	0x20001424
 8002f54:	aaaaaaab 	.word	0xaaaaaaab

08002f58 <_Z15min_max_voltagev>:
/*
 * Brief:	Finding the highest and the lowest cell voltage and index of the highest one
 * Param:	None
 * Retval:	data.voltages.lowest_cell_voltage, data.voltages.highest_cell_voltage, data.voltages.highest_cell_voltage_index
 */
void min_max_voltage(){
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
	data.voltages.lowest_cell_voltage = data.voltages.cells[0];
 8002f5e:	4b1b      	ldr	r3, [pc, #108]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002f60:	881a      	ldrh	r2, [r3, #0]
 8002f62:	4b1a      	ldr	r3, [pc, #104]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002f64:	835a      	strh	r2, [r3, #26]
	data.voltages.highest_cell_voltage = data.voltages.cells[0];
 8002f66:	4b19      	ldr	r3, [pc, #100]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002f68:	881a      	ldrh	r2, [r3, #0]
 8002f6a:	4b18      	ldr	r3, [pc, #96]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002f6c:	839a      	strh	r2, [r3, #28]
	for(unsigned int i = 1; i < NUMBER_OF_CELLS; i++)
 8002f6e:	2301      	movs	r3, #1
 8002f70:	607b      	str	r3, [r7, #4]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b05      	cmp	r3, #5
 8002f76:	d823      	bhi.n	8002fc0 <_Z15min_max_voltagev+0x68>
	{
		if(data.voltages.lowest_cell_voltage > data.voltages.cells[i])
 8002f78:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002f7a:	8b5a      	ldrh	r2, [r3, #26]
 8002f7c:	4913      	ldr	r1, [pc, #76]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d905      	bls.n	8002f94 <_Z15min_max_voltagev+0x3c>
		{
			data.voltages.lowest_cell_voltage = data.voltages.cells[i];
 8002f88:	4a10      	ldr	r2, [pc, #64]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002f90:	4b0e      	ldr	r3, [pc, #56]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002f92:	835a      	strh	r2, [r3, #26]
		}
		if(data.voltages.highest_cell_voltage < data.voltages.cells[i])
 8002f94:	4b0d      	ldr	r3, [pc, #52]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002f96:	8b9a      	ldrh	r2, [r3, #28]
 8002f98:	490c      	ldr	r1, [pc, #48]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d209      	bcs.n	8002fb8 <_Z15min_max_voltagev+0x60>
		{
			data.voltages.highest_cell_voltage = data.voltages.cells[i];
 8002fa4:	4a09      	ldr	r2, [pc, #36]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002fac:	4b07      	ldr	r3, [pc, #28]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002fae:	839a      	strh	r2, [r3, #28]
			data.voltages.highest_cell_voltage_index = i;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <_Z15min_max_voltagev+0x74>)
 8002fb6:	83da      	strh	r2, [r3, #30]
	for(unsigned int i = 1; i < NUMBER_OF_CELLS; i++)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	607b      	str	r3, [r7, #4]
 8002fbe:	e7d8      	b.n	8002f72 <_Z15min_max_voltagev+0x1a>
		}
	}
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	20001424 	.word	0x20001424

08002fd0 <_Z19min_max_temperaturev>:


void min_max_temperature(){
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
	data.temperatures.lowest_temperature = data.temperatures.values[0];
 8002fd6:	4b1f      	ldr	r3, [pc, #124]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 8002fd8:	f893 2020 	ldrb.w	r2, [r3, #32]
 8002fdc:	4b1d      	ldr	r3, [pc, #116]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 8002fde:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	data.temperatures.highest_temperature = data.temperatures.values[0];
 8002fe2:	4b1c      	ldr	r3, [pc, #112]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 8002fe4:	f893 2020 	ldrb.w	r2, [r3, #32]
 8002fe8:	4b1a      	ldr	r3, [pc, #104]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 8002fea:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	for(unsigned int i = 1; i < NUMBER_OF_TEMPERATURES; i++)
 8002fee:	2301      	movs	r3, #1
 8002ff0:	607b      	str	r3, [r7, #4]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2b04      	cmp	r3, #4
 8002ff6:	d827      	bhi.n	8003048 <_Z19min_max_temperaturev+0x78>
	{
		if(data.temperatures.lowest_temperature > data.temperatures.values[i])
 8002ff8:	4b16      	ldr	r3, [pc, #88]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 8002ffa:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8002ffe:	4915      	ldr	r1, [pc, #84]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	440b      	add	r3, r1
 8003004:	3320      	adds	r3, #32
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	429a      	cmp	r2, r3
 800300a:	d907      	bls.n	800301c <_Z19min_max_temperaturev+0x4c>
		{
			data.temperatures.lowest_temperature = data.temperatures.values[i];
 800300c:	4a11      	ldr	r2, [pc, #68]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4413      	add	r3, r2
 8003012:	3320      	adds	r3, #32
 8003014:	781a      	ldrb	r2, [r3, #0]
 8003016:	4b0f      	ldr	r3, [pc, #60]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 8003018:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		}
		if(data.temperatures.highest_temperature < data.temperatures.values[i])
 800301c:	4b0d      	ldr	r3, [pc, #52]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 800301e:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8003022:	490c      	ldr	r1, [pc, #48]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	440b      	add	r3, r1
 8003028:	3320      	adds	r3, #32
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	429a      	cmp	r2, r3
 800302e:	d207      	bcs.n	8003040 <_Z19min_max_temperaturev+0x70>
		{
			data.temperatures.highest_temperature = data.temperatures.values[i];
 8003030:	4a08      	ldr	r2, [pc, #32]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4413      	add	r3, r2
 8003036:	3320      	adds	r3, #32
 8003038:	781a      	ldrb	r2, [r3, #0]
 800303a:	4b06      	ldr	r3, [pc, #24]	; (8003054 <_Z19min_max_temperaturev+0x84>)
 800303c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	for(unsigned int i = 1; i < NUMBER_OF_TEMPERATURES; i++)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3301      	adds	r3, #1
 8003044:	607b      	str	r3, [r7, #4]
 8003046:	e7d4      	b.n	8002ff2 <_Z19min_max_temperaturev+0x22>
		}
	}
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	20001424 	.word	0x20001424

08003058 <_Z16voltage_can_calcv>:

void voltage_can_calc(){
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
	data.voltages.total = 0;
 800305e:	4b1a      	ldr	r3, [pc, #104]	; (80030c8 <_Z16voltage_can_calcv+0x70>)
 8003060:	2200      	movs	r2, #0
 8003062:	615a      	str	r2, [r3, #20]
	//voltage calculations for CAN
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8003064:	2300      	movs	r3, #0
 8003066:	607b      	str	r3, [r7, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b05      	cmp	r3, #5
 800306c:	dc1c      	bgt.n	80030a8 <_Z16voltage_can_calcv+0x50>
	{
		data.voltages.total += (uint32_t)data.voltages.cells[i];
 800306e:	4b16      	ldr	r3, [pc, #88]	; (80030c8 <_Z16voltage_can_calcv+0x70>)
 8003070:	695b      	ldr	r3, [r3, #20]
 8003072:	4915      	ldr	r1, [pc, #84]	; (80030c8 <_Z16voltage_can_calcv+0x70>)
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800307a:	4413      	add	r3, r2
 800307c:	4a12      	ldr	r2, [pc, #72]	; (80030c8 <_Z16voltage_can_calcv+0x70>)
 800307e:	6153      	str	r3, [r2, #20]
		data.voltages.cells_can[i] = (uint8_t)(data.voltages.cells[i] / 1000);
 8003080:	4a11      	ldr	r2, [pc, #68]	; (80030c8 <_Z16voltage_can_calcv+0x70>)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003088:	4a10      	ldr	r2, [pc, #64]	; (80030cc <_Z16voltage_can_calcv+0x74>)
 800308a:	fba2 2303 	umull	r2, r3, r2, r3
 800308e:	099b      	lsrs	r3, r3, #6
 8003090:	b29b      	uxth	r3, r3
 8003092:	b2d9      	uxtb	r1, r3
 8003094:	4a0c      	ldr	r2, [pc, #48]	; (80030c8 <_Z16voltage_can_calcv+0x70>)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4413      	add	r3, r2
 800309a:	330c      	adds	r3, #12
 800309c:	460a      	mov	r2, r1
 800309e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3301      	adds	r3, #1
 80030a4:	607b      	str	r3, [r7, #4]
 80030a6:	e7df      	b.n	8003068 <_Z16voltage_can_calcv+0x10>
	}

	data.voltages.total_can = data.voltages.total / 100;
 80030a8:	4b07      	ldr	r3, [pc, #28]	; (80030c8 <_Z16voltage_can_calcv+0x70>)
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	4a08      	ldr	r2, [pc, #32]	; (80030d0 <_Z16voltage_can_calcv+0x78>)
 80030ae:	fba2 2303 	umull	r2, r3, r2, r3
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	4b04      	ldr	r3, [pc, #16]	; (80030c8 <_Z16voltage_can_calcv+0x70>)
 80030b8:	831a      	strh	r2, [r3, #24]
}
 80030ba:	bf00      	nop
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	20001424 	.word	0x20001424
 80030cc:	10624dd3 	.word	0x10624dd3
 80030d0:	51eb851f 	.word	0x51eb851f

080030d4 <_Z18start_ltc_functionPv>:
/**
 * Brief:	ltc_task main function
 * Param:	None
 * Retval:	None
 */
void start_ltc_function(void *argument){
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
	  init_PEC15_Table();
 80030dc:	f7ff fa66 	bl	80025ac <_Z16init_PEC15_Tablev>
	for(;;){

		osDelay(1);
 80030e0:	2001      	movs	r0, #1
 80030e2:	f00c ff25 	bl	800ff30 <osDelay>
		LTC_start_cell_adc();
 80030e6:	f7ff faef 	bl	80026c8 <_Z18LTC_start_cell_adcv>
		osDelay(30);
 80030ea:	201e      	movs	r0, #30
 80030ec:	f00c ff20 	bl	800ff30 <osDelay>

		LTC_get_values_adc(data.voltages.cells);
 80030f0:	4805      	ldr	r0, [pc, #20]	; (8003108 <_Z18start_ltc_functionPv+0x34>)
 80030f2:	f7ff fb7b 	bl	80027ec <_Z18LTC_get_values_adcPt>

		voltage_can_calc();
 80030f6:	f7ff ffaf 	bl	8003058 <_Z16voltage_can_calcv>

		min_max_voltage();
 80030fa:	f7ff ff2d 	bl	8002f58 <_Z15min_max_voltagev>

		get_temperatures();
 80030fe:	f7ff fee1 	bl	8002ec4 <_Z16get_temperaturesv>

		min_max_temperature();
 8003102:	f7ff ff65 	bl	8002fd0 <_Z19min_max_temperaturev>
		osDelay(1);
 8003106:	e7eb      	b.n	80030e0 <_Z18start_ltc_functionPv+0xc>
 8003108:	20001424 	.word	0x20001424

0800310c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003110:	f001 ff49 	bl	8004fa6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003114:	f000 f892 	bl	800323c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003118:	f000 fcac 	bl	8003a74 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800311c:	f000 fc6c 	bl	80039f8 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 8003120:	f000 f8f0 	bl	8003304 <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 8003124:	f000 fa0c 	bl	8003540 <_ZL12MX_ADC2_Initv>
  MX_CAN1_Init();
 8003128:	f000 fa78 	bl	800361c <_ZL12MX_CAN1_Initv>
  MX_RTC_Init();
 800312c:	f000 fab2 	bl	8003694 <_ZL11MX_RTC_Initv>
  MX_SPI1_Init();
 8003130:	f000 fb20 	bl	8003774 <_ZL12MX_SPI1_Initv>
  MX_TIM3_Init();
 8003134:	f000 fb60 	bl	80037f8 <_ZL12MX_TIM3_Initv>
  MX_TIM6_Init();
 8003138:	f000 fbbc 	bl	80038b4 <_ZL12MX_TIM6_Initv>
  MX_TIM8_Init();
 800313c:	f000 fbfa 	bl	8003934 <_ZL12MX_TIM8_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003140:	f00c fe1a 	bl	800fd78 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003144:	4a27      	ldr	r2, [pc, #156]	; (80031e4 <main+0xd8>)
 8003146:	2100      	movs	r1, #0
 8003148:	4827      	ldr	r0, [pc, #156]	; (80031e8 <main+0xdc>)
 800314a:	f00c fe5f 	bl	800fe0c <osThreadNew>
 800314e:	4603      	mov	r3, r0
 8003150:	4a26      	ldr	r2, [pc, #152]	; (80031ec <main+0xe0>)
 8003152:	6013      	str	r3, [r2, #0]

  /* creation of ltc_task */
  ltc_taskHandle = osThreadNew(start_ltc_function, NULL, &ltc_task_attributes);
 8003154:	4a26      	ldr	r2, [pc, #152]	; (80031f0 <main+0xe4>)
 8003156:	2100      	movs	r1, #0
 8003158:	4826      	ldr	r0, [pc, #152]	; (80031f4 <main+0xe8>)
 800315a:	f00c fe57 	bl	800fe0c <osThreadNew>
 800315e:	4603      	mov	r3, r0
 8003160:	4a25      	ldr	r2, [pc, #148]	; (80031f8 <main+0xec>)
 8003162:	6013      	str	r3, [r2, #0]

  /* creation of soc_update_task */
  soc_update_taskHandle = osThreadNew(start_soc_function, NULL, &soc_update_task_attributes);
 8003164:	4a25      	ldr	r2, [pc, #148]	; (80031fc <main+0xf0>)
 8003166:	2100      	movs	r1, #0
 8003168:	4825      	ldr	r0, [pc, #148]	; (8003200 <main+0xf4>)
 800316a:	f00c fe4f 	bl	800fe0c <osThreadNew>
 800316e:	4603      	mov	r3, r0
 8003170:	4a24      	ldr	r2, [pc, #144]	; (8003204 <main+0xf8>)
 8003172:	6013      	str	r3, [r2, #0]

  /* creation of balance_task */
  balance_taskHandle = osThreadNew(start_balance_function, NULL, &balance_task_attributes);
 8003174:	4a24      	ldr	r2, [pc, #144]	; (8003208 <main+0xfc>)
 8003176:	2100      	movs	r1, #0
 8003178:	4824      	ldr	r0, [pc, #144]	; (800320c <main+0x100>)
 800317a:	f00c fe47 	bl	800fe0c <osThreadNew>
 800317e:	4603      	mov	r3, r0
 8003180:	4a23      	ldr	r2, [pc, #140]	; (8003210 <main+0x104>)
 8003182:	6013      	str	r3, [r2, #0]

  /* creation of comm_err_task */
  comm_err_taskHandle = osThreadNew(start_comm_err_function, NULL, &comm_err_task_attributes);
 8003184:	4a23      	ldr	r2, [pc, #140]	; (8003214 <main+0x108>)
 8003186:	2100      	movs	r1, #0
 8003188:	4823      	ldr	r0, [pc, #140]	; (8003218 <main+0x10c>)
 800318a:	f00c fe3f 	bl	800fe0c <osThreadNew>
 800318e:	4603      	mov	r3, r0
 8003190:	4a22      	ldr	r2, [pc, #136]	; (800321c <main+0x110>)
 8003192:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */


  HAL_Delay(2000);
 8003194:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003198:	f001 ff3e 	bl	8005018 <HAL_Delay>
  HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 800319c:	2201      	movs	r2, #1
 800319e:	2104      	movs	r1, #4
 80031a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031a4:	f005 f810 	bl	80081c8 <HAL_GPIO_WritePin>
  //canInit();
  HAL_TIM_Base_Start_IT(&htim3);
 80031a8:	481d      	ldr	r0, [pc, #116]	; (8003220 <main+0x114>)
 80031aa:	f009 f951 	bl	800c450 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim6);
 80031ae:	481d      	ldr	r0, [pc, #116]	; (8003224 <main+0x118>)
 80031b0:	f009 f8e6 	bl	800c380 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim8);
 80031b4:	481c      	ldr	r0, [pc, #112]	; (8003228 <main+0x11c>)
 80031b6:	f009 f8e3 	bl	800c380 <HAL_TIM_Base_Start>


  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80031ba:	217f      	movs	r1, #127	; 0x7f
 80031bc:	481b      	ldr	r0, [pc, #108]	; (800322c <main+0x120>)
 80031be:	f003 fb8f 	bl	80068e0 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80031c2:	217f      	movs	r1, #127	; 0x7f
 80031c4:	481a      	ldr	r0, [pc, #104]	; (8003230 <main+0x124>)
 80031c6:	f003 fb8b 	bl	80068e0 <HAL_ADCEx_Calibration_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data.temperatures.adc, MAX_NUMBER_OF_TEMPERATURES);
 80031ca:	2208      	movs	r2, #8
 80031cc:	4919      	ldr	r1, [pc, #100]	; (8003234 <main+0x128>)
 80031ce:	4817      	ldr	r0, [pc, #92]	; (800322c <main+0x120>)
 80031d0:	f002 fac8 	bl	8005764 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)data.current.adc, NUMBER_OF_CS_SAMPLES);
 80031d4:	2264      	movs	r2, #100	; 0x64
 80031d6:	4918      	ldr	r1, [pc, #96]	; (8003238 <main+0x12c>)
 80031d8:	4815      	ldr	r0, [pc, #84]	; (8003230 <main+0x124>)
 80031da:	f002 fac3 	bl	8005764 <HAL_ADC_Start_DMA>

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80031de:	f00c fdef 	bl	800fdc0 <osKernelStart>
  /* USER CODE BEGIN WHILE */




  while (1)
 80031e2:	e7fe      	b.n	80031e2 <main+0xd6>
 80031e4:	08016b58 	.word	0x08016b58
 80031e8:	08003b99 	.word	0x08003b99
 80031ec:	20001bfc 	.word	0x20001bfc
 80031f0:	08016b7c 	.word	0x08016b7c
 80031f4:	080030d5 	.word	0x080030d5
 80031f8:	20001c00 	.word	0x20001c00
 80031fc:	08016ba0 	.word	0x08016ba0
 8003200:	08004559 	.word	0x08004559
 8003204:	200024c0 	.word	0x200024c0
 8003208:	08016bc4 	.word	0x08016bc4
 800320c:	0800100d 	.word	0x0800100d
 8003210:	20002d80 	.word	0x20002d80
 8003214:	08016be8 	.word	0x08016be8
 8003218:	08001931 	.word	0x08001931
 800321c:	20003640 	.word	0x20003640
 8003220:	20001b18 	.word	0x20001b18
 8003224:	20001b64 	.word	0x20001b64
 8003228:	20001bb0 	.word	0x20001bb0
 800322c:	200018c8 	.word	0x200018c8
 8003230:	20001930 	.word	0x20001930
 8003234:	2000144c 	.word	0x2000144c
 8003238:	2000145c 	.word	0x2000145c

0800323c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b098      	sub	sp, #96	; 0x60
 8003240:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003242:	f107 0318 	add.w	r3, r7, #24
 8003246:	2248      	movs	r2, #72	; 0x48
 8003248:	2100      	movs	r1, #0
 800324a:	4618      	mov	r0, r3
 800324c:	f010 fbd7 	bl	80139fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003250:	1d3b      	adds	r3, r7, #4
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	605a      	str	r2, [r3, #4]
 8003258:	609a      	str	r2, [r3, #8]
 800325a:	60da      	str	r2, [r3, #12]
 800325c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800325e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003262:	f006 f9c1 	bl	80095e8 <HAL_PWREx_ControlVoltageScaling>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	bf14      	ite	ne
 800326c:	2301      	movne	r3, #1
 800326e:	2300      	moveq	r3, #0
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <SystemClock_Config+0x3e>
  {
    Error_Handler();
 8003276:	f000 fcab 	bl	8003bd0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 800327a:	2329      	movs	r3, #41	; 0x29
 800327c:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800327e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003282:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003284:	2301      	movs	r3, #1
 8003286:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003288:	2301      	movs	r3, #1
 800328a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800328c:	2302      	movs	r3, #2
 800328e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003290:	2303      	movs	r3, #3
 8003292:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 8003294:	2302      	movs	r3, #2
 8003296:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 16;
 8003298:	2310      	movs	r3, #16
 800329a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800329c:	2302      	movs	r3, #2
 800329e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80032a0:	2302      	movs	r3, #2
 80032a2:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80032a4:	2302      	movs	r3, #2
 80032a6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032a8:	f107 0318 	add.w	r3, r7, #24
 80032ac:	4618      	mov	r0, r3
 80032ae:	f006 faa5 	bl	80097fc <HAL_RCC_OscConfig>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	bf14      	ite	ne
 80032b8:	2301      	movne	r3, #1
 80032ba:	2300      	moveq	r3, #0
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80032c2:	f000 fc85 	bl	8003bd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032c6:	230f      	movs	r3, #15
 80032c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032ca:	2303      	movs	r3, #3
 80032cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032ce:	2300      	movs	r3, #0
 80032d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80032d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80032d8:	2300      	movs	r3, #0
 80032da:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80032dc:	1d3b      	adds	r3, r7, #4
 80032de:	2103      	movs	r1, #3
 80032e0:	4618      	mov	r0, r3
 80032e2:	f006 ff07 	bl	800a0f4 <HAL_RCC_ClockConfig>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	bf14      	ite	ne
 80032ec:	2301      	movne	r3, #1
 80032ee:	2300      	moveq	r3, #0
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80032f6:	f000 fc6b 	bl	8003bd0 <Error_Handler>
  }
}
 80032fa:	bf00      	nop
 80032fc:	3760      	adds	r7, #96	; 0x60
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
	...

08003304 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08a      	sub	sp, #40	; 0x28
 8003308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800330a:	f107 031c 	add.w	r3, r7, #28
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]
 8003312:	605a      	str	r2, [r3, #4]
 8003314:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003316:	1d3b      	adds	r3, r7, #4
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	605a      	str	r2, [r3, #4]
 800331e:	609a      	str	r2, [r3, #8]
 8003320:	60da      	str	r2, [r3, #12]
 8003322:	611a      	str	r2, [r3, #16]
 8003324:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003326:	4b7c      	ldr	r3, [pc, #496]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003328:	4a7c      	ldr	r2, [pc, #496]	; (800351c <_ZL12MX_ADC1_Initv+0x218>)
 800332a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800332c:	4b7a      	ldr	r3, [pc, #488]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 800332e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003332:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003334:	4b78      	ldr	r3, [pc, #480]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003336:	2200      	movs	r2, #0
 8003338:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800333a:	4b77      	ldr	r3, [pc, #476]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 800333c:	2200      	movs	r2, #0
 800333e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003340:	4b75      	ldr	r3, [pc, #468]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003342:	2201      	movs	r2, #1
 8003344:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003346:	4b74      	ldr	r3, [pc, #464]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003348:	2204      	movs	r2, #4
 800334a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800334c:	4b72      	ldr	r3, [pc, #456]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 800334e:	2200      	movs	r2, #0
 8003350:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003352:	4b71      	ldr	r3, [pc, #452]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003354:	2201      	movs	r2, #1
 8003356:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 8;
 8003358:	4b6f      	ldr	r3, [pc, #444]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 800335a:	2208      	movs	r2, #8
 800335c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800335e:	4b6e      	ldr	r3, [pc, #440]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003366:	4b6c      	ldr	r3, [pc, #432]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003368:	2200      	movs	r2, #0
 800336a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800336c:	4b6a      	ldr	r3, [pc, #424]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 800336e:	2200      	movs	r2, #0
 8003370:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003372:	4b69      	ldr	r3, [pc, #420]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003374:	2201      	movs	r2, #1
 8003376:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800337a:	4b67      	ldr	r3, [pc, #412]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 800337c:	2200      	movs	r2, #0
 800337e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003380:	4b65      	ldr	r3, [pc, #404]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003382:	2200      	movs	r2, #0
 8003384:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003388:	4863      	ldr	r0, [pc, #396]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 800338a:	f002 f899 	bl	80054c0 <HAL_ADC_Init>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	bf14      	ite	ne
 8003394:	2301      	movne	r3, #1
 8003396:	2300      	moveq	r3, #0
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <_ZL12MX_ADC1_Initv+0x9e>
  {
    Error_Handler();
 800339e:	f000 fc17 	bl	8003bd0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80033a2:	2300      	movs	r3, #0
 80033a4:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80033a6:	f107 031c 	add.w	r3, r7, #28
 80033aa:	4619      	mov	r1, r3
 80033ac:	485a      	ldr	r0, [pc, #360]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 80033ae:	f003 fb29 	bl	8006a04 <HAL_ADCEx_MultiModeConfigChannel>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	bf14      	ite	ne
 80033b8:	2301      	movne	r3, #1
 80033ba:	2300      	moveq	r3, #0
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <_ZL12MX_ADC1_Initv+0xc2>
  {
    Error_Handler();
 80033c2:	f000 fc05 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80033c6:	4b56      	ldr	r3, [pc, #344]	; (8003520 <_ZL12MX_ADC1_Initv+0x21c>)
 80033c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80033ca:	2306      	movs	r3, #6
 80033cc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80033ce:	2306      	movs	r3, #6
 80033d0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80033d2:	237f      	movs	r3, #127	; 0x7f
 80033d4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80033d6:	2304      	movs	r3, #4
 80033d8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80033da:	2300      	movs	r3, #0
 80033dc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80033de:	1d3b      	adds	r3, r7, #4
 80033e0:	4619      	mov	r1, r3
 80033e2:	484d      	ldr	r0, [pc, #308]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 80033e4:	f002 fcb4 	bl	8005d50 <HAL_ADC_ConfigChannel>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	bf14      	ite	ne
 80033ee:	2301      	movne	r3, #1
 80033f0:	2300      	moveq	r3, #0
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <_ZL12MX_ADC1_Initv+0xf8>
  {
    Error_Handler();
 80033f8:	f000 fbea 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80033fc:	4b49      	ldr	r3, [pc, #292]	; (8003524 <_ZL12MX_ADC1_Initv+0x220>)
 80033fe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003400:	230c      	movs	r3, #12
 8003402:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003404:	1d3b      	adds	r3, r7, #4
 8003406:	4619      	mov	r1, r3
 8003408:	4843      	ldr	r0, [pc, #268]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 800340a:	f002 fca1 	bl	8005d50 <HAL_ADC_ConfigChannel>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	bf14      	ite	ne
 8003414:	2301      	movne	r3, #1
 8003416:	2300      	moveq	r3, #0
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <_ZL12MX_ADC1_Initv+0x11e>
  {
    Error_Handler();
 800341e:	f000 fbd7 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003422:	4b41      	ldr	r3, [pc, #260]	; (8003528 <_ZL12MX_ADC1_Initv+0x224>)
 8003424:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003426:	2312      	movs	r3, #18
 8003428:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800342a:	1d3b      	adds	r3, r7, #4
 800342c:	4619      	mov	r1, r3
 800342e:	483a      	ldr	r0, [pc, #232]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003430:	f002 fc8e 	bl	8005d50 <HAL_ADC_ConfigChannel>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	bf14      	ite	ne
 800343a:	2301      	movne	r3, #1
 800343c:	2300      	moveq	r3, #0
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <_ZL12MX_ADC1_Initv+0x144>
  {
    Error_Handler();
 8003444:	f000 fbc4 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003448:	4b38      	ldr	r3, [pc, #224]	; (800352c <_ZL12MX_ADC1_Initv+0x228>)
 800344a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800344c:	2318      	movs	r3, #24
 800344e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003450:	1d3b      	adds	r3, r7, #4
 8003452:	4619      	mov	r1, r3
 8003454:	4830      	ldr	r0, [pc, #192]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 8003456:	f002 fc7b 	bl	8005d50 <HAL_ADC_ConfigChannel>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	bf14      	ite	ne
 8003460:	2301      	movne	r3, #1
 8003462:	2300      	moveq	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <_ZL12MX_ADC1_Initv+0x16a>
  {
    Error_Handler();
 800346a:	f000 fbb1 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800346e:	4b30      	ldr	r3, [pc, #192]	; (8003530 <_ZL12MX_ADC1_Initv+0x22c>)
 8003470:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8003472:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003476:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003478:	1d3b      	adds	r3, r7, #4
 800347a:	4619      	mov	r1, r3
 800347c:	4826      	ldr	r0, [pc, #152]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 800347e:	f002 fc67 	bl	8005d50 <HAL_ADC_ConfigChannel>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	bf14      	ite	ne
 8003488:	2301      	movne	r3, #1
 800348a:	2300      	moveq	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <_ZL12MX_ADC1_Initv+0x192>
  {
    Error_Handler();
 8003492:	f000 fb9d 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8003496:	4b27      	ldr	r3, [pc, #156]	; (8003534 <_ZL12MX_ADC1_Initv+0x230>)
 8003498:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800349a:	f44f 7383 	mov.w	r3, #262	; 0x106
 800349e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034a0:	1d3b      	adds	r3, r7, #4
 80034a2:	4619      	mov	r1, r3
 80034a4:	481c      	ldr	r0, [pc, #112]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 80034a6:	f002 fc53 	bl	8005d50 <HAL_ADC_ConfigChannel>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	bf14      	ite	ne
 80034b0:	2301      	movne	r3, #1
 80034b2:	2300      	moveq	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <_ZL12MX_ADC1_Initv+0x1ba>
  {
    Error_Handler();
 80034ba:	f000 fb89 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80034be:	4b1e      	ldr	r3, [pc, #120]	; (8003538 <_ZL12MX_ADC1_Initv+0x234>)
 80034c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80034c2:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80034c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034c8:	1d3b      	adds	r3, r7, #4
 80034ca:	4619      	mov	r1, r3
 80034cc:	4812      	ldr	r0, [pc, #72]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 80034ce:	f002 fc3f 	bl	8005d50 <HAL_ADC_ConfigChannel>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf14      	ite	ne
 80034d8:	2301      	movne	r3, #1
 80034da:	2300      	moveq	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <_ZL12MX_ADC1_Initv+0x1e2>
  {
    Error_Handler();
 80034e2:	f000 fb75 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80034e6:	4b15      	ldr	r3, [pc, #84]	; (800353c <_ZL12MX_ADC1_Initv+0x238>)
 80034e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80034ea:	f44f 7389 	mov.w	r3, #274	; 0x112
 80034ee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80034f0:	1d3b      	adds	r3, r7, #4
 80034f2:	4619      	mov	r1, r3
 80034f4:	4808      	ldr	r0, [pc, #32]	; (8003518 <_ZL12MX_ADC1_Initv+0x214>)
 80034f6:	f002 fc2b 	bl	8005d50 <HAL_ADC_ConfigChannel>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	bf14      	ite	ne
 8003500:	2301      	movne	r3, #1
 8003502:	2300      	moveq	r3, #0
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <_ZL12MX_ADC1_Initv+0x20a>
  {
    Error_Handler();
 800350a:	f000 fb61 	bl	8003bd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800350e:	bf00      	nop
 8003510:	3728      	adds	r7, #40	; 0x28
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	200018c8 	.word	0x200018c8
 800351c:	50040000 	.word	0x50040000
 8003520:	21800100 	.word	0x21800100
 8003524:	25b00200 	.word	0x25b00200
 8003528:	2a000400 	.word	0x2a000400
 800352c:	2e300800 	.word	0x2e300800
 8003530:	32601000 	.word	0x32601000
 8003534:	36902000 	.word	0x36902000
 8003538:	3ac04000 	.word	0x3ac04000
 800353c:	3ef08000 	.word	0x3ef08000

08003540 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b086      	sub	sp, #24
 8003544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003546:	463b      	mov	r3, r7
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	605a      	str	r2, [r3, #4]
 800354e:	609a      	str	r2, [r3, #8]
 8003550:	60da      	str	r2, [r3, #12]
 8003552:	611a      	str	r2, [r3, #16]
 8003554:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8003556:	4b2e      	ldr	r3, [pc, #184]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 8003558:	4a2e      	ldr	r2, [pc, #184]	; (8003614 <_ZL12MX_ADC2_Initv+0xd4>)
 800355a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800355c:	4b2c      	ldr	r3, [pc, #176]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 800355e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003562:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003564:	4b2a      	ldr	r3, [pc, #168]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 8003566:	2200      	movs	r2, #0
 8003568:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800356a:	4b29      	ldr	r3, [pc, #164]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 800356c:	2200      	movs	r2, #0
 800356e:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003570:	4b27      	ldr	r3, [pc, #156]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 8003572:	2200      	movs	r2, #0
 8003574:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003576:	4b26      	ldr	r3, [pc, #152]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 8003578:	2204      	movs	r2, #4
 800357a:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800357c:	4b24      	ldr	r3, [pc, #144]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 800357e:	2200      	movs	r2, #0
 8003580:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003582:	4b23      	ldr	r3, [pc, #140]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 8003584:	2201      	movs	r2, #1
 8003586:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8003588:	4b21      	ldr	r3, [pc, #132]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 800358a:	2201      	movs	r2, #1
 800358c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800358e:	4b20      	ldr	r3, [pc, #128]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003596:	4b1e      	ldr	r3, [pc, #120]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 8003598:	2200      	movs	r2, #0
 800359a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800359c:	4b1c      	ldr	r3, [pc, #112]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 800359e:	2200      	movs	r2, #0
 80035a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80035a2:	4b1b      	ldr	r3, [pc, #108]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80035aa:	4b19      	ldr	r3, [pc, #100]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80035b0:	4b17      	ldr	r3, [pc, #92]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80035b8:	4815      	ldr	r0, [pc, #84]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 80035ba:	f001 ff81 	bl	80054c0 <HAL_ADC_Init>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	bf14      	ite	ne
 80035c4:	2301      	movne	r3, #1
 80035c6:	2300      	moveq	r3, #0
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <_ZL12MX_ADC2_Initv+0x92>
  {
    Error_Handler();
 80035ce:	f000 faff 	bl	8003bd0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80035d2:	4b11      	ldr	r3, [pc, #68]	; (8003618 <_ZL12MX_ADC2_Initv+0xd8>)
 80035d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80035d6:	2306      	movs	r3, #6
 80035d8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80035da:	2306      	movs	r3, #6
 80035dc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80035de:	237f      	movs	r3, #127	; 0x7f
 80035e0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 80035e2:	2300      	movs	r3, #0
 80035e4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80035ea:	463b      	mov	r3, r7
 80035ec:	4619      	mov	r1, r3
 80035ee:	4808      	ldr	r0, [pc, #32]	; (8003610 <_ZL12MX_ADC2_Initv+0xd0>)
 80035f0:	f002 fbae 	bl	8005d50 <HAL_ADC_ConfigChannel>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	bf14      	ite	ne
 80035fa:	2301      	movne	r3, #1
 80035fc:	2300      	moveq	r3, #0
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <_ZL12MX_ADC2_Initv+0xc8>
  {
    Error_Handler();
 8003604:	f000 fae4 	bl	8003bd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003608:	bf00      	nop
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	20001930 	.word	0x20001930
 8003614:	50040100 	.word	0x50040100
 8003618:	43210000 	.word	0x43210000

0800361c <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003620:	4b1a      	ldr	r3, [pc, #104]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 8003622:	4a1b      	ldr	r2, [pc, #108]	; (8003690 <_ZL12MX_CAN1_Initv+0x74>)
 8003624:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8003626:	4b19      	ldr	r3, [pc, #100]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 8003628:	2202      	movs	r2, #2
 800362a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800362c:	4b17      	ldr	r3, [pc, #92]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 800362e:	2200      	movs	r2, #0
 8003630:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003632:	4b16      	ldr	r3, [pc, #88]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 8003634:	2200      	movs	r2, #0
 8003636:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003638:	4b14      	ldr	r3, [pc, #80]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 800363a:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 800363e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8003640:	4b12      	ldr	r3, [pc, #72]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 8003642:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003646:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003648:	4b10      	ldr	r3, [pc, #64]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 800364a:	2200      	movs	r2, #0
 800364c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800364e:	4b0f      	ldr	r3, [pc, #60]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 8003650:	2200      	movs	r2, #0
 8003652:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8003654:	4b0d      	ldr	r3, [pc, #52]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 8003656:	2200      	movs	r2, #0
 8003658:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800365a:	4b0c      	ldr	r3, [pc, #48]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 800365c:	2200      	movs	r2, #0
 800365e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8003660:	4b0a      	ldr	r3, [pc, #40]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 8003662:	2200      	movs	r2, #0
 8003664:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8003666:	4b09      	ldr	r3, [pc, #36]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 8003668:	2200      	movs	r2, #0
 800366a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800366c:	4807      	ldr	r0, [pc, #28]	; (800368c <_ZL12MX_CAN1_Initv+0x70>)
 800366e:	f003 fa6d 	bl	8006b4c <HAL_CAN_Init>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf14      	ite	ne
 8003678:	2301      	movne	r3, #1
 800367a:	2300      	moveq	r3, #0
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <_ZL12MX_CAN1_Initv+0x6a>
  {
    Error_Handler();
 8003682:	f000 faa5 	bl	8003bd0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8003686:	bf00      	nop
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	20001a58 	.word	0x20001a58
 8003690:	40006400 	.word	0x40006400

08003694 <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800369a:	1d3b      	adds	r3, r7, #4
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	605a      	str	r2, [r3, #4]
 80036a2:	609a      	str	r2, [r3, #8]
 80036a4:	60da      	str	r2, [r3, #12]
 80036a6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80036a8:	2300      	movs	r3, #0
 80036aa:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80036ac:	4b2f      	ldr	r3, [pc, #188]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 80036ae:	4a30      	ldr	r2, [pc, #192]	; (8003770 <_ZL11MX_RTC_Initv+0xdc>)
 80036b0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80036b2:	4b2e      	ldr	r3, [pc, #184]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80036b8:	4b2c      	ldr	r3, [pc, #176]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 80036ba:	227f      	movs	r2, #127	; 0x7f
 80036bc:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80036be:	4b2b      	ldr	r3, [pc, #172]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 80036c0:	22ff      	movs	r2, #255	; 0xff
 80036c2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80036c4:	4b29      	ldr	r3, [pc, #164]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80036ca:	4b28      	ldr	r3, [pc, #160]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80036d0:	4b26      	ldr	r3, [pc, #152]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80036d6:	4b25      	ldr	r3, [pc, #148]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 80036d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80036dc:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 80036de:	4b23      	ldr	r3, [pc, #140]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80036e4:	4821      	ldr	r0, [pc, #132]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 80036e6:	f007 fd2f 	bl	800b148 <HAL_RTC_Init>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	bf14      	ite	ne
 80036f0:	2301      	movne	r3, #1
 80036f2:	2300      	moveq	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <_ZL11MX_RTC_Initv+0x6a>
  {
    Error_Handler();
 80036fa:	f000 fa69 	bl	8003bd0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80036fe:	2300      	movs	r3, #0
 8003700:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003702:	2300      	movs	r3, #0
 8003704:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8003706:	2300      	movs	r3, #0
 8003708:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800370a:	2300      	movs	r3, #0
 800370c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003712:	1d3b      	adds	r3, r7, #4
 8003714:	2201      	movs	r2, #1
 8003716:	4619      	mov	r1, r3
 8003718:	4814      	ldr	r0, [pc, #80]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 800371a:	f007 fda5 	bl	800b268 <HAL_RTC_SetTime>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	bf14      	ite	ne
 8003724:	2301      	movne	r3, #1
 8003726:	2300      	moveq	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <_ZL11MX_RTC_Initv+0x9e>
  {
    Error_Handler();
 800372e:	f000 fa4f 	bl	8003bd0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003732:	2301      	movs	r3, #1
 8003734:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8003736:	2301      	movs	r3, #1
 8003738:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800373a:	2301      	movs	r3, #1
 800373c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800373e:	2300      	movs	r3, #0
 8003740:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003742:	463b      	mov	r3, r7
 8003744:	2201      	movs	r2, #1
 8003746:	4619      	mov	r1, r3
 8003748:	4808      	ldr	r0, [pc, #32]	; (800376c <_ZL11MX_RTC_Initv+0xd8>)
 800374a:	f007 fe8f 	bl	800b46c <HAL_RTC_SetDate>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	bf14      	ite	ne
 8003754:	2301      	movne	r3, #1
 8003756:	2300      	moveq	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <_ZL11MX_RTC_Initv+0xce>
  {
    Error_Handler();
 800375e:	f000 fa37 	bl	8003bd0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003762:	bf00      	nop
 8003764:	3718      	adds	r7, #24
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	20001a80 	.word	0x20001a80
 8003770:	40002800 	.word	0x40002800

08003774 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003778:	4b1d      	ldr	r3, [pc, #116]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 800377a:	4a1e      	ldr	r2, [pc, #120]	; (80037f4 <_ZL12MX_SPI1_Initv+0x80>)
 800377c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800377e:	4b1c      	ldr	r3, [pc, #112]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003780:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003784:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003786:	4b1a      	ldr	r3, [pc, #104]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003788:	2200      	movs	r2, #0
 800378a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800378c:	4b18      	ldr	r3, [pc, #96]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 800378e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003792:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003794:	4b16      	ldr	r3, [pc, #88]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 8003796:	2202      	movs	r2, #2
 8003798:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800379a:	4b15      	ldr	r3, [pc, #84]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 800379c:	2201      	movs	r2, #1
 800379e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80037a0:	4b13      	ldr	r3, [pc, #76]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 80037a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037a6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80037a8:	4b11      	ldr	r3, [pc, #68]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 80037aa:	2228      	movs	r2, #40	; 0x28
 80037ac:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80037ae:	4b10      	ldr	r3, [pc, #64]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80037b4:	4b0e      	ldr	r3, [pc, #56]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037ba:	4b0d      	ldr	r3, [pc, #52]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 80037bc:	2200      	movs	r2, #0
 80037be:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80037c0:	4b0b      	ldr	r3, [pc, #44]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 80037c2:	2207      	movs	r2, #7
 80037c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80037c6:	4b0a      	ldr	r3, [pc, #40]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80037cc:	4b08      	ldr	r3, [pc, #32]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80037d2:	4807      	ldr	r0, [pc, #28]	; (80037f0 <_ZL12MX_SPI1_Initv+0x7c>)
 80037d4:	f007 fff4 	bl	800b7c0 <HAL_SPI_Init>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	bf14      	ite	ne
 80037de:	2301      	movne	r3, #1
 80037e0:	2300      	moveq	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d001      	beq.n	80037ec <_ZL12MX_SPI1_Initv+0x78>
  {
    Error_Handler();
 80037e8:	f000 f9f2 	bl	8003bd0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80037ec:	bf00      	nop
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	20001ab4 	.word	0x20001ab4
 80037f4:	40013000 	.word	0x40013000

080037f8 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b088      	sub	sp, #32
 80037fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037fe:	f107 0310 	add.w	r3, r7, #16
 8003802:	2200      	movs	r2, #0
 8003804:	601a      	str	r2, [r3, #0]
 8003806:	605a      	str	r2, [r3, #4]
 8003808:	609a      	str	r2, [r3, #8]
 800380a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800380c:	1d3b      	adds	r3, r7, #4
 800380e:	2200      	movs	r2, #0
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	605a      	str	r2, [r3, #4]
 8003814:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003816:	4b25      	ldr	r3, [pc, #148]	; (80038ac <_ZL12MX_TIM3_Initv+0xb4>)
 8003818:	4a25      	ldr	r2, [pc, #148]	; (80038b0 <_ZL12MX_TIM3_Initv+0xb8>)
 800381a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6399;
 800381c:	4b23      	ldr	r3, [pc, #140]	; (80038ac <_ZL12MX_TIM3_Initv+0xb4>)
 800381e:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8003822:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003824:	4b21      	ldr	r3, [pc, #132]	; (80038ac <_ZL12MX_TIM3_Initv+0xb4>)
 8003826:	2200      	movs	r2, #0
 8003828:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 800382a:	4b20      	ldr	r3, [pc, #128]	; (80038ac <_ZL12MX_TIM3_Initv+0xb4>)
 800382c:	2231      	movs	r2, #49	; 0x31
 800382e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003830:	4b1e      	ldr	r3, [pc, #120]	; (80038ac <_ZL12MX_TIM3_Initv+0xb4>)
 8003832:	2200      	movs	r2, #0
 8003834:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003836:	4b1d      	ldr	r3, [pc, #116]	; (80038ac <_ZL12MX_TIM3_Initv+0xb4>)
 8003838:	2200      	movs	r2, #0
 800383a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800383c:	481b      	ldr	r0, [pc, #108]	; (80038ac <_ZL12MX_TIM3_Initv+0xb4>)
 800383e:	f008 fd47 	bl	800c2d0 <HAL_TIM_Base_Init>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	bf14      	ite	ne
 8003848:	2301      	movne	r3, #1
 800384a:	2300      	moveq	r3, #0
 800384c:	b2db      	uxtb	r3, r3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <_ZL12MX_TIM3_Initv+0x5e>
  {
    Error_Handler();
 8003852:	f000 f9bd 	bl	8003bd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003856:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800385a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800385c:	f107 0310 	add.w	r3, r7, #16
 8003860:	4619      	mov	r1, r3
 8003862:	4812      	ldr	r0, [pc, #72]	; (80038ac <_ZL12MX_TIM3_Initv+0xb4>)
 8003864:	f008 ff83 	bl	800c76e <HAL_TIM_ConfigClockSource>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	bf14      	ite	ne
 800386e:	2301      	movne	r3, #1
 8003870:	2300      	moveq	r3, #0
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <_ZL12MX_TIM3_Initv+0x84>
  {
    Error_Handler();
 8003878:	f000 f9aa 	bl	8003bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800387c:	2300      	movs	r3, #0
 800387e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003880:	2300      	movs	r3, #0
 8003882:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003884:	1d3b      	adds	r3, r7, #4
 8003886:	4619      	mov	r1, r3
 8003888:	4808      	ldr	r0, [pc, #32]	; (80038ac <_ZL12MX_TIM3_Initv+0xb4>)
 800388a:	f009 f995 	bl	800cbb8 <HAL_TIMEx_MasterConfigSynchronization>
 800388e:	4603      	mov	r3, r0
 8003890:	2b00      	cmp	r3, #0
 8003892:	bf14      	ite	ne
 8003894:	2301      	movne	r3, #1
 8003896:	2300      	moveq	r3, #0
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 800389e:	f000 f997 	bl	8003bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80038a2:	bf00      	nop
 80038a4:	3720      	adds	r7, #32
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20001b18 	.word	0x20001b18
 80038b0:	40000400 	.word	0x40000400

080038b4 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038ba:	1d3b      	adds	r3, r7, #4
 80038bc:	2200      	movs	r2, #0
 80038be:	601a      	str	r2, [r3, #0]
 80038c0:	605a      	str	r2, [r3, #4]
 80038c2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80038c4:	4b19      	ldr	r3, [pc, #100]	; (800392c <_ZL12MX_TIM6_Initv+0x78>)
 80038c6:	4a1a      	ldr	r2, [pc, #104]	; (8003930 <_ZL12MX_TIM6_Initv+0x7c>)
 80038c8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2399;
 80038ca:	4b18      	ldr	r3, [pc, #96]	; (800392c <_ZL12MX_TIM6_Initv+0x78>)
 80038cc:	f640 125f 	movw	r2, #2399	; 0x95f
 80038d0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038d2:	4b16      	ldr	r3, [pc, #88]	; (800392c <_ZL12MX_TIM6_Initv+0x78>)
 80038d4:	2200      	movs	r2, #0
 80038d6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 80038d8:	4b14      	ldr	r3, [pc, #80]	; (800392c <_ZL12MX_TIM6_Initv+0x78>)
 80038da:	2209      	movs	r2, #9
 80038dc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038de:	4b13      	ldr	r3, [pc, #76]	; (800392c <_ZL12MX_TIM6_Initv+0x78>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80038e4:	4811      	ldr	r0, [pc, #68]	; (800392c <_ZL12MX_TIM6_Initv+0x78>)
 80038e6:	f008 fcf3 	bl	800c2d0 <HAL_TIM_Base_Init>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	bf14      	ite	ne
 80038f0:	2301      	movne	r3, #1
 80038f2:	2300      	moveq	r3, #0
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 80038fa:	f000 f969 	bl	8003bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80038fe:	2320      	movs	r3, #32
 8003900:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003902:	2300      	movs	r3, #0
 8003904:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003906:	1d3b      	adds	r3, r7, #4
 8003908:	4619      	mov	r1, r3
 800390a:	4808      	ldr	r0, [pc, #32]	; (800392c <_ZL12MX_TIM6_Initv+0x78>)
 800390c:	f009 f954 	bl	800cbb8 <HAL_TIMEx_MasterConfigSynchronization>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	bf14      	ite	ne
 8003916:	2301      	movne	r3, #1
 8003918:	2300      	moveq	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	d001      	beq.n	8003924 <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 8003920:	f000 f956 	bl	8003bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003924:	bf00      	nop
 8003926:	3710      	adds	r7, #16
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	20001b64 	.word	0x20001b64
 8003930:	40001000 	.word	0x40001000

08003934 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b088      	sub	sp, #32
 8003938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800393a:	f107 0310 	add.w	r3, r7, #16
 800393e:	2200      	movs	r2, #0
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	605a      	str	r2, [r3, #4]
 8003944:	609a      	str	r2, [r3, #8]
 8003946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003948:	1d3b      	adds	r3, r7, #4
 800394a:	2200      	movs	r2, #0
 800394c:	601a      	str	r2, [r3, #0]
 800394e:	605a      	str	r2, [r3, #4]
 8003950:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003952:	4b27      	ldr	r3, [pc, #156]	; (80039f0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003954:	4a27      	ldr	r2, [pc, #156]	; (80039f4 <_ZL12MX_TIM8_Initv+0xc0>)
 8003956:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 95;
 8003958:	4b25      	ldr	r3, [pc, #148]	; (80039f0 <_ZL12MX_TIM8_Initv+0xbc>)
 800395a:	225f      	movs	r2, #95	; 0x5f
 800395c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800395e:	4b24      	ldr	r3, [pc, #144]	; (80039f0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003960:	2200      	movs	r2, #0
 8003962:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 49;
 8003964:	4b22      	ldr	r3, [pc, #136]	; (80039f0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003966:	2231      	movs	r2, #49	; 0x31
 8003968:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800396a:	4b21      	ldr	r3, [pc, #132]	; (80039f0 <_ZL12MX_TIM8_Initv+0xbc>)
 800396c:	2200      	movs	r2, #0
 800396e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003970:	4b1f      	ldr	r3, [pc, #124]	; (80039f0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003972:	2200      	movs	r2, #0
 8003974:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003976:	4b1e      	ldr	r3, [pc, #120]	; (80039f0 <_ZL12MX_TIM8_Initv+0xbc>)
 8003978:	2200      	movs	r2, #0
 800397a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800397c:	481c      	ldr	r0, [pc, #112]	; (80039f0 <_ZL12MX_TIM8_Initv+0xbc>)
 800397e:	f008 fca7 	bl	800c2d0 <HAL_TIM_Base_Init>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	bf14      	ite	ne
 8003988:	2301      	movne	r3, #1
 800398a:	2300      	moveq	r3, #0
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d001      	beq.n	8003996 <_ZL12MX_TIM8_Initv+0x62>
  {
    Error_Handler();
 8003992:	f000 f91d 	bl	8003bd0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003996:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800399a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800399c:	f107 0310 	add.w	r3, r7, #16
 80039a0:	4619      	mov	r1, r3
 80039a2:	4813      	ldr	r0, [pc, #76]	; (80039f0 <_ZL12MX_TIM8_Initv+0xbc>)
 80039a4:	f008 fee3 	bl	800c76e <HAL_TIM_ConfigClockSource>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	bf14      	ite	ne
 80039ae:	2301      	movne	r3, #1
 80039b0:	2300      	moveq	r3, #0
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d001      	beq.n	80039bc <_ZL12MX_TIM8_Initv+0x88>
  {
    Error_Handler();
 80039b8:	f000 f90a 	bl	8003bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80039bc:	2320      	movs	r3, #32
 80039be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 80039c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80039c4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039c6:	2300      	movs	r3, #0
 80039c8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80039ca:	1d3b      	adds	r3, r7, #4
 80039cc:	4619      	mov	r1, r3
 80039ce:	4808      	ldr	r0, [pc, #32]	; (80039f0 <_ZL12MX_TIM8_Initv+0xbc>)
 80039d0:	f009 f8f2 	bl	800cbb8 <HAL_TIMEx_MasterConfigSynchronization>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	bf14      	ite	ne
 80039da:	2301      	movne	r3, #1
 80039dc:	2300      	moveq	r3, #0
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <_ZL12MX_TIM8_Initv+0xb4>
  {
    Error_Handler();
 80039e4:	f000 f8f4 	bl	8003bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80039e8:	bf00      	nop
 80039ea:	3720      	adds	r7, #32
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20001bb0 	.word	0x20001bb0
 80039f4:	40013400 	.word	0x40013400

080039f8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80039fe:	4b1c      	ldr	r3, [pc, #112]	; (8003a70 <_ZL11MX_DMA_Initv+0x78>)
 8003a00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a02:	4a1b      	ldr	r2, [pc, #108]	; (8003a70 <_ZL11MX_DMA_Initv+0x78>)
 8003a04:	f043 0304 	orr.w	r3, r3, #4
 8003a08:	6493      	str	r3, [r2, #72]	; 0x48
 8003a0a:	4b19      	ldr	r3, [pc, #100]	; (8003a70 <_ZL11MX_DMA_Initv+0x78>)
 8003a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a16:	4b16      	ldr	r3, [pc, #88]	; (8003a70 <_ZL11MX_DMA_Initv+0x78>)
 8003a18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a1a:	4a15      	ldr	r2, [pc, #84]	; (8003a70 <_ZL11MX_DMA_Initv+0x78>)
 8003a1c:	f043 0301 	orr.w	r3, r3, #1
 8003a20:	6493      	str	r3, [r2, #72]	; 0x48
 8003a22:	4b13      	ldr	r3, [pc, #76]	; (8003a70 <_ZL11MX_DMA_Initv+0x78>)
 8003a24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	60bb      	str	r3, [r7, #8]
 8003a2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003a2e:	4b10      	ldr	r3, [pc, #64]	; (8003a70 <_ZL11MX_DMA_Initv+0x78>)
 8003a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a32:	4a0f      	ldr	r2, [pc, #60]	; (8003a70 <_ZL11MX_DMA_Initv+0x78>)
 8003a34:	f043 0302 	orr.w	r3, r3, #2
 8003a38:	6493      	str	r3, [r2, #72]	; 0x48
 8003a3a:	4b0d      	ldr	r3, [pc, #52]	; (8003a70 <_ZL11MX_DMA_Initv+0x78>)
 8003a3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	607b      	str	r3, [r7, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8003a46:	2200      	movs	r2, #0
 8003a48:	2105      	movs	r1, #5
 8003a4a:	200b      	movs	r0, #11
 8003a4c:	f003 ff76 	bl	800793c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003a50:	200b      	movs	r0, #11
 8003a52:	f003 ff8f 	bl	8007974 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8003a56:	2200      	movs	r2, #0
 8003a58:	2105      	movs	r1, #5
 8003a5a:	2038      	movs	r0, #56	; 0x38
 8003a5c:	f003 ff6e 	bl	800793c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8003a60:	2038      	movs	r0, #56	; 0x38
 8003a62:	f003 ff87 	bl	8007974 <HAL_NVIC_EnableIRQ>

}
 8003a66:	bf00      	nop
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	40021000 	.word	0x40021000

08003a74 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b08a      	sub	sp, #40	; 0x28
 8003a78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a7a:	f107 0314 	add.w	r3, r7, #20
 8003a7e:	2200      	movs	r2, #0
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	605a      	str	r2, [r3, #4]
 8003a84:	609a      	str	r2, [r3, #8]
 8003a86:	60da      	str	r2, [r3, #12]
 8003a88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003a8a:	4b40      	ldr	r3, [pc, #256]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a8e:	4a3f      	ldr	r2, [pc, #252]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003a90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a96:	4b3d      	ldr	r3, [pc, #244]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a9e:	613b      	str	r3, [r7, #16]
 8003aa0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aa2:	4b3a      	ldr	r3, [pc, #232]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aa6:	4a39      	ldr	r2, [pc, #228]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003aa8:	f043 0301 	orr.w	r3, r3, #1
 8003aac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003aae:	4b37      	ldr	r3, [pc, #220]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aba:	4b34      	ldr	r3, [pc, #208]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003abe:	4a33      	ldr	r2, [pc, #204]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003ac0:	f043 0304 	orr.w	r3, r3, #4
 8003ac4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ac6:	4b31      	ldr	r3, [pc, #196]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aca:	f003 0304 	and.w	r3, r3, #4
 8003ace:	60bb      	str	r3, [r7, #8]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ad2:	4b2e      	ldr	r3, [pc, #184]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ad6:	4a2d      	ldr	r2, [pc, #180]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003ad8:	f043 0302 	orr.w	r3, r3, #2
 8003adc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ade:	4b2b      	ldr	r3, [pc, #172]	; (8003b8c <_ZL12MX_GPIO_Initv+0x118>)
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae2:	f003 0302 	and.w	r3, r3, #2
 8003ae6:	607b      	str	r3, [r7, #4]
 8003ae8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EFUSE_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 8003aea:	2200      	movs	r2, #0
 8003aec:	f248 0104 	movw	r1, #32772	; 0x8004
 8003af0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003af4:	f004 fb68 	bl	80081c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FUSE_VOLTAGE_GPIO_Port, FUSE_VOLTAGE_Pin, GPIO_PIN_RESET);
 8003af8:	2200      	movs	r2, #0
 8003afa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003afe:	4824      	ldr	r0, [pc, #144]	; (8003b90 <_ZL12MX_GPIO_Initv+0x11c>)
 8003b00:	f004 fb62 	bl	80081c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_SET);
 8003b04:	2201      	movs	r2, #1
 8003b06:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8003b0a:	4822      	ldr	r0, [pc, #136]	; (8003b94 <_ZL12MX_GPIO_Initv+0x120>)
 8003b0c:	f004 fb5c 	bl	80081c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EFUSE_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = EFUSE_Pin|SPI1_CS_Pin;
 8003b10:	f248 0304 	movw	r3, #32772	; 0x8004
 8003b14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b16:	2301      	movs	r3, #1
 8003b18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b22:	f107 0314 	add.w	r3, r7, #20
 8003b26:	4619      	mov	r1, r3
 8003b28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b2c:	f004 f9a2 	bl	8007e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERLOCK_Pin */
  GPIO_InitStruct.Pin = INTERLOCK_Pin;
 8003b30:	2304      	movs	r3, #4
 8003b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b34:	2300      	movs	r3, #0
 8003b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INTERLOCK_GPIO_Port, &GPIO_InitStruct);
 8003b3c:	f107 0314 	add.w	r3, r7, #20
 8003b40:	4619      	mov	r1, r3
 8003b42:	4813      	ldr	r0, [pc, #76]	; (8003b90 <_ZL12MX_GPIO_Initv+0x11c>)
 8003b44:	f004 f996 	bl	8007e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : FUSE_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = FUSE_VOLTAGE_Pin;
 8003b48:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003b4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b52:	2300      	movs	r3, #0
 8003b54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b56:	2300      	movs	r3, #0
 8003b58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FUSE_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003b5a:	f107 0314 	add.w	r3, r7, #20
 8003b5e:	4619      	mov	r1, r3
 8003b60:	480b      	ldr	r0, [pc, #44]	; (8003b90 <_ZL12MX_GPIO_Initv+0x11c>)
 8003b62:	f004 f987 	bl	8007e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin LED_2_Pin LED_3_Pin LED_4_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin;
 8003b66:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003b6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b70:	2300      	movs	r3, #0
 8003b72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b74:	2300      	movs	r3, #0
 8003b76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b78:	f107 0314 	add.w	r3, r7, #20
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4805      	ldr	r0, [pc, #20]	; (8003b94 <_ZL12MX_GPIO_Initv+0x120>)
 8003b80:	f004 f978 	bl	8007e74 <HAL_GPIO_Init>

}
 8003b84:	bf00      	nop
 8003b86:	3728      	adds	r7, #40	; 0x28
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	48000400 	.word	0x48000400
 8003b94:	48000800 	.word	0x48000800

08003b98 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8003ba0:	f00e fe64 	bl	801286c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003ba4:	2001      	movs	r0, #1
 8003ba6:	f00c f9c3 	bl	800ff30 <osDelay>
 8003baa:	e7fb      	b.n	8003ba4 <_Z16StartDefaultTaskPv+0xc>

08003bac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a04      	ldr	r2, [pc, #16]	; (8003bcc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d101      	bne.n	8003bc2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003bbe:	f001 fa0b 	bl	8004fd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003bc2:	bf00      	nop
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	40014400 	.word	0x40014400

08003bd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003bd4:	b672      	cpsid	i
}
 8003bd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003bd8:	e7fe      	b.n	8003bd8 <Error_Handler+0x8>
	...

08003bdc <_ZN7SoC_EKF17set_update_matrixEv>:
#include "soc_ekf.h"
#include <math.h>
#include <algorithm>

void SoC_EKF::set_update_matrix()
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
    _State_vector[ttc1] = 0;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f04f 0200 	mov.w	r2, #0
 8003bea:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    _State_vector[ttc2] = 0;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f04f 0200 	mov.w	r2, #0
 8003bf4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

    _et1 = expf(-_Ts / _battery.battery_equivalent_model[ttc1]);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003bfe:	eeb1 7a67 	vneg.f32	s14, s15
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c08:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003c0c:	eeb0 0a66 	vmov.f32	s0, s13
 8003c10:	f00f fc76 	bl	8013500 <expf>
 8003c14:	eef0 7a40 	vmov.f32	s15, s0
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
    _et2 = expf(-_Ts / _battery.battery_equivalent_model[ttc2]);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003c24:	eeb1 7a67 	vneg.f32	s14, s15
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	edd3 7a04 	vldr	s15, [r3, #16]
 8003c2e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003c32:	eeb0 0a66 	vmov.f32	s0, s13
 8003c36:	f00f fc63 	bl	8013500 <expf>
 8003c3a:	eef0 7a40 	vmov.f32	s15, s0
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

    _A_matrix[SoC] = 1;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003c4a:	675a      	str	r2, [r3, #116]	; 0x74
    _A_matrix[ttc1] = _et1;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	679a      	str	r2, [r3, #120]	; 0x78
    _A_matrix[ttc2] = _et2;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	67da      	str	r2, [r3, #124]	; 0x7c

    _B_matrix[SoC] = - _Ts/_battery.battery_equivalent_model[Qnom]/60/60
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003c62:	eef1 6a67 	vneg.f32	s13, s15
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	edd3 7a07 	vldr	s15, [r3, #28]
 8003c6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c70:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8003d1c <_ZN7SoC_EKF17set_update_matrixEv+0x140>
 8003c74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c78:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003d1c <_ZN7SoC_EKF17set_update_matrixEv+0x140>
 8003c7c:	eec7 6a87 	vdiv.f32	s13, s15, s14
            /_battery.cell_in_parallel;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	ee07 3a90 	vmov	s15, r3
 8003c88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
    _B_matrix[SoC] = - _Ts/_battery.battery_equivalent_model[Qnom]/60/60
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80

    _B_matrix[ttc1] = _battery.battery_equivalent_model[Rttc1]*(1 - _et1);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	ed93 7a05 	vldr	s14, [r3, #20]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8003ca2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ca6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    _B_matrix[ttc2] = _battery.battery_equivalent_model[Rttc2]*(1 - _et2);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	ed93 7a06 	vldr	s14, [r3, #24]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003cc0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003cc4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003cc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88

    _P_matrix[SoC] = 0.005;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a12      	ldr	r2, [pc, #72]	; (8003d20 <_ZN7SoC_EKF17set_update_matrixEv+0x144>)
 8003cd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    _P_matrix[ttc1] = 0.1;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a11      	ldr	r2, [pc, #68]	; (8003d24 <_ZN7SoC_EKF17set_update_matrixEv+0x148>)
 8003cde:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    _P_matrix[ttc2] = 0.1;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a0f      	ldr	r2, [pc, #60]	; (8003d24 <_ZN7SoC_EKF17set_update_matrixEv+0x148>)
 8003ce6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    _Q_matrix[SoC] = default_Q_value;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a0e      	ldr	r2, [pc, #56]	; (8003d28 <_ZN7SoC_EKF17set_update_matrixEv+0x14c>)
 8003cee:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    _Q_matrix[ttc1] = _P_matrix[ttc1];
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    _Q_matrix[ttc2] = _P_matrix[ttc2];
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    _R_coeff = default_R_value;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a07      	ldr	r2, [pc, #28]	; (8003d2c <_ZN7SoC_EKF17set_update_matrixEv+0x150>)
 8003d0e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 8003d12:	bf00      	nop
 8003d14:	3708      	adds	r7, #8
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	42700000 	.word	0x42700000
 8003d20:	3ba3d70a 	.word	0x3ba3d70a
 8003d24:	3dcccccd 	.word	0x3dcccccd
 8003d28:	3951b717 	.word	0x3951b717
 8003d2c:	48f42400 	.word	0x48f42400

08003d30 <_ZN7SoC_EKF21set_filter_covarianceEffff>:

void SoC_EKF::set_filter_covariance(float R, float Q_soc, float Q_v1, float Q_v2)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b087      	sub	sp, #28
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6178      	str	r0, [r7, #20]
 8003d38:	ed87 0a04 	vstr	s0, [r7, #16]
 8003d3c:	edc7 0a03 	vstr	s1, [r7, #12]
 8003d40:	ed87 1a02 	vstr	s2, [r7, #8]
 8003d44:	edc7 1a01 	vstr	s3, [r7, #4]
    _R_coeff = R;
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    _Q_matrix[SoC] = Q_soc;
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    _Q_matrix[Vttc1] = Q_v1;
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	68ba      	ldr	r2, [r7, #8]
 8003d5c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    _Q_matrix[Vttc2] = Q_v2;
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 8003d68:	bf00      	nop
 8003d6a:	371c      	adds	r7, #28
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <_ZN7SoC_EKF6updateERKfS1_>:

void SoC_EKF::update(const float &Current, const float &Voltage)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b08c      	sub	sp, #48	; 0x30
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
//    }
//    else {
//        set_filter_covariance(default_R_value, default_Q_value);
//    }
    // Predict
    _State_vector[SoC] =  _State_vector[SoC] * _A_matrix[SoC] + Current * _B_matrix[SoC];
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003d8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	edd3 6a00 	vldr	s13, [r3]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003d9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003da0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
    _State_vector[ttc1] =  _State_vector[ttc1] * _A_matrix[ttc1] + Current * _B_matrix[ttc1];
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003db6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	edd3 6a00 	vldr	s13, [r3]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003dc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003dca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
    _State_vector[ttc2] =  _State_vector[ttc2] * _A_matrix[ttc2] + Current * _B_matrix[ttc2];
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003de0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	edd3 6a00 	vldr	s13, [r3]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8003df0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003df4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0

    // Covariance matrix
    _P_matrix[SoC] =  _A_matrix[SoC]  * _A_matrix[SoC] *  _P_matrix[SoC]  + _Q_matrix[SoC];
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003e0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003e14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8003e1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
    _P_matrix[ttc1] = _A_matrix[ttc1] * _A_matrix[ttc1] * _P_matrix[ttc1] + _Q_matrix[ttc1];
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003e34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8003e3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8003e48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
    _P_matrix[ttc2] = _A_matrix[ttc2] * _A_matrix[ttc2] * _P_matrix[ttc2] + _Q_matrix[ttc2];
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003e5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003e68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8003e72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94

    // Predict Opec circiut voltage single call voltage based on SoC
    float Voltage_predict_OCV = horner(_battery.battery_ocv_poli, SOC_OCV_poli_coeff_lenght, &_State_vector[SoC]);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f103 0020 	add.w	r0, r3, #32
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	33a8      	adds	r3, #168	; 0xa8
 8003e86:	461a      	mov	r2, r3
 8003e88:	2109      	movs	r1, #9
 8003e8a:	f000 f9a4 	bl	80041d6 <_Z6hornerPKfjS0_>
 8003e8e:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

    float Voltage_predict = Voltage_predict_OCV - _State_vector[Vttc1]/_battery.cell_in_parallel
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	edd3 6a2b 	vldr	s13, [r3, #172]	; 0xac
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	ee07 3a90 	vmov	s15, r3
 8003ea0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ea8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003eac:	ee37 7a67 	vsub.f32	s14, s14, s15
            - _State_vector[Vttc2]/_battery.cell_in_parallel
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	ed93 6a2c 	vldr	s12, [r3, #176]	; 0xb0
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	ee07 3a90 	vmov	s15, r3
 8003ebe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ec2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003ec6:	ee37 7a67 	vsub.f32	s14, s14, s15
            - (Current) * _battery.battery_equivalent_model[Rs]
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	edd3 6a00 	vldr	s13, [r3]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	edd3 7a02 	vldr	s15, [r3, #8]
 8003ed6:	ee66 6aa7 	vmul.f32	s13, s13, s15
                        *_battery.cell_in_series
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	ee07 3a90 	vmov	s15, r3
 8003ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ee6:	ee26 6aa7 	vmul.f32	s12, s13, s15
                        /_battery.cell_in_parallel; // for multiple cell voltage
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	ee07 3a90 	vmov	s15, r3
 8003ef2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ef6:	eec6 7a26 	vdiv.f32	s15, s12, s13
    float Voltage_predict = Voltage_predict_OCV - _State_vector[Vttc1]/_battery.cell_in_parallel
 8003efa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003efe:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    float innovation = (Voltage) - Voltage_predict;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	ed93 7a00 	vldr	s14, [r3]
 8003f08:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003f0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f10:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    float H = horner(_battery.battery_d_ocv_poli, SOC_OCV_poli_coeff_lenght - 1, &_State_vector[SoC]);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f103 0044 	add.w	r0, r3, #68	; 0x44
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	33a8      	adds	r3, #168	; 0xa8
 8003f1e:	461a      	mov	r2, r3
 8003f20:	2108      	movs	r1, #8
 8003f22:	f000 f958 	bl	80041d6 <_Z6hornerPKfjS0_>
 8003f26:	ed87 0a08 	vstr	s0, [r7, #32]

    float S = H *  _P_matrix[SoC] * H + _R_coeff;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8003f30:	edd7 7a08 	vldr	s15, [r7, #32]
 8003f34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f38:	edd7 7a08 	vldr	s15, [r7, #32]
 8003f3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8003f46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f4a:	edc7 7a07 	vstr	s15, [r7, #28]

    float Kf = _P_matrix[SoC] * H * (1/S);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8003f54:	edd7 7a08 	vldr	s15, [r7, #32]
 8003f58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f5c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8003f60:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f64:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f6c:	edc7 7a06 	vstr	s15, [r7, #24]

    _State_vector[SoC] += Kf*innovation;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8003f76:	edd7 6a06 	vldr	s13, [r7, #24]
 8003f7a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003f7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8

    _P_matrix[SoC] = (1 - Kf*H) * _P_matrix[SoC];
 8003f8c:	ed97 7a06 	vldr	s14, [r7, #24]
 8003f90:	edd7 7a08 	vldr	s15, [r7, #32]
 8003f94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f98:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003f9c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8003fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c

    // to ensure that (0.0 <= SoC <= 1.0)
    _State_vector[SoC] = std::clamp(_State_vector[SoC], 0.00f, 1.00f);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	33a8      	adds	r3, #168	; 0xa8
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	613a      	str	r2, [r7, #16]
 8003fba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003fbe:	617a      	str	r2, [r7, #20]
 8003fc0:	f107 0214 	add.w	r2, r7, #20
 8003fc4:	f107 0110 	add.w	r1, r7, #16
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f000 f932 	bl	8004232 <_ZSt5clampIfERKT_S2_S2_S2_>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8003fd8:	bf00      	nop
 8003fda:	3730      	adds	r7, #48	; 0x30
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf>:

void SoC_EKF::update_SoC_based_on_voltage(const float &Voltage)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
    // set low observation noice covariance to calculate faster voltage soc prediction

    set_time_sampling(100.0f);
 8003fea:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8004078 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x98>
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 f897 	bl	8004122 <_ZN7SoC_EKF17set_time_samplingEf>
    set_update_matrix();
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f7ff fdf1 	bl	8003bdc <_ZN7SoC_EKF17set_update_matrixEv>
    set_filter_covariance(1);
 8003ffa:	eddf 1a20 	vldr	s3, [pc, #128]	; 800407c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 8003ffe:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 800407c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 8004002:	eddf 0a1f 	vldr	s1, [pc, #124]	; 8004080 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa0>
 8004006:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7ff fe90 	bl	8003d30 <_ZN7SoC_EKF21set_filter_covarianceEffff>

    for(int i=0; i < 10e3; ++i){
 8004010:	2300      	movs	r3, #0
 8004012:	60fb      	str	r3, [r7, #12]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	ee07 3a90 	vmov	s15, r3
 800401a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800401e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004084 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa4>
 8004022:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800402a:	d50d      	bpl.n	8004048 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x68>
        update(0, Voltage);
 800402c:	f04f 0300 	mov.w	r3, #0
 8004030:	60bb      	str	r3, [r7, #8]
 8004032:	f107 0308 	add.w	r3, r7, #8
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	4619      	mov	r1, r3
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f7ff fe9a 	bl	8003d74 <_ZN7SoC_EKF6updateERKfS1_>
    for(int i=0; i < 10e3; ++i){
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	3301      	adds	r3, #1
 8004044:	60fb      	str	r3, [r7, #12]
 8004046:	e7e5      	b.n	8004014 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x34>
    }

    set_filter_covariance();
 8004048:	eddf 1a0c 	vldr	s3, [pc, #48]	; 800407c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 800404c:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 800407c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 8004050:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8004080 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa0>
 8004054:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8004088 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa8>
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f7ff fe69 	bl	8003d30 <_ZN7SoC_EKF21set_filter_covarianceEffff>
    set_time_sampling(0.05f);
 800405e:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800408c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xac>
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f85d 	bl	8004122 <_ZN7SoC_EKF17set_time_samplingEf>
    set_update_matrix();
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f7ff fdb7 	bl	8003bdc <_ZN7SoC_EKF17set_update_matrixEv>
}
 800406e:	bf00      	nop
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	42c80000 	.word	0x42c80000
 800407c:	3dcccccd 	.word	0x3dcccccd
 8004080:	3951b717 	.word	0x3951b717
 8004084:	461c4000 	.word	0x461c4000
 8004088:	48f42400 	.word	0x48f42400
 800408c:	3d4ccccd 	.word	0x3d4ccccd

08004090 <_ZSt4copyIPKfPfET0_T_S4_S3_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8004090:	b590      	push	{r4, r7, lr}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f000 f8ef 	bl	8004280 <_ZSt12__miter_baseIPKfET_S2_>
 80040a2:	4604      	mov	r4, r0
 80040a4:	68b8      	ldr	r0, [r7, #8]
 80040a6:	f000 f8eb 	bl	8004280 <_ZSt12__miter_baseIPKfET_S2_>
 80040aa:	4603      	mov	r3, r0
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	4619      	mov	r1, r3
 80040b0:	4620      	mov	r0, r4
 80040b2:	f000 f8f0 	bl	8004296 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 80040b6:	4603      	mov	r3, r0
    }
 80040b8:	4618      	mov	r0, r3
 80040ba:	3714      	adds	r7, #20
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd90      	pop	{r4, r7, pc}

080040c0 <_ZN7SoC_EKF32set_single_cell_equivalent_modelEPKf>:

void SoC_EKF::set_single_cell_equivalent_model(const float *battery_model){
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
    std::copy(battery_model, battery_model+6, _battery.battery_equivalent_model);
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	f103 0118 	add.w	r1, r3, #24
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	3308      	adds	r3, #8
 80040d4:	461a      	mov	r2, r3
 80040d6:	6838      	ldr	r0, [r7, #0]
 80040d8:	f7ff ffda 	bl	8004090 <_ZSt4copyIPKfPfET0_T_S4_S3_>
};
 80040dc:	bf00      	nop
 80040de:	3708      	adds	r7, #8
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <_ZN7SoC_EKF15set_initial_SoCEf>:

void SoC_EKF::set_initial_SoC(float aSoC){
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	ed87 0a00 	vstr	s0, [r7]
    _State_vector[SoC] = aSoC;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <_ZN7SoC_EKF16set_full_batteryEv>:

void SoC_EKF::set_full_battery()
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
    _State_vector[SoC] = 1.00f;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004112:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
};
 8004116:	bf00      	nop
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <_ZN7SoC_EKF17set_time_samplingEf>:

void SoC_EKF::set_time_sampling(float Ts){
 8004122:	b480      	push	{r7}
 8004124:	b083      	sub	sp, #12
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
 800412a:	ed87 0a00 	vstr	s0, [r7]
    _Ts = Ts;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	683a      	ldr	r2, [r7, #0]
 8004132:	671a      	str	r2, [r3, #112]	; 0x70
};
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <_ZN7SoC_EKF25set_battery_configurationEOjS0_>:

void SoC_EKF::set_battery_configuration(unsigned int &&s, unsigned int &&p){
 8004140:	b480      	push	{r7}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
    _battery.cell_in_parallel = p;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	601a      	str	r2, [r3, #0]
    _battery.cell_in_series = s;
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	605a      	str	r2, [r3, #4]
};
 800415c:	bf00      	nop
 800415e:	3714      	adds	r7, #20
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj>:

void SoC_EKF::set_single_cell_ocv_polinomial(const float *battery_ocv, unsigned int number_of_coef){
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	607a      	str	r2, [r7, #4]

    std::copy(battery_ocv, battery_ocv + number_of_coef, _battery.battery_ocv_poli);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	68ba      	ldr	r2, [r7, #8]
 800417a:	18d1      	adds	r1, r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	3320      	adds	r3, #32
 8004180:	461a      	mov	r2, r3
 8004182:	68b8      	ldr	r0, [r7, #8]
 8004184:	f7ff ff84 	bl	8004090 <_ZSt4copyIPKfPfET0_T_S4_S3_>

    for(unsigned int ocv_poly_iter = 0; ocv_poly_iter < number_of_coef - 1; ocv_poly_iter++){
 8004188:	2300      	movs	r3, #0
 800418a:	617b      	str	r3, [r7, #20]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3b01      	subs	r3, #1
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	429a      	cmp	r2, r3
 8004194:	d21b      	bcs.n	80041ce <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj+0x66>
        _battery.battery_d_ocv_poli[ocv_poly_iter] = static_cast<float>(number_of_coef - ocv_poly_iter - 1) * battery_ocv[ocv_poly_iter];
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	3b01      	subs	r3, #1
 800419e:	ee07 3a90 	vmov	s15, r3
 80041a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	4413      	add	r3, r2
 80041ae:	edd3 7a00 	vldr	s15, [r3]
 80041b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	3310      	adds	r3, #16
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	4413      	add	r3, r2
 80041c0:	3304      	adds	r3, #4
 80041c2:	edc3 7a00 	vstr	s15, [r3]
    for(unsigned int ocv_poly_iter = 0; ocv_poly_iter < number_of_coef - 1; ocv_poly_iter++){
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	3301      	adds	r3, #1
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	e7de      	b.n	800418c <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj+0x24>
    }
};
 80041ce:	bf00      	nop
 80041d0:	3718      	adds	r7, #24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}

080041d6 <_Z6hornerPKfjS0_>:
    //    std::cout<<"Kf: "<<Kf <<std::endl;
    //    std::cout<<"SoC: "<<State_vector[0]<<std::endl;
}

[[nodiscard]] float horner(const float *arry, unsigned int n, const float *x)
{
 80041d6:	b480      	push	{r7}
 80041d8:	b087      	sub	sp, #28
 80041da:	af00      	add	r7, sp, #0
 80041dc:	60f8      	str	r0, [r7, #12]
 80041de:	60b9      	str	r1, [r7, #8]
 80041e0:	607a      	str	r2, [r7, #4]
    float s = 0;
 80041e2:	f04f 0300 	mov.w	r3, #0
 80041e6:	617b      	str	r3, [r7, #20]
    for(unsigned int i = 0; i < n ; i++){
 80041e8:	2300      	movs	r3, #0
 80041ea:	613b      	str	r3, [r7, #16]
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d214      	bcs.n	800421e <_Z6hornerPKfjS0_+0x48>
        s = s*(*x) + arry[i];
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	ed93 7a00 	vldr	s14, [r3]
 80041fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80041fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	4413      	add	r3, r2
 800420a:	edd3 7a00 	vldr	s15, [r3]
 800420e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004212:	edc7 7a05 	vstr	s15, [r7, #20]
    for(unsigned int i = 0; i < n ; i++){
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	3301      	adds	r3, #1
 800421a:	613b      	str	r3, [r7, #16]
 800421c:	e7e6      	b.n	80041ec <_Z6hornerPKfjS0_+0x16>
    }
    return s;
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	ee07 3a90 	vmov	s15, r3
}
 8004224:	eeb0 0a67 	vmov.f32	s0, s15
 8004228:	371c      	adds	r7, #28
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr

08004232 <_ZSt5clampIfERKT_S2_S2_S2_>:
   *  @param  __hi   An upper limit of arbitrary type.
   *  @return max(__val, __lo) if __val < __hi or min(__val, __hi) otherwise.
   */
  template<typename _Tp>
    constexpr const _Tp&
    clamp(const _Tp& __val, const _Tp& __lo, const _Tp& __hi)
 8004232:	b480      	push	{r7}
 8004234:	b085      	sub	sp, #20
 8004236:	af00      	add	r7, sp, #0
 8004238:	60f8      	str	r0, [r7, #12]
 800423a:	60b9      	str	r1, [r7, #8]
 800423c:	607a      	str	r2, [r7, #4]
    {
      __glibcxx_assert(!(__hi < __lo));
      return (__val < __lo) ? __lo : (__hi < __val) ? __hi : __val;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	ed93 7a00 	vldr	s14, [r3]
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	edd3 7a00 	vldr	s15, [r3]
 800424a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800424e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004252:	d501      	bpl.n	8004258 <_ZSt5clampIfERKT_S2_S2_S2_+0x26>
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	e00d      	b.n	8004274 <_ZSt5clampIfERKT_S2_S2_S2_+0x42>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	ed93 7a00 	vldr	s14, [r3]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	edd3 7a00 	vldr	s15, [r3]
 8004264:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800426c:	d501      	bpl.n	8004272 <_ZSt5clampIfERKT_S2_S2_S2_+0x40>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	e000      	b.n	8004274 <_ZSt5clampIfERKT_S2_S2_S2_+0x42>
 8004272:	68fb      	ldr	r3, [r7, #12]
    }
 8004274:	4618      	mov	r0, r3
 8004276:	3714      	adds	r7, #20
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <_ZSt12__miter_baseIPKfET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4618      	mov	r0, r3
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr

08004296 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8004296:	b5b0      	push	{r4, r5, r7, lr}
 8004298:	b084      	sub	sp, #16
 800429a:	af00      	add	r7, sp, #0
 800429c:	60f8      	str	r0, [r7, #12]
 800429e:	60b9      	str	r1, [r7, #8]
 80042a0:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80042a2:	68f8      	ldr	r0, [r7, #12]
 80042a4:	f000 f81a 	bl	80042dc <_ZSt12__niter_baseIPKfET_S2_>
 80042a8:	4604      	mov	r4, r0
 80042aa:	68b8      	ldr	r0, [r7, #8]
 80042ac:	f000 f816 	bl	80042dc <_ZSt12__niter_baseIPKfET_S2_>
 80042b0:	4605      	mov	r5, r0
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f000 f81c 	bl	80042f2 <_ZSt12__niter_baseIPfET_S1_>
 80042ba:	4603      	mov	r3, r0
 80042bc:	461a      	mov	r2, r3
 80042be:	4629      	mov	r1, r5
 80042c0:	4620      	mov	r0, r4
 80042c2:	f000 f821 	bl	8004308 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>
 80042c6:	4602      	mov	r2, r0
 80042c8:	1d3b      	adds	r3, r7, #4
 80042ca:	4611      	mov	r1, r2
 80042cc:	4618      	mov	r0, r3
 80042ce:	f000 f82b 	bl	8004328 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 80042d2:	4603      	mov	r3, r0
    }
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bdb0      	pop	{r4, r5, r7, pc}

080042dc <_ZSt12__niter_baseIPKfET_S2_>:
    __niter_base(_Iterator __it)
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
    { return __it; }
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4618      	mov	r0, r3
 80042e8:	370c      	adds	r7, #12
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr

080042f2 <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 80042f2:	b480      	push	{r7}
 80042f4:	b083      	sub	sp, #12
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
    { return __it; }
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4618      	mov	r0, r3
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr

08004308 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	68b9      	ldr	r1, [r7, #8]
 8004318:	68f8      	ldr	r0, [r7, #12]
 800431a:	f000 f811 	bl	8004340 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>
 800431e:	4603      	mov	r3, r0
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
    { return __res; }
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	4618      	mov	r0, r3
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
      if (std::is_constant_evaluated())
 800434c:	f7fc fe94 	bl	8001078 <_ZSt21is_constant_evaluatedv>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d006      	beq.n	8004364 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_+0x24>
	  __copy_m(__first, __last, __result);
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	68b9      	ldr	r1, [r7, #8]
 800435a:	68f8      	ldr	r0, [r7, #12]
 800435c:	f000 f80d 	bl	800437a <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_>
 8004360:	4603      	mov	r3, r0
 8004362:	e006      	b.n	8004372 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_+0x32>
			      _Category>::__copy_m(__first, __last, __result);
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	68b9      	ldr	r1, [r7, #8]
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 f829 	bl	80043c0 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 800436e:	4603      	mov	r3, r0
 8004370:	bf00      	nop
    }
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_>:
	__copy_m(_II __first, _II __last, _OI __result)
 800437a:	b480      	push	{r7}
 800437c:	b087      	sub	sp, #28
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	109b      	asrs	r3, r3, #2
 800438e:	617b      	str	r3, [r7, #20]
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	2b00      	cmp	r3, #0
 8004394:	dd0d      	ble.n	80043b2 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_+0x38>
	      *__result = *__first;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	601a      	str	r2, [r3, #0]
	      ++__first;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	3304      	adds	r3, #4
 80043a2:	60fb      	str	r3, [r7, #12]
	      ++__result;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	3304      	adds	r3, #4
 80043a8:	607b      	str	r3, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	3b01      	subs	r3, #1
 80043ae:	617b      	str	r3, [r7, #20]
 80043b0:	e7ee      	b.n	8004390 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_+0x16>
	  return __result;
 80043b2:	687b      	ldr	r3, [r7, #4]
	}
 80043b4:	4618      	mov	r0, r3
 80043b6:	371c      	adds	r7, #28
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b086      	sub	sp, #24
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 80043cc:	68ba      	ldr	r2, [r7, #8]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	109b      	asrs	r3, r3, #2
 80043d4:	617b      	str	r3, [r7, #20]
	  if (_Num)
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d006      	beq.n	80043ea <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	461a      	mov	r2, r3
 80043e2:	68f9      	ldr	r1, [r7, #12]
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f00f faf0 	bl	80139ca <memmove>
	  return __result + _Num;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	4413      	add	r3, r2
	}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3718      	adds	r7, #24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <_ZN7SoC_EKF7get_SoCEv>:
    // negative current -> charge
    void update(const float &Current, const float &Voltage);

    void update_SoC_based_on_voltage(const float &Voltage);
    
    [[nodiscard]] float get_SoC(){return _State_vector[SoC];};
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004408:	ee07 3a90 	vmov	s15, r3
 800440c:	eeb0 0a67 	vmov.f32	s0, s15
 8004410:	370c      	adds	r7, #12
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
	...

0800441c <_Z17calculate_currentv>:
float max_divided_current_sensor_output_voltage = ((float)(CS_MAX_OUTPUT_VOLTAGE * RESISTOR_2) / (float)(RESISTOR_1 + RESISTOR_2)) / 1000.0;
float current_sensor_volts_to_amper = ((float)(CS_MVOLT_TO_AMPER * RESISTOR_2) / (float)(RESISTOR_1 + RESISTOR_2)) / 1000.0;
float output_current_factor = max_divided_current_sensor_output_voltage / 4096.0 * (1.0 / current_sensor_volts_to_amper);

void calculate_current()
{
 800441c:	b480      	push	{r7}
 800441e:	b087      	sub	sp, #28
 8004420:	af00      	add	r7, sp, #0
	float raw_sum = 0, raw_max = INT32_MIN, raw_min = INT32_MAX, avarage_adc;
 8004422:	f04f 0300 	mov.w	r3, #0
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	f04f 434f 	mov.w	r3, #3472883712	; 0xcf000000
 800442c:	613b      	str	r3, [r7, #16]
 800442e:	f04f 439e 	mov.w	r3, #1325400064	; 0x4f000000
 8004432:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < NUMBER_OF_CS_SAMPLES; i++)
 8004434:	2300      	movs	r3, #0
 8004436:	60bb      	str	r3, [r7, #8]
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b63      	cmp	r3, #99	; 0x63
 800443c:	dc3f      	bgt.n	80044be <_Z17calculate_currentv+0xa2>
	{
		int16_t raw_value = data.current.adc[i];
 800443e:	4a42      	ldr	r2, [pc, #264]	; (8004548 <_Z17calculate_currentv+0x12c>)
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	330e      	adds	r3, #14
 8004444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004448:	80fb      	strh	r3, [r7, #6]
		raw_sum += raw_value;
 800444a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800444e:	ee07 3a90 	vmov	s15, r3
 8004452:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004456:	ed97 7a05 	vldr	s14, [r7, #20]
 800445a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800445e:	edc7 7a05 	vstr	s15, [r7, #20]
		if(raw_value > raw_max) raw_max = raw_value;
 8004462:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004466:	ee07 3a90 	vmov	s15, r3
 800446a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800446e:	ed97 7a04 	vldr	s14, [r7, #16]
 8004472:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800447a:	d507      	bpl.n	800448c <_Z17calculate_currentv+0x70>
 800447c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004480:	ee07 3a90 	vmov	s15, r3
 8004484:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004488:	edc7 7a04 	vstr	s15, [r7, #16]
		if(raw_value < raw_min) raw_min = raw_value;
 800448c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004490:	ee07 3a90 	vmov	s15, r3
 8004494:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004498:	ed97 7a03 	vldr	s14, [r7, #12]
 800449c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a4:	dd07      	ble.n	80044b6 <_Z17calculate_currentv+0x9a>
 80044a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044aa:	ee07 3a90 	vmov	s15, r3
 80044ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044b2:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < NUMBER_OF_CS_SAMPLES; i++)
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	3301      	adds	r3, #1
 80044ba:	60bb      	str	r3, [r7, #8]
 80044bc:	e7bc      	b.n	8004438 <_Z17calculate_currentv+0x1c>
	}
	avarage_adc = raw_sum / NUMBER_OF_CS_SAMPLES;
 80044be:	ed97 7a05 	vldr	s14, [r7, #20]
 80044c2:	eddf 6a22 	vldr	s13, [pc, #136]	; 800454c <_Z17calculate_currentv+0x130>
 80044c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80044ca:	edc7 7a00 	vstr	s15, [r7]

	avarage_adc -= NEUTRAL_CURRENT_SENSOR;
 80044ce:	edd7 7a00 	vldr	s15, [r7]
 80044d2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004550 <_Z17calculate_currentv+0x134>
 80044d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80044da:	edc7 7a00 	vstr	s15, [r7]
	raw_max -= NEUTRAL_CURRENT_SENSOR;
 80044de:	edd7 7a04 	vldr	s15, [r7, #16]
 80044e2:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8004550 <_Z17calculate_currentv+0x134>
 80044e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80044ea:	edc7 7a04 	vstr	s15, [r7, #16]
	raw_min -= NEUTRAL_CURRENT_SENSOR;
 80044ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80044f2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004550 <_Z17calculate_currentv+0x134>
 80044f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80044fa:	edc7 7a03 	vstr	s15, [r7, #12]

	data.current.value = avarage_adc * output_current_factor;
 80044fe:	4b15      	ldr	r3, [pc, #84]	; (8004554 <_Z17calculate_currentv+0x138>)
 8004500:	ed93 7a00 	vldr	s14, [r3]
 8004504:	edd7 7a00 	vldr	s15, [r7]
 8004508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800450c:	4b0e      	ldr	r3, [pc, #56]	; (8004548 <_Z17calculate_currentv+0x12c>)
 800450e:	edc3 7a72 	vstr	s15, [r3, #456]	; 0x1c8
	data.current.value_max = (float)raw_max * output_current_factor;
 8004512:	4b10      	ldr	r3, [pc, #64]	; (8004554 <_Z17calculate_currentv+0x138>)
 8004514:	ed93 7a00 	vldr	s14, [r3]
 8004518:	edd7 7a04 	vldr	s15, [r7, #16]
 800451c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004520:	4b09      	ldr	r3, [pc, #36]	; (8004548 <_Z17calculate_currentv+0x12c>)
 8004522:	edc3 7a73 	vstr	s15, [r3, #460]	; 0x1cc
	data.current.value_min = (float)raw_min * output_current_factor;
 8004526:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <_Z17calculate_currentv+0x138>)
 8004528:	ed93 7a00 	vldr	s14, [r3]
 800452c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004530:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004534:	4b04      	ldr	r3, [pc, #16]	; (8004548 <_Z17calculate_currentv+0x12c>)
 8004536:	edc3 7a74 	vstr	s15, [r3, #464]	; 0x1d0
		chargingState = 1;
	}else if (outputCurrent >= 0 || HAL_GPIO_ReadPin(LED_2_GPIO_Port, LED_2_Pin) == 1){
		chargingState = 0;
	}*/

}
 800453a:	bf00      	nop
 800453c:	371c      	adds	r7, #28
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	20001424 	.word	0x20001424
 800454c:	42c80000 	.word	0x42c80000
 8004550:	4501b000 	.word	0x4501b000
 8004554:	20003f00 	.word	0x20003f00

08004558 <_Z18start_soc_functionPv>:

void start_soc_function(void *argument){
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
	data.soc.main.set_single_cell_equivalent_model(ICR18650);
 8004560:	4933      	ldr	r1, [pc, #204]	; (8004630 <_Z18start_soc_functionPv+0xd8>)
 8004562:	4834      	ldr	r0, [pc, #208]	; (8004634 <_Z18start_soc_functionPv+0xdc>)
 8004564:	f7ff fdac 	bl	80040c0 <_ZN7SoC_EKF32set_single_cell_equivalent_modelEPKf>
	data.soc.main.set_single_cell_ocv_polinomial(Li_Ion_ocv, Li_Ion_ocv_length);
 8004568:	2209      	movs	r2, #9
 800456a:	4933      	ldr	r1, [pc, #204]	; (8004638 <_Z18start_soc_functionPv+0xe0>)
 800456c:	4831      	ldr	r0, [pc, #196]	; (8004634 <_Z18start_soc_functionPv+0xdc>)
 800456e:	f7ff fdfb 	bl	8004168 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj>
	data.soc.main.set_battery_configuration(1, 2);
 8004572:	2301      	movs	r3, #1
 8004574:	613b      	str	r3, [r7, #16]
 8004576:	2302      	movs	r3, #2
 8004578:	617b      	str	r3, [r7, #20]
 800457a:	f107 0214 	add.w	r2, r7, #20
 800457e:	f107 0310 	add.w	r3, r7, #16
 8004582:	4619      	mov	r1, r3
 8004584:	482b      	ldr	r0, [pc, #172]	; (8004634 <_Z18start_soc_functionPv+0xdc>)
 8004586:	f7ff fddb 	bl	8004140 <_ZN7SoC_EKF25set_battery_configurationEOjS0_>
	data.soc.main.set_time_sampling(0.03f);
 800458a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800463c <_Z18start_soc_functionPv+0xe4>
 800458e:	4829      	ldr	r0, [pc, #164]	; (8004634 <_Z18start_soc_functionPv+0xdc>)
 8004590:	f7ff fdc7 	bl	8004122 <_ZN7SoC_EKF17set_time_samplingEf>
	data.soc.main.set_update_matrix();
 8004594:	4827      	ldr	r0, [pc, #156]	; (8004634 <_Z18start_soc_functionPv+0xdc>)
 8004596:	f7ff fb21 	bl	8003bdc <_ZN7SoC_EKF17set_update_matrixEv>
	data.soc.main.set_initial_SoC(0.5);
 800459a:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800459e:	4825      	ldr	r0, [pc, #148]	; (8004634 <_Z18start_soc_functionPv+0xdc>)
 80045a0:	f7ff fda0 	bl	80040e4 <_ZN7SoC_EKF15set_initial_SoCEf>

	osDelay(100);
 80045a4:	2064      	movs	r0, #100	; 0x64
 80045a6:	f00b fcc3 	bl	800ff30 <osDelay>

	float temp_voltage = (float)data.voltages.cells[0] / 10'000.0f;
 80045aa:	4b25      	ldr	r3, [pc, #148]	; (8004640 <_Z18start_soc_functionPv+0xe8>)
 80045ac:	881b      	ldrh	r3, [r3, #0]
 80045ae:	ee07 3a90 	vmov	s15, r3
 80045b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80045b6:	eddf 6a23 	vldr	s13, [pc, #140]	; 8004644 <_Z18start_soc_functionPv+0xec>
 80045ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045be:	edc7 7a03 	vstr	s15, [r7, #12]
	data.soc.main.update_SoC_based_on_voltage(temp_voltage);
 80045c2:	f107 030c 	add.w	r3, r7, #12
 80045c6:	4619      	mov	r1, r3
 80045c8:	481a      	ldr	r0, [pc, #104]	; (8004634 <_Z18start_soc_functionPv+0xdc>)
 80045ca:	f7ff fd09 	bl	8003fe0 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf>

	for(;;){
		osDelay(30);
 80045ce:	201e      	movs	r0, #30
 80045d0:	f00b fcae 	bl	800ff30 <osDelay>

		calculate_current();
 80045d4:	f7ff ff22 	bl	800441c <_Z17calculate_currentv>

		float temp_voltage = (float)data.voltages.cells[0] / 10'000.0f;
 80045d8:	4b19      	ldr	r3, [pc, #100]	; (8004640 <_Z18start_soc_functionPv+0xe8>)
 80045da:	881b      	ldrh	r3, [r3, #0]
 80045dc:	ee07 3a90 	vmov	s15, r3
 80045e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80045e4:	eddf 6a17 	vldr	s13, [pc, #92]	; 8004644 <_Z18start_soc_functionPv+0xec>
 80045e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80045ec:	edc7 7a02 	vstr	s15, [r7, #8]
		data.soc.main.update(data.current.value, temp_voltage);
 80045f0:	f107 0308 	add.w	r3, r7, #8
 80045f4:	461a      	mov	r2, r3
 80045f6:	4914      	ldr	r1, [pc, #80]	; (8004648 <_Z18start_soc_functionPv+0xf0>)
 80045f8:	480e      	ldr	r0, [pc, #56]	; (8004634 <_Z18start_soc_functionPv+0xdc>)
 80045fa:	f7ff fbbb 	bl	8003d74 <_ZN7SoC_EKF6updateERKfS1_>
		data.soc.value = data.soc.main.get_SoC();
 80045fe:	480d      	ldr	r0, [pc, #52]	; (8004634 <_Z18start_soc_functionPv+0xdc>)
 8004600:	f7ff fefb 	bl	80043fa <_ZN7SoC_EKF7get_SoCEv>
 8004604:	eef0 7a40 	vmov.f32	s15, s0
 8004608:	4b0d      	ldr	r3, [pc, #52]	; (8004640 <_Z18start_soc_functionPv+0xe8>)
 800460a:	edc3 7aa2 	vstr	s15, [r3, #648]	; 0x288
		data.soc.value_can = (uint8_t)(data.soc.value * 100);
 800460e:	4b0c      	ldr	r3, [pc, #48]	; (8004640 <_Z18start_soc_functionPv+0xe8>)
 8004610:	edd3 7aa2 	vldr	s15, [r3, #648]	; 0x288
 8004614:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800464c <_Z18start_soc_functionPv+0xf4>
 8004618:	ee67 7a87 	vmul.f32	s15, s15, s14
 800461c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004620:	edc7 7a00 	vstr	s15, [r7]
 8004624:	783b      	ldrb	r3, [r7, #0]
 8004626:	b2da      	uxtb	r2, r3
 8004628:	4b05      	ldr	r3, [pc, #20]	; (8004640 <_Z18start_soc_functionPv+0xe8>)
 800462a:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c

	}
 800462e:	e7ce      	b.n	80045ce <_Z18start_soc_functionPv+0x76>
 8004630:	08016c0c 	.word	0x08016c0c
 8004634:	200015f8 	.word	0x200015f8
 8004638:	08016c24 	.word	0x08016c24
 800463c:	3cf5c28f 	.word	0x3cf5c28f
 8004640:	20001424 	.word	0x20001424
 8004644:	461c4000 	.word	0x461c4000
 8004648:	200015ec 	.word	0x200015ec
 800464c:	42c80000 	.word	0x42c80000

08004650 <_Z41__static_initialization_and_destruction_0ii>:
}
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d117      	bne.n	8004690 <_Z41__static_initialization_and_destruction_0ii+0x40>
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004666:	4293      	cmp	r3, r2
 8004668:	d112      	bne.n	8004690 <_Z41__static_initialization_and_destruction_0ii+0x40>
float output_current_factor = max_divided_current_sensor_output_voltage / 4096.0 * (1.0 / current_sensor_volts_to_amper);
 800466a:	4b0c      	ldr	r3, [pc, #48]	; (800469c <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800466c:	edd3 7a00 	vldr	s15, [r3]
 8004670:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80046a0 <_Z41__static_initialization_and_destruction_0ii+0x50>
 8004674:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004678:	4b0a      	ldr	r3, [pc, #40]	; (80046a4 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 800467a:	edd3 6a00 	vldr	s13, [r3]
 800467e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004682:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800468a:	4b07      	ldr	r3, [pc, #28]	; (80046a8 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800468c:	edc3 7a00 	vstr	s15, [r3]
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr
 800469c:	20000200 	.word	0x20000200
 80046a0:	45800000 	.word	0x45800000
 80046a4:	20000204 	.word	0x20000204
 80046a8:	20003f00 	.word	0x20003f00

080046ac <_GLOBAL__sub_I_max_divided_current_sensor_output_voltage>:
 80046ac:	b580      	push	{r7, lr}
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80046b4:	2001      	movs	r0, #1
 80046b6:	f7ff ffcb 	bl	8004650 <_Z41__static_initialization_and_destruction_0ii>
 80046ba:	bd80      	pop	{r7, pc}

080046bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046c2:	4b11      	ldr	r3, [pc, #68]	; (8004708 <HAL_MspInit+0x4c>)
 80046c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046c6:	4a10      	ldr	r2, [pc, #64]	; (8004708 <HAL_MspInit+0x4c>)
 80046c8:	f043 0301 	orr.w	r3, r3, #1
 80046cc:	6613      	str	r3, [r2, #96]	; 0x60
 80046ce:	4b0e      	ldr	r3, [pc, #56]	; (8004708 <HAL_MspInit+0x4c>)
 80046d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046d2:	f003 0301 	and.w	r3, r3, #1
 80046d6:	607b      	str	r3, [r7, #4]
 80046d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046da:	4b0b      	ldr	r3, [pc, #44]	; (8004708 <HAL_MspInit+0x4c>)
 80046dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046de:	4a0a      	ldr	r2, [pc, #40]	; (8004708 <HAL_MspInit+0x4c>)
 80046e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046e4:	6593      	str	r3, [r2, #88]	; 0x58
 80046e6:	4b08      	ldr	r3, [pc, #32]	; (8004708 <HAL_MspInit+0x4c>)
 80046e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ee:	603b      	str	r3, [r7, #0]
 80046f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80046f2:	2200      	movs	r2, #0
 80046f4:	210f      	movs	r1, #15
 80046f6:	f06f 0001 	mvn.w	r0, #1
 80046fa:	f003 f91f 	bl	800793c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046fe:	bf00      	nop
 8004700:	3708      	adds	r7, #8
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	40021000 	.word	0x40021000

0800470c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b0b4      	sub	sp, #208	; 0xd0
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004714:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004718:	2200      	movs	r2, #0
 800471a:	601a      	str	r2, [r3, #0]
 800471c:	605a      	str	r2, [r3, #4]
 800471e:	609a      	str	r2, [r3, #8]
 8004720:	60da      	str	r2, [r3, #12]
 8004722:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004724:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004728:	2298      	movs	r2, #152	; 0x98
 800472a:	2100      	movs	r1, #0
 800472c:	4618      	mov	r0, r3
 800472e:	f00f f966 	bl	80139fe <memset>
  if(hadc->Instance==ADC1)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a97      	ldr	r2, [pc, #604]	; (8004994 <HAL_ADC_MspInit+0x288>)
 8004738:	4293      	cmp	r3, r2
 800473a:	f040 80ad 	bne.w	8004898 <HAL_ADC_MspInit+0x18c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800473e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004742:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8004744:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8004748:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800474c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004750:	4618      	mov	r0, r3
 8004752:	f005 ffa5 	bl	800a6a0 <HAL_RCCEx_PeriphCLKConfig>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d001      	beq.n	8004760 <HAL_ADC_MspInit+0x54>
    {
      Error_Handler();
 800475c:	f7ff fa38 	bl	8003bd0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8004760:	4b8d      	ldr	r3, [pc, #564]	; (8004998 <HAL_ADC_MspInit+0x28c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	3301      	adds	r3, #1
 8004766:	4a8c      	ldr	r2, [pc, #560]	; (8004998 <HAL_ADC_MspInit+0x28c>)
 8004768:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800476a:	4b8b      	ldr	r3, [pc, #556]	; (8004998 <HAL_ADC_MspInit+0x28c>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d10b      	bne.n	800478a <HAL_ADC_MspInit+0x7e>
      __HAL_RCC_ADC_CLK_ENABLE();
 8004772:	4b8a      	ldr	r3, [pc, #552]	; (800499c <HAL_ADC_MspInit+0x290>)
 8004774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004776:	4a89      	ldr	r2, [pc, #548]	; (800499c <HAL_ADC_MspInit+0x290>)
 8004778:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800477c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800477e:	4b87      	ldr	r3, [pc, #540]	; (800499c <HAL_ADC_MspInit+0x290>)
 8004780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004782:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004786:	623b      	str	r3, [r7, #32]
 8004788:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800478a:	4b84      	ldr	r3, [pc, #528]	; (800499c <HAL_ADC_MspInit+0x290>)
 800478c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800478e:	4a83      	ldr	r2, [pc, #524]	; (800499c <HAL_ADC_MspInit+0x290>)
 8004790:	f043 0301 	orr.w	r3, r3, #1
 8004794:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004796:	4b81      	ldr	r3, [pc, #516]	; (800499c <HAL_ADC_MspInit+0x290>)
 8004798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	61fb      	str	r3, [r7, #28]
 80047a0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047a2:	4b7e      	ldr	r3, [pc, #504]	; (800499c <HAL_ADC_MspInit+0x290>)
 80047a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047a6:	4a7d      	ldr	r2, [pc, #500]	; (800499c <HAL_ADC_MspInit+0x290>)
 80047a8:	f043 0304 	orr.w	r3, r3, #4
 80047ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047ae:	4b7b      	ldr	r3, [pc, #492]	; (800499c <HAL_ADC_MspInit+0x290>)
 80047b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047b2:	f003 0304 	and.w	r3, r3, #4
 80047b6:	61bb      	str	r3, [r7, #24]
 80047b8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047ba:	4b78      	ldr	r3, [pc, #480]	; (800499c <HAL_ADC_MspInit+0x290>)
 80047bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047be:	4a77      	ldr	r2, [pc, #476]	; (800499c <HAL_ADC_MspInit+0x290>)
 80047c0:	f043 0302 	orr.w	r3, r3, #2
 80047c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047c6:	4b75      	ldr	r3, [pc, #468]	; (800499c <HAL_ADC_MspInit+0x290>)
 80047c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	617b      	str	r3, [r7, #20]
 80047d0:	697b      	ldr	r3, [r7, #20]
    PA7     ------> ADC1_IN12
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = THERM_1_Pin|THERM_2_Pin|THERM_3_Pin|THERM_4_Pin
 80047d2:	23f8      	movs	r3, #248	; 0xf8
 80047d4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                          |THERM_5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80047d8:	230b      	movs	r3, #11
 80047da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047de:	2300      	movs	r3, #0
 80047e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047e4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80047e8:	4619      	mov	r1, r3
 80047ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047ee:	f003 fb41 	bl	8007e74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = THERM_6_Pin|THERM_7_Pin;
 80047f2:	2330      	movs	r3, #48	; 0x30
 80047f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80047f8:	230b      	movs	r3, #11
 80047fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004804:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004808:	4619      	mov	r1, r3
 800480a:	4865      	ldr	r0, [pc, #404]	; (80049a0 <HAL_ADC_MspInit+0x294>)
 800480c:	f003 fb32 	bl	8007e74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = THERM_8_Pin;
 8004810:	2301      	movs	r3, #1
 8004812:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004816:	230b      	movs	r3, #11
 8004818:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800481c:	2300      	movs	r3, #0
 800481e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(THERM_8_GPIO_Port, &GPIO_InitStruct);
 8004822:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004826:	4619      	mov	r1, r3
 8004828:	485e      	ldr	r0, [pc, #376]	; (80049a4 <HAL_ADC_MspInit+0x298>)
 800482a:	f003 fb23 	bl	8007e74 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800482e:	4b5e      	ldr	r3, [pc, #376]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 8004830:	4a5e      	ldr	r2, [pc, #376]	; (80049ac <HAL_ADC_MspInit+0x2a0>)
 8004832:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004834:	4b5c      	ldr	r3, [pc, #368]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 8004836:	2205      	movs	r2, #5
 8004838:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800483a:	4b5b      	ldr	r3, [pc, #364]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 800483c:	2200      	movs	r2, #0
 800483e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004840:	4b59      	ldr	r3, [pc, #356]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 8004842:	2200      	movs	r2, #0
 8004844:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004846:	4b58      	ldr	r3, [pc, #352]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 8004848:	2280      	movs	r2, #128	; 0x80
 800484a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800484c:	4b56      	ldr	r3, [pc, #344]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 800484e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004852:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004854:	4b54      	ldr	r3, [pc, #336]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 8004856:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800485a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800485c:	4b52      	ldr	r3, [pc, #328]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 800485e:	2220      	movs	r2, #32
 8004860:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004862:	4b51      	ldr	r3, [pc, #324]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 8004864:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004868:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800486a:	484f      	ldr	r0, [pc, #316]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 800486c:	f003 f890 	bl	8007990 <HAL_DMA_Init>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <HAL_ADC_MspInit+0x16e>
    {
      Error_Handler();
 8004876:	f7ff f9ab 	bl	8003bd0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a4a      	ldr	r2, [pc, #296]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 800487e:	651a      	str	r2, [r3, #80]	; 0x50
 8004880:	4a49      	ldr	r2, [pc, #292]	; (80049a8 <HAL_ADC_MspInit+0x29c>)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8004886:	2200      	movs	r2, #0
 8004888:	2105      	movs	r1, #5
 800488a:	2012      	movs	r0, #18
 800488c:	f003 f856 	bl	800793c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004890:	2012      	movs	r0, #18
 8004892:	f003 f86f 	bl	8007974 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004896:	e079      	b.n	800498c <HAL_ADC_MspInit+0x280>
  else if(hadc->Instance==ADC2)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a44      	ldr	r2, [pc, #272]	; (80049b0 <HAL_ADC_MspInit+0x2a4>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d174      	bne.n	800498c <HAL_ADC_MspInit+0x280>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80048a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80048a6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80048a8:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80048ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80048b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048b4:	4618      	mov	r0, r3
 80048b6:	f005 fef3 	bl	800a6a0 <HAL_RCCEx_PeriphCLKConfig>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 80048c0:	f7ff f986 	bl	8003bd0 <Error_Handler>
    HAL_RCC_ADC_CLK_ENABLED++;
 80048c4:	4b34      	ldr	r3, [pc, #208]	; (8004998 <HAL_ADC_MspInit+0x28c>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	3301      	adds	r3, #1
 80048ca:	4a33      	ldr	r2, [pc, #204]	; (8004998 <HAL_ADC_MspInit+0x28c>)
 80048cc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80048ce:	4b32      	ldr	r3, [pc, #200]	; (8004998 <HAL_ADC_MspInit+0x28c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d10b      	bne.n	80048ee <HAL_ADC_MspInit+0x1e2>
      __HAL_RCC_ADC_CLK_ENABLE();
 80048d6:	4b31      	ldr	r3, [pc, #196]	; (800499c <HAL_ADC_MspInit+0x290>)
 80048d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048da:	4a30      	ldr	r2, [pc, #192]	; (800499c <HAL_ADC_MspInit+0x290>)
 80048dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80048e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048e2:	4b2e      	ldr	r3, [pc, #184]	; (800499c <HAL_ADC_MspInit+0x290>)
 80048e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80048ea:	613b      	str	r3, [r7, #16]
 80048ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048ee:	4b2b      	ldr	r3, [pc, #172]	; (800499c <HAL_ADC_MspInit+0x290>)
 80048f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048f2:	4a2a      	ldr	r2, [pc, #168]	; (800499c <HAL_ADC_MspInit+0x290>)
 80048f4:	f043 0302 	orr.w	r3, r3, #2
 80048f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80048fa:	4b28      	ldr	r3, [pc, #160]	; (800499c <HAL_ADC_MspInit+0x290>)
 80048fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	60fb      	str	r3, [r7, #12]
 8004904:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CURRENT_SENSOR_Pin;
 8004906:	2302      	movs	r3, #2
 8004908:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800490c:	230b      	movs	r3, #11
 800490e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004912:	2300      	movs	r3, #0
 8004914:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(CURRENT_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8004918:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800491c:	4619      	mov	r1, r3
 800491e:	4821      	ldr	r0, [pc, #132]	; (80049a4 <HAL_ADC_MspInit+0x298>)
 8004920:	f003 faa8 	bl	8007e74 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8004924:	4b23      	ldr	r3, [pc, #140]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 8004926:	4a24      	ldr	r2, [pc, #144]	; (80049b8 <HAL_ADC_MspInit+0x2ac>)
 8004928:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800492a:	4b22      	ldr	r3, [pc, #136]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 800492c:	2206      	movs	r2, #6
 800492e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004930:	4b20      	ldr	r3, [pc, #128]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 8004932:	2200      	movs	r2, #0
 8004934:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004936:	4b1f      	ldr	r3, [pc, #124]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 8004938:	2200      	movs	r2, #0
 800493a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800493c:	4b1d      	ldr	r3, [pc, #116]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 800493e:	2280      	movs	r2, #128	; 0x80
 8004940:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004942:	4b1c      	ldr	r3, [pc, #112]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 8004944:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004948:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800494a:	4b1a      	ldr	r3, [pc, #104]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 800494c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004950:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004952:	4b18      	ldr	r3, [pc, #96]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 8004954:	2220      	movs	r2, #32
 8004956:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8004958:	4b16      	ldr	r3, [pc, #88]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 800495a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800495e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004960:	4814      	ldr	r0, [pc, #80]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 8004962:	f003 f815 	bl	8007990 <HAL_DMA_Init>
 8004966:	4603      	mov	r3, r0
 8004968:	2b00      	cmp	r3, #0
 800496a:	d001      	beq.n	8004970 <HAL_ADC_MspInit+0x264>
      Error_Handler();
 800496c:	f7ff f930 	bl	8003bd0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a10      	ldr	r2, [pc, #64]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 8004974:	651a      	str	r2, [r3, #80]	; 0x50
 8004976:	4a0f      	ldr	r2, [pc, #60]	; (80049b4 <HAL_ADC_MspInit+0x2a8>)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800497c:	2200      	movs	r2, #0
 800497e:	2105      	movs	r1, #5
 8004980:	2012      	movs	r0, #18
 8004982:	f002 ffdb 	bl	800793c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004986:	2012      	movs	r0, #18
 8004988:	f002 fff4 	bl	8007974 <HAL_NVIC_EnableIRQ>
}
 800498c:	bf00      	nop
 800498e:	37d0      	adds	r7, #208	; 0xd0
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	50040000 	.word	0x50040000
 8004998:	20003f04 	.word	0x20003f04
 800499c:	40021000 	.word	0x40021000
 80049a0:	48000800 	.word	0x48000800
 80049a4:	48000400 	.word	0x48000400
 80049a8:	20001998 	.word	0x20001998
 80049ac:	40020008 	.word	0x40020008
 80049b0:	50040100 	.word	0x50040100
 80049b4:	200019f8 	.word	0x200019f8
 80049b8:	40020408 	.word	0x40020408

080049bc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b08a      	sub	sp, #40	; 0x28
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049c4:	f107 0314 	add.w	r3, r7, #20
 80049c8:	2200      	movs	r2, #0
 80049ca:	601a      	str	r2, [r3, #0]
 80049cc:	605a      	str	r2, [r3, #4]
 80049ce:	609a      	str	r2, [r3, #8]
 80049d0:	60da      	str	r2, [r3, #12]
 80049d2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a1b      	ldr	r2, [pc, #108]	; (8004a48 <HAL_CAN_MspInit+0x8c>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d130      	bne.n	8004a40 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80049de:	4b1b      	ldr	r3, [pc, #108]	; (8004a4c <HAL_CAN_MspInit+0x90>)
 80049e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e2:	4a1a      	ldr	r2, [pc, #104]	; (8004a4c <HAL_CAN_MspInit+0x90>)
 80049e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049e8:	6593      	str	r3, [r2, #88]	; 0x58
 80049ea:	4b18      	ldr	r3, [pc, #96]	; (8004a4c <HAL_CAN_MspInit+0x90>)
 80049ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049f2:	613b      	str	r3, [r7, #16]
 80049f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049f6:	4b15      	ldr	r3, [pc, #84]	; (8004a4c <HAL_CAN_MspInit+0x90>)
 80049f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049fa:	4a14      	ldr	r2, [pc, #80]	; (8004a4c <HAL_CAN_MspInit+0x90>)
 80049fc:	f043 0302 	orr.w	r3, r3, #2
 8004a00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a02:	4b12      	ldr	r3, [pc, #72]	; (8004a4c <HAL_CAN_MspInit+0x90>)
 8004a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	60fb      	str	r3, [r7, #12]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004a0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004a12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a14:	2302      	movs	r3, #2
 8004a16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004a20:	2309      	movs	r3, #9
 8004a22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a24:	f107 0314 	add.w	r3, r7, #20
 8004a28:	4619      	mov	r1, r3
 8004a2a:	4809      	ldr	r0, [pc, #36]	; (8004a50 <HAL_CAN_MspInit+0x94>)
 8004a2c:	f003 fa22 	bl	8007e74 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8004a30:	2200      	movs	r2, #0
 8004a32:	2105      	movs	r1, #5
 8004a34:	2013      	movs	r0, #19
 8004a36:	f002 ff81 	bl	800793c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8004a3a:	2013      	movs	r0, #19
 8004a3c:	f002 ff9a 	bl	8007974 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004a40:	bf00      	nop
 8004a42:	3728      	adds	r7, #40	; 0x28
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	40006400 	.word	0x40006400
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	48000400 	.word	0x48000400

08004a54 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b0aa      	sub	sp, #168	; 0xa8
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a5c:	f107 0310 	add.w	r3, r7, #16
 8004a60:	2298      	movs	r2, #152	; 0x98
 8004a62:	2100      	movs	r1, #0
 8004a64:	4618      	mov	r0, r3
 8004a66:	f00e ffca 	bl	80139fe <memset>
  if(hrtc->Instance==RTC)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a16      	ldr	r2, [pc, #88]	; (8004ac8 <HAL_RTC_MspInit+0x74>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d124      	bne.n	8004abe <HAL_RTC_MspInit+0x6a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004a74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a78:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004a7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a82:	f107 0310 	add.w	r3, r7, #16
 8004a86:	4618      	mov	r0, r3
 8004a88:	f005 fe0a 	bl	800a6a0 <HAL_RCCEx_PeriphCLKConfig>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004a92:	f7ff f89d 	bl	8003bd0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004a96:	4b0d      	ldr	r3, [pc, #52]	; (8004acc <HAL_RTC_MspInit+0x78>)
 8004a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a9c:	4a0b      	ldr	r2, [pc, #44]	; (8004acc <HAL_RTC_MspInit+0x78>)
 8004a9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004aa2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004aa6:	4b09      	ldr	r3, [pc, #36]	; (8004acc <HAL_RTC_MspInit+0x78>)
 8004aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aaa:	4a08      	ldr	r2, [pc, #32]	; (8004acc <HAL_RTC_MspInit+0x78>)
 8004aac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ab0:	6593      	str	r3, [r2, #88]	; 0x58
 8004ab2:	4b06      	ldr	r3, [pc, #24]	; (8004acc <HAL_RTC_MspInit+0x78>)
 8004ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004abe:	bf00      	nop
 8004ac0:	37a8      	adds	r7, #168	; 0xa8
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	40002800 	.word	0x40002800
 8004acc:	40021000 	.word	0x40021000

08004ad0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08a      	sub	sp, #40	; 0x28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad8:	f107 0314 	add.w	r3, r7, #20
 8004adc:	2200      	movs	r2, #0
 8004ade:	601a      	str	r2, [r3, #0]
 8004ae0:	605a      	str	r2, [r3, #4]
 8004ae2:	609a      	str	r2, [r3, #8]
 8004ae4:	60da      	str	r2, [r3, #12]
 8004ae6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a1f      	ldr	r2, [pc, #124]	; (8004b6c <HAL_SPI_MspInit+0x9c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d137      	bne.n	8004b62 <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004af2:	4b1f      	ldr	r3, [pc, #124]	; (8004b70 <HAL_SPI_MspInit+0xa0>)
 8004af4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004af6:	4a1e      	ldr	r2, [pc, #120]	; (8004b70 <HAL_SPI_MspInit+0xa0>)
 8004af8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004afc:	6613      	str	r3, [r2, #96]	; 0x60
 8004afe:	4b1c      	ldr	r3, [pc, #112]	; (8004b70 <HAL_SPI_MspInit+0xa0>)
 8004b00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b06:	613b      	str	r3, [r7, #16]
 8004b08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b0a:	4b19      	ldr	r3, [pc, #100]	; (8004b70 <HAL_SPI_MspInit+0xa0>)
 8004b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b0e:	4a18      	ldr	r2, [pc, #96]	; (8004b70 <HAL_SPI_MspInit+0xa0>)
 8004b10:	f043 0302 	orr.w	r3, r3, #2
 8004b14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b16:	4b16      	ldr	r3, [pc, #88]	; (8004b70 <HAL_SPI_MspInit+0xa0>)
 8004b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	60fb      	str	r3, [r7, #12]
 8004b20:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8004b22:	2328      	movs	r3, #40	; 0x28
 8004b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b26:	2302      	movs	r3, #2
 8004b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004b32:	2305      	movs	r3, #5
 8004b34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b36:	f107 0314 	add.w	r3, r7, #20
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	480d      	ldr	r0, [pc, #52]	; (8004b74 <HAL_SPI_MspInit+0xa4>)
 8004b3e:	f003 f999 	bl	8007e74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004b42:	2310      	movs	r3, #16
 8004b44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b46:	2302      	movs	r3, #2
 8004b48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004b52:	2305      	movs	r3, #5
 8004b54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b56:	f107 0314 	add.w	r3, r7, #20
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	4805      	ldr	r0, [pc, #20]	; (8004b74 <HAL_SPI_MspInit+0xa4>)
 8004b5e:	f003 f989 	bl	8007e74 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004b62:	bf00      	nop
 8004b64:	3728      	adds	r7, #40	; 0x28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	40013000 	.word	0x40013000
 8004b70:	40021000 	.word	0x40021000
 8004b74:	48000400 	.word	0x48000400

08004b78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b086      	sub	sp, #24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a23      	ldr	r2, [pc, #140]	; (8004c14 <HAL_TIM_Base_MspInit+0x9c>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d114      	bne.n	8004bb4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004b8a:	4b23      	ldr	r3, [pc, #140]	; (8004c18 <HAL_TIM_Base_MspInit+0xa0>)
 8004b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b8e:	4a22      	ldr	r2, [pc, #136]	; (8004c18 <HAL_TIM_Base_MspInit+0xa0>)
 8004b90:	f043 0302 	orr.w	r3, r3, #2
 8004b94:	6593      	str	r3, [r2, #88]	; 0x58
 8004b96:	4b20      	ldr	r3, [pc, #128]	; (8004c18 <HAL_TIM_Base_MspInit+0xa0>)
 8004b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	617b      	str	r3, [r7, #20]
 8004ba0:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	2105      	movs	r1, #5
 8004ba6:	201d      	movs	r0, #29
 8004ba8:	f002 fec8 	bl	800793c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004bac:	201d      	movs	r0, #29
 8004bae:	f002 fee1 	bl	8007974 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004bb2:	e02a      	b.n	8004c0a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a18      	ldr	r2, [pc, #96]	; (8004c1c <HAL_TIM_Base_MspInit+0xa4>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d114      	bne.n	8004be8 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004bbe:	4b16      	ldr	r3, [pc, #88]	; (8004c18 <HAL_TIM_Base_MspInit+0xa0>)
 8004bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bc2:	4a15      	ldr	r2, [pc, #84]	; (8004c18 <HAL_TIM_Base_MspInit+0xa0>)
 8004bc4:	f043 0310 	orr.w	r3, r3, #16
 8004bc8:	6593      	str	r3, [r2, #88]	; 0x58
 8004bca:	4b13      	ldr	r3, [pc, #76]	; (8004c18 <HAL_TIM_Base_MspInit+0xa0>)
 8004bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bce:	f003 0310 	and.w	r3, r3, #16
 8004bd2:	613b      	str	r3, [r7, #16]
 8004bd4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	2105      	movs	r1, #5
 8004bda:	2036      	movs	r0, #54	; 0x36
 8004bdc:	f002 feae 	bl	800793c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004be0:	2036      	movs	r0, #54	; 0x36
 8004be2:	f002 fec7 	bl	8007974 <HAL_NVIC_EnableIRQ>
}
 8004be6:	e010      	b.n	8004c0a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM8)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a0c      	ldr	r2, [pc, #48]	; (8004c20 <HAL_TIM_Base_MspInit+0xa8>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d10b      	bne.n	8004c0a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004bf2:	4b09      	ldr	r3, [pc, #36]	; (8004c18 <HAL_TIM_Base_MspInit+0xa0>)
 8004bf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bf6:	4a08      	ldr	r2, [pc, #32]	; (8004c18 <HAL_TIM_Base_MspInit+0xa0>)
 8004bf8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004bfc:	6613      	str	r3, [r2, #96]	; 0x60
 8004bfe:	4b06      	ldr	r3, [pc, #24]	; (8004c18 <HAL_TIM_Base_MspInit+0xa0>)
 8004c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c02:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c06:	60fb      	str	r3, [r7, #12]
 8004c08:	68fb      	ldr	r3, [r7, #12]
}
 8004c0a:	bf00      	nop
 8004c0c:	3718      	adds	r7, #24
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	40000400 	.word	0x40000400
 8004c18:	40021000 	.word	0x40021000
 8004c1c:	40001000 	.word	0x40001000
 8004c20:	40013400 	.word	0x40013400

08004c24 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b08c      	sub	sp, #48	; 0x30
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004c30:	2300      	movs	r3, #0
 8004c32:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8004c34:	2200      	movs	r2, #0
 8004c36:	6879      	ldr	r1, [r7, #4]
 8004c38:	2019      	movs	r0, #25
 8004c3a:	f002 fe7f 	bl	800793c <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004c3e:	2019      	movs	r0, #25
 8004c40:	f002 fe98 	bl	8007974 <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8004c44:	4b1e      	ldr	r3, [pc, #120]	; (8004cc0 <HAL_InitTick+0x9c>)
 8004c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c48:	4a1d      	ldr	r2, [pc, #116]	; (8004cc0 <HAL_InitTick+0x9c>)
 8004c4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c4e:	6613      	str	r3, [r2, #96]	; 0x60
 8004c50:	4b1b      	ldr	r3, [pc, #108]	; (8004cc0 <HAL_InitTick+0x9c>)
 8004c52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c58:	60fb      	str	r3, [r7, #12]
 8004c5a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004c5c:	f107 0210 	add.w	r2, r7, #16
 8004c60:	f107 0314 	add.w	r3, r7, #20
 8004c64:	4611      	mov	r1, r2
 8004c66:	4618      	mov	r0, r3
 8004c68:	f005 fc2a 	bl	800a4c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004c6c:	f005 fc12 	bl	800a494 <HAL_RCC_GetPCLK2Freq>
 8004c70:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c74:	4a13      	ldr	r2, [pc, #76]	; (8004cc4 <HAL_InitTick+0xa0>)
 8004c76:	fba2 2303 	umull	r2, r3, r2, r3
 8004c7a:	0c9b      	lsrs	r3, r3, #18
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8004c80:	4b11      	ldr	r3, [pc, #68]	; (8004cc8 <HAL_InitTick+0xa4>)
 8004c82:	4a12      	ldr	r2, [pc, #72]	; (8004ccc <HAL_InitTick+0xa8>)
 8004c84:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8004c86:	4b10      	ldr	r3, [pc, #64]	; (8004cc8 <HAL_InitTick+0xa4>)
 8004c88:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004c8c:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8004c8e:	4a0e      	ldr	r2, [pc, #56]	; (8004cc8 <HAL_InitTick+0xa4>)
 8004c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c92:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8004c94:	4b0c      	ldr	r3, [pc, #48]	; (8004cc8 <HAL_InitTick+0xa4>)
 8004c96:	2200      	movs	r2, #0
 8004c98:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c9a:	4b0b      	ldr	r3, [pc, #44]	; (8004cc8 <HAL_InitTick+0xa4>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8004ca0:	4809      	ldr	r0, [pc, #36]	; (8004cc8 <HAL_InitTick+0xa4>)
 8004ca2:	f007 fb15 	bl	800c2d0 <HAL_TIM_Base_Init>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d104      	bne.n	8004cb6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8004cac:	4806      	ldr	r0, [pc, #24]	; (8004cc8 <HAL_InitTick+0xa4>)
 8004cae:	f007 fbcf 	bl	800c450 <HAL_TIM_Base_Start_IT>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	e000      	b.n	8004cb8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3730      	adds	r7, #48	; 0x30
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	431bde83 	.word	0x431bde83
 8004cc8:	20003f08 	.word	0x20003f08
 8004ccc:	40014400 	.word	0x40014400

08004cd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004cd4:	e7fe      	b.n	8004cd4 <NMI_Handler+0x4>

08004cd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cda:	e7fe      	b.n	8004cda <HardFault_Handler+0x4>

08004cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ce0:	e7fe      	b.n	8004ce0 <MemManage_Handler+0x4>

08004ce2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ce6:	e7fe      	b.n	8004ce6 <BusFault_Handler+0x4>

08004ce8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cec:	e7fe      	b.n	8004cec <UsageFault_Handler+0x4>

08004cee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004cee:	b480      	push	{r7}
 8004cf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004cf2:	bf00      	nop
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004d00:	4802      	ldr	r0, [pc, #8]	; (8004d0c <DMA1_Channel1_IRQHandler+0x10>)
 8004d02:	f002 ff68 	bl	8007bd6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004d06:	bf00      	nop
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	20001998 	.word	0x20001998

08004d10 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004d14:	4803      	ldr	r0, [pc, #12]	; (8004d24 <ADC1_2_IRQHandler+0x14>)
 8004d16:	f000 fdd9 	bl	80058cc <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8004d1a:	4803      	ldr	r0, [pc, #12]	; (8004d28 <ADC1_2_IRQHandler+0x18>)
 8004d1c:	f000 fdd6 	bl	80058cc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004d20:	bf00      	nop
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	200018c8 	.word	0x200018c8
 8004d28:	20001930 	.word	0x20001930

08004d2c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d30:	4802      	ldr	r0, [pc, #8]	; (8004d3c <CAN1_TX_IRQHandler+0x10>)
 8004d32:	f002 fb1c 	bl	800736e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004d36:	bf00      	nop
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	20001a58 	.word	0x20001a58

08004d40 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004d44:	4802      	ldr	r0, [pc, #8]	; (8004d50 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004d46:	f007 fbf3 	bl	800c530 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004d4a:	bf00      	nop
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	20003f08 	.word	0x20003f08

08004d54 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004d58:	4802      	ldr	r0, [pc, #8]	; (8004d64 <TIM3_IRQHandler+0x10>)
 8004d5a:	f007 fbe9 	bl	800c530 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004d5e:	bf00      	nop
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	20001b18 	.word	0x20001b18

08004d68 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004d6c:	4802      	ldr	r0, [pc, #8]	; (8004d78 <TIM6_DAC_IRQHandler+0x10>)
 8004d6e:	f007 fbdf 	bl	800c530 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004d72:	bf00      	nop
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	20001b64 	.word	0x20001b64

08004d7c <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004d80:	4802      	ldr	r0, [pc, #8]	; (8004d8c <DMA2_Channel1_IRQHandler+0x10>)
 8004d82:	f002 ff28 	bl	8007bd6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8004d86:	bf00      	nop
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	200019f8 	.word	0x200019f8

08004d90 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004d94:	4802      	ldr	r0, [pc, #8]	; (8004da0 <OTG_FS_IRQHandler+0x10>)
 8004d96:	f003 fb82 	bl	800849e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004d9a:	bf00      	nop
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	20009120 	.word	0x20009120

08004da4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004da4:	b480      	push	{r7}
 8004da6:	af00      	add	r7, sp, #0
	return 1;
 8004da8:	2301      	movs	r3, #1
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <_kill>:

int _kill(int pid, int sig)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004dbe:	f00e fcd3 	bl	8013768 <__errno>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2216      	movs	r2, #22
 8004dc6:	601a      	str	r2, [r3, #0]
	return -1;
 8004dc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3708      	adds	r7, #8
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}

08004dd4 <_exit>:

void _exit (int status)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004ddc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f7ff ffe7 	bl	8004db4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004de6:	e7fe      	b.n	8004de6 <_exit+0x12>

08004de8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004df4:	2300      	movs	r3, #0
 8004df6:	617b      	str	r3, [r7, #20]
 8004df8:	e00a      	b.n	8004e10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004dfa:	f3af 8000 	nop.w
 8004dfe:	4601      	mov	r1, r0
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	1c5a      	adds	r2, r3, #1
 8004e04:	60ba      	str	r2, [r7, #8]
 8004e06:	b2ca      	uxtb	r2, r1
 8004e08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	697a      	ldr	r2, [r7, #20]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	dbf0      	blt.n	8004dfa <_read+0x12>
	}

return len;
 8004e18:	687b      	ldr	r3, [r7, #4]
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3718      	adds	r7, #24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b086      	sub	sp, #24
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	60f8      	str	r0, [r7, #12]
 8004e2a:	60b9      	str	r1, [r7, #8]
 8004e2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]
 8004e32:	e009      	b.n	8004e48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	1c5a      	adds	r2, r3, #1
 8004e38:	60ba      	str	r2, [r7, #8]
 8004e3a:	781b      	ldrb	r3, [r3, #0]
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	3301      	adds	r3, #1
 8004e46:	617b      	str	r3, [r7, #20]
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	dbf1      	blt.n	8004e34 <_write+0x12>
	}
	return len;
 8004e50:	687b      	ldr	r3, [r7, #4]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3718      	adds	r7, #24
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}

08004e5a <_close>:

int _close(int file)
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b083      	sub	sp, #12
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
	return -1;
 8004e62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	370c      	adds	r7, #12
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr

08004e72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b083      	sub	sp, #12
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
 8004e7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e82:	605a      	str	r2, [r3, #4]
	return 0;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <_isatty>:

int _isatty(int file)
{
 8004e92:	b480      	push	{r7}
 8004e94:	b083      	sub	sp, #12
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
	return 1;
 8004e9a:	2301      	movs	r3, #1
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	607a      	str	r2, [r7, #4]
	return 0;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
	...

08004ec4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ecc:	4a14      	ldr	r2, [pc, #80]	; (8004f20 <_sbrk+0x5c>)
 8004ece:	4b15      	ldr	r3, [pc, #84]	; (8004f24 <_sbrk+0x60>)
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ed8:	4b13      	ldr	r3, [pc, #76]	; (8004f28 <_sbrk+0x64>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d102      	bne.n	8004ee6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ee0:	4b11      	ldr	r3, [pc, #68]	; (8004f28 <_sbrk+0x64>)
 8004ee2:	4a12      	ldr	r2, [pc, #72]	; (8004f2c <_sbrk+0x68>)
 8004ee4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ee6:	4b10      	ldr	r3, [pc, #64]	; (8004f28 <_sbrk+0x64>)
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4413      	add	r3, r2
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d207      	bcs.n	8004f04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ef4:	f00e fc38 	bl	8013768 <__errno>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	220c      	movs	r2, #12
 8004efc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004efe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004f02:	e009      	b.n	8004f18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004f04:	4b08      	ldr	r3, [pc, #32]	; (8004f28 <_sbrk+0x64>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004f0a:	4b07      	ldr	r3, [pc, #28]	; (8004f28 <_sbrk+0x64>)
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4413      	add	r3, r2
 8004f12:	4a05      	ldr	r2, [pc, #20]	; (8004f28 <_sbrk+0x64>)
 8004f14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004f16:	68fb      	ldr	r3, [r7, #12]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3718      	adds	r7, #24
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	20050000 	.word	0x20050000
 8004f24:	00000400 	.word	0x00000400
 8004f28:	20003f54 	.word	0x20003f54
 8004f2c:	20009860 	.word	0x20009860

08004f30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004f34:	4b06      	ldr	r3, [pc, #24]	; (8004f50 <SystemInit+0x20>)
 8004f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f3a:	4a05      	ldr	r2, [pc, #20]	; (8004f50 <SystemInit+0x20>)
 8004f3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004f44:	bf00      	nop
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	e000ed00 	.word	0xe000ed00

08004f54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004f54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f8c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004f58:	f7ff ffea 	bl	8004f30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f5c:	480c      	ldr	r0, [pc, #48]	; (8004f90 <LoopForever+0x6>)
  ldr r1, =_edata
 8004f5e:	490d      	ldr	r1, [pc, #52]	; (8004f94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004f60:	4a0d      	ldr	r2, [pc, #52]	; (8004f98 <LoopForever+0xe>)
  movs r3, #0
 8004f62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f64:	e002      	b.n	8004f6c <LoopCopyDataInit>

08004f66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f6a:	3304      	adds	r3, #4

08004f6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f70:	d3f9      	bcc.n	8004f66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f72:	4a0a      	ldr	r2, [pc, #40]	; (8004f9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f74:	4c0a      	ldr	r4, [pc, #40]	; (8004fa0 <LoopForever+0x16>)
  movs r3, #0
 8004f76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f78:	e001      	b.n	8004f7e <LoopFillZerobss>

08004f7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f7c:	3204      	adds	r2, #4

08004f7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f80:	d3fb      	bcc.n	8004f7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004f82:	f00e fced 	bl	8013960 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004f86:	f7fe f8c1 	bl	800310c <main>

08004f8a <LoopForever>:

LoopForever:
    b LoopForever
 8004f8a:	e7fe      	b.n	8004f8a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004f8c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f94:	2000056c 	.word	0x2000056c
  ldr r2, =_sidata
 8004f98:	08017098 	.word	0x08017098
  ldr r2, =_sbss
 8004f9c:	2000056c 	.word	0x2000056c
  ldr r4, =_ebss
 8004fa0:	2000985c 	.word	0x2000985c

08004fa4 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004fa4:	e7fe      	b.n	8004fa4 <CAN1_RX0_IRQHandler>

08004fa6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	b082      	sub	sp, #8
 8004faa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004fac:	2300      	movs	r3, #0
 8004fae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004fb0:	2003      	movs	r0, #3
 8004fb2:	f002 fcb8 	bl	8007926 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004fb6:	200f      	movs	r0, #15
 8004fb8:	f7ff fe34 	bl	8004c24 <HAL_InitTick>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d002      	beq.n	8004fc8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	71fb      	strb	r3, [r7, #7]
 8004fc6:	e001      	b.n	8004fcc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004fc8:	f7ff fb78 	bl	80046bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004fcc:	79fb      	ldrb	r3, [r7, #7]
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3708      	adds	r7, #8
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
	...

08004fd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004fdc:	4b06      	ldr	r3, [pc, #24]	; (8004ff8 <HAL_IncTick+0x20>)
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	4b06      	ldr	r3, [pc, #24]	; (8004ffc <HAL_IncTick+0x24>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	4a04      	ldr	r2, [pc, #16]	; (8004ffc <HAL_IncTick+0x24>)
 8004fea:	6013      	str	r3, [r2, #0]
}
 8004fec:	bf00      	nop
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	20000210 	.word	0x20000210
 8004ffc:	20003f58 	.word	0x20003f58

08005000 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  return uwTick;
 8005004:	4b03      	ldr	r3, [pc, #12]	; (8005014 <HAL_GetTick+0x14>)
 8005006:	681b      	ldr	r3, [r3, #0]
}
 8005008:	4618      	mov	r0, r3
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	20003f58 	.word	0x20003f58

08005018 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005020:	f7ff ffee 	bl	8005000 <HAL_GetTick>
 8005024:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005030:	d005      	beq.n	800503e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005032:	4b0a      	ldr	r3, [pc, #40]	; (800505c <HAL_Delay+0x44>)
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	461a      	mov	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	4413      	add	r3, r2
 800503c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800503e:	bf00      	nop
 8005040:	f7ff ffde 	bl	8005000 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	429a      	cmp	r2, r3
 800504e:	d8f7      	bhi.n	8005040 <HAL_Delay+0x28>
  {
  }
}
 8005050:	bf00      	nop
 8005052:	bf00      	nop
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	20000210 	.word	0x20000210

08005060 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	431a      	orrs	r2, r3
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	609a      	str	r2, [r3, #8]
}
 800507a:	bf00      	nop
 800507c:	370c      	adds	r7, #12
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr

08005086 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005086:	b480      	push	{r7}
 8005088:	b083      	sub	sp, #12
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
 800508e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	431a      	orrs	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	609a      	str	r2, [r3, #8]
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80050bc:	4618      	mov	r0, r3
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b087      	sub	sp, #28
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
 80050d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	3360      	adds	r3, #96	; 0x60
 80050da:	461a      	mov	r2, r3
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	4413      	add	r3, r2
 80050e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	4b08      	ldr	r3, [pc, #32]	; (800510c <LL_ADC_SetOffset+0x44>)
 80050ea:	4013      	ands	r3, r2
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80050f2:	683a      	ldr	r2, [r7, #0]
 80050f4:	430a      	orrs	r2, r1
 80050f6:	4313      	orrs	r3, r2
 80050f8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005100:	bf00      	nop
 8005102:	371c      	adds	r7, #28
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr
 800510c:	03fff000 	.word	0x03fff000

08005110 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005110:	b480      	push	{r7}
 8005112:	b085      	sub	sp, #20
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	3360      	adds	r3, #96	; 0x60
 800511e:	461a      	mov	r2, r3
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005130:	4618      	mov	r0, r3
 8005132:	3714      	adds	r7, #20
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800513c:	b480      	push	{r7}
 800513e:	b087      	sub	sp, #28
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	3360      	adds	r3, #96	; 0x60
 800514c:	461a      	mov	r2, r3
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	4413      	add	r3, r2
 8005154:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	431a      	orrs	r2, r3
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005166:	bf00      	nop
 8005168:	371c      	adds	r7, #28
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005172:	b480      	push	{r7}
 8005174:	b083      	sub	sp, #12
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
 800517a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	431a      	orrs	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	615a      	str	r2, [r3, #20]
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d101      	bne.n	80051b0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80051ac:	2301      	movs	r3, #1
 80051ae:	e000      	b.n	80051b2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	370c      	adds	r7, #12
 80051b6:	46bd      	mov	sp, r7
 80051b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051bc:	4770      	bx	lr

080051be <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80051be:	b480      	push	{r7}
 80051c0:	b087      	sub	sp, #28
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	60f8      	str	r0, [r7, #12]
 80051c6:	60b9      	str	r1, [r7, #8]
 80051c8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	3330      	adds	r3, #48	; 0x30
 80051ce:	461a      	mov	r2, r3
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	0a1b      	lsrs	r3, r3, #8
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	f003 030c 	and.w	r3, r3, #12
 80051da:	4413      	add	r3, r2
 80051dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	f003 031f 	and.w	r3, r3, #31
 80051e8:	211f      	movs	r1, #31
 80051ea:	fa01 f303 	lsl.w	r3, r1, r3
 80051ee:	43db      	mvns	r3, r3
 80051f0:	401a      	ands	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	0e9b      	lsrs	r3, r3, #26
 80051f6:	f003 011f 	and.w	r1, r3, #31
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	f003 031f 	and.w	r3, r3, #31
 8005200:	fa01 f303 	lsl.w	r3, r1, r3
 8005204:	431a      	orrs	r2, r3
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800520a:	bf00      	nop
 800520c:	371c      	adds	r7, #28
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005216:	b480      	push	{r7}
 8005218:	b083      	sub	sp, #12
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005222:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d101      	bne.n	800522e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800523c:	b480      	push	{r7}
 800523e:	b087      	sub	sp, #28
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	3314      	adds	r3, #20
 800524c:	461a      	mov	r2, r3
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	0e5b      	lsrs	r3, r3, #25
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	f003 0304 	and.w	r3, r3, #4
 8005258:	4413      	add	r3, r2
 800525a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	0d1b      	lsrs	r3, r3, #20
 8005264:	f003 031f 	and.w	r3, r3, #31
 8005268:	2107      	movs	r1, #7
 800526a:	fa01 f303 	lsl.w	r3, r1, r3
 800526e:	43db      	mvns	r3, r3
 8005270:	401a      	ands	r2, r3
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	0d1b      	lsrs	r3, r3, #20
 8005276:	f003 031f 	and.w	r3, r3, #31
 800527a:	6879      	ldr	r1, [r7, #4]
 800527c:	fa01 f303 	lsl.w	r3, r1, r3
 8005280:	431a      	orrs	r2, r3
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005286:	bf00      	nop
 8005288:	371c      	adds	r7, #28
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
	...

08005294 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052ac:	43db      	mvns	r3, r3
 80052ae:	401a      	ands	r2, r3
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f003 0318 	and.w	r3, r3, #24
 80052b6:	4908      	ldr	r1, [pc, #32]	; (80052d8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80052b8:	40d9      	lsrs	r1, r3
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	400b      	ands	r3, r1
 80052be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052c2:	431a      	orrs	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80052ca:	bf00      	nop
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	0007ffff 	.word	0x0007ffff

080052dc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f003 031f 	and.w	r3, r3, #31
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8005308:	4618      	mov	r0, r3
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005324:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	6093      	str	r3, [r2, #8]
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005348:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800534c:	d101      	bne.n	8005352 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800534e:	2301      	movs	r3, #1
 8005350:	e000      	b.n	8005354 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005370:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005374:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	689b      	ldr	r3, [r3, #8]
 8005394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005398:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800539c:	d101      	bne.n	80053a2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800539e:	2301      	movs	r3, #1
 80053a0:	e000      	b.n	80053a4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80053c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80053c4:	f043 0201 	orr.w	r2, r3, #1
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80053e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80053ec:	f043 0202 	orr.w	r2, r3, #2
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f003 0301 	and.w	r3, r3, #1
 8005410:	2b01      	cmp	r3, #1
 8005412:	d101      	bne.n	8005418 <LL_ADC_IsEnabled+0x18>
 8005414:	2301      	movs	r3, #1
 8005416:	e000      	b.n	800541a <LL_ADC_IsEnabled+0x1a>
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	370c      	adds	r7, #12
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr

08005426 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8005426:	b480      	push	{r7}
 8005428:	b083      	sub	sp, #12
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f003 0302 	and.w	r3, r3, #2
 8005436:	2b02      	cmp	r3, #2
 8005438:	d101      	bne.n	800543e <LL_ADC_IsDisableOngoing+0x18>
 800543a:	2301      	movs	r3, #1
 800543c:	e000      	b.n	8005440 <LL_ADC_IsDisableOngoing+0x1a>
 800543e:	2300      	movs	r3, #0
}
 8005440:	4618      	mov	r0, r3
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr

0800544c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800545c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005460:	f043 0204 	orr.w	r2, r3, #4
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f003 0304 	and.w	r3, r3, #4
 8005484:	2b04      	cmp	r3, #4
 8005486:	d101      	bne.n	800548c <LL_ADC_REG_IsConversionOngoing+0x18>
 8005488:	2301      	movs	r3, #1
 800548a:	e000      	b.n	800548e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800549a:	b480      	push	{r7}
 800549c:	b083      	sub	sp, #12
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f003 0308 	and.w	r3, r3, #8
 80054aa:	2b08      	cmp	r3, #8
 80054ac:	d101      	bne.n	80054b2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80054ae:	2301      	movs	r3, #1
 80054b0:	e000      	b.n	80054b4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80054c0:	b590      	push	{r4, r7, lr}
 80054c2:	b089      	sub	sp, #36	; 0x24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054c8:	2300      	movs	r3, #0
 80054ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80054cc:	2300      	movs	r3, #0
 80054ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d101      	bne.n	80054da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	e134      	b.n	8005744 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d109      	bne.n	80054fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f7ff f90f 	bl	800470c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4618      	mov	r0, r3
 8005502:	f7ff ff19 	bl	8005338 <LL_ADC_IsDeepPowerDownEnabled>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d004      	beq.n	8005516 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4618      	mov	r0, r3
 8005512:	f7ff feff 	bl	8005314 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4618      	mov	r0, r3
 800551c:	f7ff ff34 	bl	8005388 <LL_ADC_IsInternalRegulatorEnabled>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d115      	bne.n	8005552 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4618      	mov	r0, r3
 800552c:	f7ff ff18 	bl	8005360 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005530:	4b86      	ldr	r3, [pc, #536]	; (800574c <HAL_ADC_Init+0x28c>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	099b      	lsrs	r3, r3, #6
 8005536:	4a86      	ldr	r2, [pc, #536]	; (8005750 <HAL_ADC_Init+0x290>)
 8005538:	fba2 2303 	umull	r2, r3, r2, r3
 800553c:	099b      	lsrs	r3, r3, #6
 800553e:	3301      	adds	r3, #1
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005544:	e002      	b.n	800554c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	3b01      	subs	r3, #1
 800554a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1f9      	bne.n	8005546 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4618      	mov	r0, r3
 8005558:	f7ff ff16 	bl	8005388 <LL_ADC_IsInternalRegulatorEnabled>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d10d      	bne.n	800557e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005566:	f043 0210 	orr.w	r2, r3, #16
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005572:	f043 0201 	orr.w	r2, r3, #1
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4618      	mov	r0, r3
 8005584:	f7ff ff76 	bl	8005474 <LL_ADC_REG_IsConversionOngoing>
 8005588:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800558e:	f003 0310 	and.w	r3, r3, #16
 8005592:	2b00      	cmp	r3, #0
 8005594:	f040 80cd 	bne.w	8005732 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	2b00      	cmp	r3, #0
 800559c:	f040 80c9 	bne.w	8005732 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055a4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80055a8:	f043 0202 	orr.w	r2, r3, #2
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4618      	mov	r0, r3
 80055b6:	f7ff ff23 	bl	8005400 <LL_ADC_IsEnabled>
 80055ba:	4603      	mov	r3, r0
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d110      	bne.n	80055e2 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80055c0:	4864      	ldr	r0, [pc, #400]	; (8005754 <HAL_ADC_Init+0x294>)
 80055c2:	f7ff ff1d 	bl	8005400 <LL_ADC_IsEnabled>
 80055c6:	4604      	mov	r4, r0
 80055c8:	4863      	ldr	r0, [pc, #396]	; (8005758 <HAL_ADC_Init+0x298>)
 80055ca:	f7ff ff19 	bl	8005400 <LL_ADC_IsEnabled>
 80055ce:	4603      	mov	r3, r0
 80055d0:	4323      	orrs	r3, r4
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d105      	bne.n	80055e2 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	4619      	mov	r1, r3
 80055dc:	485f      	ldr	r0, [pc, #380]	; (800575c <HAL_ADC_Init+0x29c>)
 80055de:	f7ff fd3f 	bl	8005060 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	7e5b      	ldrb	r3, [r3, #25]
 80055e6:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80055ec:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80055f2:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80055f8:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005600:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005602:	4313      	orrs	r3, r2
 8005604:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 3020 	ldrb.w	r3, [r3, #32]
 800560c:	2b01      	cmp	r3, #1
 800560e:	d106      	bne.n	800561e <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005614:	3b01      	subs	r3, #1
 8005616:	045b      	lsls	r3, r3, #17
 8005618:	69ba      	ldr	r2, [r7, #24]
 800561a:	4313      	orrs	r3, r2
 800561c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005622:	2b00      	cmp	r3, #0
 8005624:	d009      	beq.n	800563a <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562a:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005632:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005634:	69ba      	ldr	r2, [r7, #24]
 8005636:	4313      	orrs	r3, r2
 8005638:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68da      	ldr	r2, [r3, #12]
 8005640:	4b47      	ldr	r3, [pc, #284]	; (8005760 <HAL_ADC_Init+0x2a0>)
 8005642:	4013      	ands	r3, r2
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	6812      	ldr	r2, [r2, #0]
 8005648:	69b9      	ldr	r1, [r7, #24]
 800564a:	430b      	orrs	r3, r1
 800564c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4618      	mov	r0, r3
 8005654:	f7ff ff0e 	bl	8005474 <LL_ADC_REG_IsConversionOngoing>
 8005658:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4618      	mov	r0, r3
 8005660:	f7ff ff1b 	bl	800549a <LL_ADC_INJ_IsConversionOngoing>
 8005664:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d140      	bne.n	80056ee <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d13d      	bne.n	80056ee <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	7e1b      	ldrb	r3, [r3, #24]
 800567a:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800567c:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005684:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005686:	4313      	orrs	r3, r2
 8005688:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005694:	f023 0306 	bic.w	r3, r3, #6
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	6812      	ldr	r2, [r2, #0]
 800569c:	69b9      	ldr	r1, [r7, #24]
 800569e:	430b      	orrs	r3, r1
 80056a0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d118      	bne.n	80056de <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80056b6:	f023 0304 	bic.w	r3, r3, #4
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80056c2:	4311      	orrs	r1, r2
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80056c8:	4311      	orrs	r1, r2
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80056ce:	430a      	orrs	r2, r1
 80056d0:	431a      	orrs	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f042 0201 	orr.w	r2, r2, #1
 80056da:	611a      	str	r2, [r3, #16]
 80056dc:	e007      	b.n	80056ee <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	691a      	ldr	r2, [r3, #16]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f022 0201 	bic.w	r2, r2, #1
 80056ec:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d10c      	bne.n	8005710 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fc:	f023 010f 	bic.w	r1, r3, #15
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	69db      	ldr	r3, [r3, #28]
 8005704:	1e5a      	subs	r2, r3, #1
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	430a      	orrs	r2, r1
 800570c:	631a      	str	r2, [r3, #48]	; 0x30
 800570e:	e007      	b.n	8005720 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 020f 	bic.w	r2, r2, #15
 800571e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005724:	f023 0303 	bic.w	r3, r3, #3
 8005728:	f043 0201 	orr.w	r2, r3, #1
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	659a      	str	r2, [r3, #88]	; 0x58
 8005730:	e007      	b.n	8005742 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005736:	f043 0210 	orr.w	r2, r3, #16
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800573e:	2301      	movs	r3, #1
 8005740:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005742:	7ffb      	ldrb	r3, [r7, #31]
}
 8005744:	4618      	mov	r0, r3
 8005746:	3724      	adds	r7, #36	; 0x24
 8005748:	46bd      	mov	sp, r7
 800574a:	bd90      	pop	{r4, r7, pc}
 800574c:	20000208 	.word	0x20000208
 8005750:	053e2d63 	.word	0x053e2d63
 8005754:	50040000 	.word	0x50040000
 8005758:	50040100 	.word	0x50040100
 800575c:	50040300 	.word	0x50040300
 8005760:	fff0c007 	.word	0xfff0c007

08005764 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005770:	4850      	ldr	r0, [pc, #320]	; (80058b4 <HAL_ADC_Start_DMA+0x150>)
 8005772:	f7ff fdb3 	bl	80052dc <LL_ADC_GetMultimode>
 8005776:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4618      	mov	r0, r3
 800577e:	f7ff fe79 	bl	8005474 <LL_ADC_REG_IsConversionOngoing>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	f040 808e 	bne.w	80058a6 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005790:	2b01      	cmp	r3, #1
 8005792:	d101      	bne.n	8005798 <HAL_ADC_Start_DMA+0x34>
 8005794:	2302      	movs	r3, #2
 8005796:	e089      	b.n	80058ac <HAL_ADC_Start_DMA+0x148>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d005      	beq.n	80057b2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	2b05      	cmp	r3, #5
 80057aa:	d002      	beq.n	80057b2 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	2b09      	cmp	r3, #9
 80057b0:	d172      	bne.n	8005898 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f000 fec8 	bl	8006548 <ADC_Enable>
 80057b8:	4603      	mov	r3, r0
 80057ba:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80057bc:	7dfb      	ldrb	r3, [r7, #23]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d165      	bne.n	800588e <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80057ca:	f023 0301 	bic.w	r3, r3, #1
 80057ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	659a      	str	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a37      	ldr	r2, [pc, #220]	; (80058b8 <HAL_ADC_Start_DMA+0x154>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d002      	beq.n	80057e6 <HAL_ADC_Start_DMA+0x82>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	e000      	b.n	80057e8 <HAL_ADC_Start_DMA+0x84>
 80057e6:	4b35      	ldr	r3, [pc, #212]	; (80058bc <HAL_ADC_Start_DMA+0x158>)
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	6812      	ldr	r2, [r2, #0]
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d002      	beq.n	80057f6 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d105      	bne.n	8005802 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	659a      	str	r2, [r3, #88]	; 0x58
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005806:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d006      	beq.n	800581c <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005812:	f023 0206 	bic.w	r2, r3, #6
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	65da      	str	r2, [r3, #92]	; 0x5c
 800581a:	e002      	b.n	8005822 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2200      	movs	r2, #0
 8005820:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005826:	4a26      	ldr	r2, [pc, #152]	; (80058c0 <HAL_ADC_Start_DMA+0x15c>)
 8005828:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800582e:	4a25      	ldr	r2, [pc, #148]	; (80058c4 <HAL_ADC_Start_DMA+0x160>)
 8005830:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005836:	4a24      	ldr	r2, [pc, #144]	; (80058c8 <HAL_ADC_Start_DMA+0x164>)
 8005838:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	221c      	movs	r2, #28
 8005840:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	685a      	ldr	r2, [r3, #4]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f042 0210 	orr.w	r2, r2, #16
 8005858:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68da      	ldr	r2, [r3, #12]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f042 0201 	orr.w	r2, r2, #1
 8005868:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3340      	adds	r3, #64	; 0x40
 8005874:	4619      	mov	r1, r3
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f002 f931 	bl	8007ae0 <HAL_DMA_Start_IT>
 800587e:	4603      	mov	r3, r0
 8005880:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4618      	mov	r0, r3
 8005888:	f7ff fde0 	bl	800544c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800588c:	e00d      	b.n	80058aa <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      if (tmp_hal_status == HAL_OK)
 8005896:	e008      	b.n	80058aa <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80058a4:	e001      	b.n	80058aa <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80058a6:	2302      	movs	r3, #2
 80058a8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80058aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3718      	adds	r7, #24
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	50040300 	.word	0x50040300
 80058b8:	50040100 	.word	0x50040100
 80058bc:	50040000 	.word	0x50040000
 80058c0:	08006713 	.word	0x08006713
 80058c4:	080067eb 	.word	0x080067eb
 80058c8:	08006807 	.word	0x08006807

080058cc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b08a      	sub	sp, #40	; 0x28
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80058d4:	2300      	movs	r3, #0
 80058d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80058e8:	4882      	ldr	r0, [pc, #520]	; (8005af4 <HAL_ADC_IRQHandler+0x228>)
 80058ea:	f7ff fcf7 	bl	80052dc <LL_ADC_GetMultimode>
 80058ee:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	f003 0302 	and.w	r3, r3, #2
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d017      	beq.n	800592a <HAL_ADC_IRQHandler+0x5e>
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	f003 0302 	and.w	r3, r3, #2
 8005900:	2b00      	cmp	r3, #0
 8005902:	d012      	beq.n	800592a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005908:	f003 0310 	and.w	r3, r3, #16
 800590c:	2b00      	cmp	r3, #0
 800590e:	d105      	bne.n	800591c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005914:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f001 f867 	bl	80069f0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2202      	movs	r2, #2
 8005928:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	f003 0304 	and.w	r3, r3, #4
 8005930:	2b00      	cmp	r3, #0
 8005932:	d004      	beq.n	800593e <HAL_ADC_IRQHandler+0x72>
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	f003 0304 	and.w	r3, r3, #4
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10a      	bne.n	8005954 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800593e:	69fb      	ldr	r3, [r7, #28]
 8005940:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005944:	2b00      	cmp	r3, #0
 8005946:	f000 8083 	beq.w	8005a50 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	f003 0308 	and.w	r3, r3, #8
 8005950:	2b00      	cmp	r3, #0
 8005952:	d07d      	beq.n	8005a50 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005958:	f003 0310 	and.w	r3, r3, #16
 800595c:	2b00      	cmp	r3, #0
 800595e:	d105      	bne.n	800596c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005964:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4618      	mov	r0, r3
 8005972:	f7ff fc11 	bl	8005198 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d062      	beq.n	8005a42 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a5d      	ldr	r2, [pc, #372]	; (8005af8 <HAL_ADC_IRQHandler+0x22c>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d002      	beq.n	800598c <HAL_ADC_IRQHandler+0xc0>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	e000      	b.n	800598e <HAL_ADC_IRQHandler+0xc2>
 800598c:	4b5b      	ldr	r3, [pc, #364]	; (8005afc <HAL_ADC_IRQHandler+0x230>)
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	6812      	ldr	r2, [r2, #0]
 8005992:	4293      	cmp	r3, r2
 8005994:	d008      	beq.n	80059a8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d005      	beq.n	80059a8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	2b05      	cmp	r3, #5
 80059a0:	d002      	beq.n	80059a8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	2b09      	cmp	r3, #9
 80059a6:	d104      	bne.n	80059b2 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	623b      	str	r3, [r7, #32]
 80059b0:	e00c      	b.n	80059cc <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a50      	ldr	r2, [pc, #320]	; (8005af8 <HAL_ADC_IRQHandler+0x22c>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d002      	beq.n	80059c2 <HAL_ADC_IRQHandler+0xf6>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	e000      	b.n	80059c4 <HAL_ADC_IRQHandler+0xf8>
 80059c2:	4b4e      	ldr	r3, [pc, #312]	; (8005afc <HAL_ADC_IRQHandler+0x230>)
 80059c4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80059cc:	6a3b      	ldr	r3, [r7, #32]
 80059ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d135      	bne.n	8005a42 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 0308 	and.w	r3, r3, #8
 80059e0:	2b08      	cmp	r3, #8
 80059e2:	d12e      	bne.n	8005a42 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7ff fd43 	bl	8005474 <LL_ADC_REG_IsConversionOngoing>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d11a      	bne.n	8005a2a <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	685a      	ldr	r2, [r3, #4]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f022 020c 	bic.w	r2, r2, #12
 8005a02:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	659a      	str	r2, [r3, #88]	; 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d112      	bne.n	8005a42 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a20:	f043 0201 	orr.w	r2, r3, #1
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	659a      	str	r2, [r3, #88]	; 0x58
 8005a28:	e00b      	b.n	8005a42 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a2e:	f043 0210 	orr.w	r2, r3, #16
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a3a:	f043 0201 	orr.w	r2, r3, #1
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f95c 	bl	8005d00 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	220c      	movs	r2, #12
 8005a4e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	f003 0320 	and.w	r3, r3, #32
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d004      	beq.n	8005a64 <HAL_ADC_IRQHandler+0x198>
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	f003 0320 	and.w	r3, r3, #32
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10b      	bne.n	8005a7c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	f000 809f 	beq.w	8005bae <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	f000 8099 	beq.w	8005bae <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a80:	f003 0310 	and.w	r3, r3, #16
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d105      	bne.n	8005a94 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a8c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7ff fbbc 	bl	8005216 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005a9e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f7ff fb77 	bl	8005198 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005aaa:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a11      	ldr	r2, [pc, #68]	; (8005af8 <HAL_ADC_IRQHandler+0x22c>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d002      	beq.n	8005abc <HAL_ADC_IRQHandler+0x1f0>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	e000      	b.n	8005abe <HAL_ADC_IRQHandler+0x1f2>
 8005abc:	4b0f      	ldr	r3, [pc, #60]	; (8005afc <HAL_ADC_IRQHandler+0x230>)
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	6812      	ldr	r2, [r2, #0]
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d008      	beq.n	8005ad8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d005      	beq.n	8005ad8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	2b06      	cmp	r3, #6
 8005ad0:	d002      	beq.n	8005ad8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	2b07      	cmp	r3, #7
 8005ad6:	d104      	bne.n	8005ae2 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	623b      	str	r3, [r7, #32]
 8005ae0:	e013      	b.n	8005b0a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a04      	ldr	r2, [pc, #16]	; (8005af8 <HAL_ADC_IRQHandler+0x22c>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d009      	beq.n	8005b00 <HAL_ADC_IRQHandler+0x234>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	e007      	b.n	8005b02 <HAL_ADC_IRQHandler+0x236>
 8005af2:	bf00      	nop
 8005af4:	50040300 	.word	0x50040300
 8005af8:	50040100 	.word	0x50040100
 8005afc:	50040000 	.word	0x50040000
 8005b00:	4b7d      	ldr	r3, [pc, #500]	; (8005cf8 <HAL_ADC_IRQHandler+0x42c>)
 8005b02:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d047      	beq.n	8005ba0 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005b10:	6a3b      	ldr	r3, [r7, #32]
 8005b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d007      	beq.n	8005b2a <HAL_ADC_IRQHandler+0x25e>
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d03f      	beq.n	8005ba0 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005b20:	6a3b      	ldr	r3, [r7, #32]
 8005b22:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d13a      	bne.n	8005ba0 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b34:	2b40      	cmp	r3, #64	; 0x40
 8005b36:	d133      	bne.n	8005ba0 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005b38:	6a3b      	ldr	r3, [r7, #32]
 8005b3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d12e      	bne.n	8005ba0 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f7ff fca7 	bl	800549a <LL_ADC_INJ_IsConversionOngoing>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d11a      	bne.n	8005b88 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005b60:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	659a      	str	r2, [r3, #88]	; 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d112      	bne.n	8005ba0 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b7e:	f043 0201 	orr.w	r2, r3, #1
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	659a      	str	r2, [r3, #88]	; 0x58
 8005b86:	e00b      	b.n	8005ba0 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b8c:	f043 0210 	orr.w	r2, r3, #16
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	659a      	str	r2, [r3, #88]	; 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b98:	f043 0201 	orr.w	r2, r3, #1
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	65da      	str	r2, [r3, #92]	; 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 fefd 	bl	80069a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2260      	movs	r2, #96	; 0x60
 8005bac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d011      	beq.n	8005bdc <HAL_ADC_IRQHandler+0x310>
 8005bb8:	69bb      	ldr	r3, [r7, #24]
 8005bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00c      	beq.n	8005bdc <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bc6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f000 f8aa 	bl	8005d28 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2280      	movs	r2, #128	; 0x80
 8005bda:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d012      	beq.n	8005c0c <HAL_ADC_IRQHandler+0x340>
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00d      	beq.n	8005c0c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f000 fee3 	bl	80069c8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c0a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d012      	beq.n	8005c3c <HAL_ADC_IRQHandler+0x370>
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d00d      	beq.n	8005c3c <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c24:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 fed5 	bl	80069dc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c3a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	f003 0310 	and.w	r3, r3, #16
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d036      	beq.n	8005cb4 <HAL_ADC_IRQHandler+0x3e8>
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	f003 0310 	and.w	r3, r3, #16
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d031      	beq.n	8005cb4 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d102      	bne.n	8005c5e <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	627b      	str	r3, [r7, #36]	; 0x24
 8005c5c:	e014      	b.n	8005c88 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d008      	beq.n	8005c76 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005c64:	4825      	ldr	r0, [pc, #148]	; (8005cfc <HAL_ADC_IRQHandler+0x430>)
 8005c66:	f7ff fb47 	bl	80052f8 <LL_ADC_GetMultiDMATransfer>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00b      	beq.n	8005c88 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8005c70:	2301      	movs	r3, #1
 8005c72:	627b      	str	r3, [r7, #36]	; 0x24
 8005c74:	e008      	b.n	8005c88 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	f003 0301 	and.w	r3, r3, #1
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d001      	beq.n	8005c88 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8005c84:	2301      	movs	r3, #1
 8005c86:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8005c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d10e      	bne.n	8005cac <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c92:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c9e:	f043 0202 	orr.w	r2, r3, #2
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 f848 	bl	8005d3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2210      	movs	r2, #16
 8005cb2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d018      	beq.n	8005cf0 <HAL_ADC_IRQHandler+0x424>
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d013      	beq.n	8005cf0 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ccc:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cd8:	f043 0208 	orr.w	r2, r3, #8
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ce8:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 fe62 	bl	80069b4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005cf0:	bf00      	nop
 8005cf2:	3728      	adds	r7, #40	; 0x28
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	50040000 	.word	0x50040000
 8005cfc:	50040300 	.word	0x50040300

08005d00 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005d1c:	bf00      	nop
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005d44:	bf00      	nop
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b0b6      	sub	sp, #216	; 0xd8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005d60:	2300      	movs	r3, #0
 8005d62:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d101      	bne.n	8005d72 <HAL_ADC_ConfigChannel+0x22>
 8005d6e:	2302      	movs	r3, #2
 8005d70:	e3d5      	b.n	800651e <HAL_ADC_ConfigChannel+0x7ce>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2201      	movs	r2, #1
 8005d76:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f7ff fb78 	bl	8005474 <LL_ADC_REG_IsConversionOngoing>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	f040 83ba 	bne.w	8006500 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	2b05      	cmp	r3, #5
 8005d92:	d824      	bhi.n	8005dde <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	3b02      	subs	r3, #2
 8005d9a:	2b03      	cmp	r3, #3
 8005d9c:	d81b      	bhi.n	8005dd6 <HAL_ADC_ConfigChannel+0x86>
 8005d9e:	a201      	add	r2, pc, #4	; (adr r2, 8005da4 <HAL_ADC_ConfigChannel+0x54>)
 8005da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005da4:	08005db5 	.word	0x08005db5
 8005da8:	08005dbd 	.word	0x08005dbd
 8005dac:	08005dc5 	.word	0x08005dc5
 8005db0:	08005dcd 	.word	0x08005dcd
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	220c      	movs	r2, #12
 8005db8:	605a      	str	r2, [r3, #4]
          break;
 8005dba:	e011      	b.n	8005de0 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	2212      	movs	r2, #18
 8005dc0:	605a      	str	r2, [r3, #4]
          break;
 8005dc2:	e00d      	b.n	8005de0 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	2218      	movs	r2, #24
 8005dc8:	605a      	str	r2, [r3, #4]
          break;
 8005dca:	e009      	b.n	8005de0 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005dd2:	605a      	str	r2, [r3, #4]
          break;
 8005dd4:	e004      	b.n	8005de0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2206      	movs	r2, #6
 8005dda:	605a      	str	r2, [r3, #4]
          break;
 8005ddc:	e000      	b.n	8005de0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8005dde:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6818      	ldr	r0, [r3, #0]
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	6859      	ldr	r1, [r3, #4]
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	461a      	mov	r2, r3
 8005dee:	f7ff f9e6 	bl	80051be <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7ff fb3c 	bl	8005474 <LL_ADC_REG_IsConversionOngoing>
 8005dfc:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4618      	mov	r0, r3
 8005e06:	f7ff fb48 	bl	800549a <LL_ADC_INJ_IsConversionOngoing>
 8005e0a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005e0e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f040 81c1 	bne.w	800619a <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005e18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f040 81bc 	bne.w	800619a <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e2a:	d10f      	bne.n	8005e4c <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6818      	ldr	r0, [r3, #0]
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	2200      	movs	r2, #0
 8005e36:	4619      	mov	r1, r3
 8005e38:	f7ff fa00 	bl	800523c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005e44:	4618      	mov	r0, r3
 8005e46:	f7ff f994 	bl	8005172 <LL_ADC_SetSamplingTimeCommonConfig>
 8005e4a:	e00e      	b.n	8005e6a <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6818      	ldr	r0, [r3, #0]
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	6819      	ldr	r1, [r3, #0]
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	461a      	mov	r2, r3
 8005e5a:	f7ff f9ef 	bl	800523c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2100      	movs	r1, #0
 8005e64:	4618      	mov	r0, r3
 8005e66:	f7ff f984 	bl	8005172 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	695a      	ldr	r2, [r3, #20]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	08db      	lsrs	r3, r3, #3
 8005e76:	f003 0303 	and.w	r3, r3, #3
 8005e7a:	005b      	lsls	r3, r3, #1
 8005e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e80:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	691b      	ldr	r3, [r3, #16]
 8005e88:	2b04      	cmp	r3, #4
 8005e8a:	d00a      	beq.n	8005ea2 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6818      	ldr	r0, [r3, #0]
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	6919      	ldr	r1, [r3, #16]
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005e9c:	f7ff f914 	bl	80050c8 <LL_ADC_SetOffset>
 8005ea0:	e17b      	b.n	800619a <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2100      	movs	r1, #0
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f7ff f931 	bl	8005110 <LL_ADC_GetOffsetChannel>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10a      	bne.n	8005ece <HAL_ADC_ConfigChannel+0x17e>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	2100      	movs	r1, #0
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7ff f926 	bl	8005110 <LL_ADC_GetOffsetChannel>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	0e9b      	lsrs	r3, r3, #26
 8005ec8:	f003 021f 	and.w	r2, r3, #31
 8005ecc:	e01e      	b.n	8005f0c <HAL_ADC_ConfigChannel+0x1bc>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2100      	movs	r1, #0
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f7ff f91b 	bl	8005110 <LL_ADC_GetOffsetChannel>
 8005eda:	4603      	mov	r3, r0
 8005edc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ee0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005ee4:	fa93 f3a3 	rbit	r3, r3
 8005ee8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005eec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005ef0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005ef4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8005efc:	2320      	movs	r3, #32
 8005efe:	e004      	b.n	8005f0a <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8005f00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005f04:	fab3 f383 	clz	r3, r3
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d105      	bne.n	8005f24 <HAL_ADC_ConfigChannel+0x1d4>
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	0e9b      	lsrs	r3, r3, #26
 8005f1e:	f003 031f 	and.w	r3, r3, #31
 8005f22:	e018      	b.n	8005f56 <HAL_ADC_ConfigChannel+0x206>
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005f30:	fa93 f3a3 	rbit	r3, r3
 8005f34:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005f38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005f3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8005f40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d101      	bne.n	8005f4c <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8005f48:	2320      	movs	r3, #32
 8005f4a:	e004      	b.n	8005f56 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8005f4c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005f50:	fab3 f383 	clz	r3, r3
 8005f54:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d106      	bne.n	8005f68 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	2100      	movs	r1, #0
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7ff f8ea 	bl	800513c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2101      	movs	r1, #1
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f7ff f8ce 	bl	8005110 <LL_ADC_GetOffsetChannel>
 8005f74:	4603      	mov	r3, r0
 8005f76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d10a      	bne.n	8005f94 <HAL_ADC_ConfigChannel+0x244>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2101      	movs	r1, #1
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7ff f8c3 	bl	8005110 <LL_ADC_GetOffsetChannel>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	0e9b      	lsrs	r3, r3, #26
 8005f8e:	f003 021f 	and.w	r2, r3, #31
 8005f92:	e01e      	b.n	8005fd2 <HAL_ADC_ConfigChannel+0x282>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2101      	movs	r1, #1
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f7ff f8b8 	bl	8005110 <LL_ADC_GetOffsetChannel>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fa6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005faa:	fa93 f3a3 	rbit	r3, r3
 8005fae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8005fb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005fb6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8005fba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8005fc2:	2320      	movs	r3, #32
 8005fc4:	e004      	b.n	8005fd0 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8005fc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005fca:	fab3 f383 	clz	r3, r3
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d105      	bne.n	8005fea <HAL_ADC_ConfigChannel+0x29a>
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	0e9b      	lsrs	r3, r3, #26
 8005fe4:	f003 031f 	and.w	r3, r3, #31
 8005fe8:	e018      	b.n	800601c <HAL_ADC_ConfigChannel+0x2cc>
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ff2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ff6:	fa93 f3a3 	rbit	r3, r3
 8005ffa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8005ffe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006002:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8006006:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800600e:	2320      	movs	r3, #32
 8006010:	e004      	b.n	800601c <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8006012:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006016:	fab3 f383 	clz	r3, r3
 800601a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800601c:	429a      	cmp	r2, r3
 800601e:	d106      	bne.n	800602e <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2200      	movs	r2, #0
 8006026:	2101      	movs	r1, #1
 8006028:	4618      	mov	r0, r3
 800602a:	f7ff f887 	bl	800513c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2102      	movs	r1, #2
 8006034:	4618      	mov	r0, r3
 8006036:	f7ff f86b 	bl	8005110 <LL_ADC_GetOffsetChannel>
 800603a:	4603      	mov	r3, r0
 800603c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006040:	2b00      	cmp	r3, #0
 8006042:	d10a      	bne.n	800605a <HAL_ADC_ConfigChannel+0x30a>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	2102      	movs	r1, #2
 800604a:	4618      	mov	r0, r3
 800604c:	f7ff f860 	bl	8005110 <LL_ADC_GetOffsetChannel>
 8006050:	4603      	mov	r3, r0
 8006052:	0e9b      	lsrs	r3, r3, #26
 8006054:	f003 021f 	and.w	r2, r3, #31
 8006058:	e01e      	b.n	8006098 <HAL_ADC_ConfigChannel+0x348>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2102      	movs	r1, #2
 8006060:	4618      	mov	r0, r3
 8006062:	f7ff f855 	bl	8005110 <LL_ADC_GetOffsetChannel>
 8006066:	4603      	mov	r3, r0
 8006068:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800606c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006070:	fa93 f3a3 	rbit	r3, r3
 8006074:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8006078:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800607c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006080:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006084:	2b00      	cmp	r3, #0
 8006086:	d101      	bne.n	800608c <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8006088:	2320      	movs	r3, #32
 800608a:	e004      	b.n	8006096 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 800608c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006090:	fab3 f383 	clz	r3, r3
 8006094:	b2db      	uxtb	r3, r3
 8006096:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d105      	bne.n	80060b0 <HAL_ADC_ConfigChannel+0x360>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	0e9b      	lsrs	r3, r3, #26
 80060aa:	f003 031f 	and.w	r3, r3, #31
 80060ae:	e016      	b.n	80060de <HAL_ADC_ConfigChannel+0x38e>
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80060bc:	fa93 f3a3 	rbit	r3, r3
 80060c0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80060c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80060c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80060c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d101      	bne.n	80060d4 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80060d0:	2320      	movs	r3, #32
 80060d2:	e004      	b.n	80060de <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80060d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80060d8:	fab3 f383 	clz	r3, r3
 80060dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80060de:	429a      	cmp	r2, r3
 80060e0:	d106      	bne.n	80060f0 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2200      	movs	r2, #0
 80060e8:	2102      	movs	r1, #2
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7ff f826 	bl	800513c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	2103      	movs	r1, #3
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7ff f80a 	bl	8005110 <LL_ADC_GetOffsetChannel>
 80060fc:	4603      	mov	r3, r0
 80060fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10a      	bne.n	800611c <HAL_ADC_ConfigChannel+0x3cc>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2103      	movs	r1, #3
 800610c:	4618      	mov	r0, r3
 800610e:	f7fe ffff 	bl	8005110 <LL_ADC_GetOffsetChannel>
 8006112:	4603      	mov	r3, r0
 8006114:	0e9b      	lsrs	r3, r3, #26
 8006116:	f003 021f 	and.w	r2, r3, #31
 800611a:	e017      	b.n	800614c <HAL_ADC_ConfigChannel+0x3fc>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	2103      	movs	r1, #3
 8006122:	4618      	mov	r0, r3
 8006124:	f7fe fff4 	bl	8005110 <LL_ADC_GetOffsetChannel>
 8006128:	4603      	mov	r3, r0
 800612a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800612c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800612e:	fa93 f3a3 	rbit	r3, r3
 8006132:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8006134:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006136:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8006138:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800613e:	2320      	movs	r3, #32
 8006140:	e003      	b.n	800614a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8006142:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006144:	fab3 f383 	clz	r3, r3
 8006148:	b2db      	uxtb	r3, r3
 800614a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006154:	2b00      	cmp	r3, #0
 8006156:	d105      	bne.n	8006164 <HAL_ADC_ConfigChannel+0x414>
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	0e9b      	lsrs	r3, r3, #26
 800615e:	f003 031f 	and.w	r3, r3, #31
 8006162:	e011      	b.n	8006188 <HAL_ADC_ConfigChannel+0x438>
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800616a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800616c:	fa93 f3a3 	rbit	r3, r3
 8006170:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006172:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006174:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006176:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006178:	2b00      	cmp	r3, #0
 800617a:	d101      	bne.n	8006180 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800617c:	2320      	movs	r3, #32
 800617e:	e003      	b.n	8006188 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8006180:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006182:	fab3 f383 	clz	r3, r3
 8006186:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006188:	429a      	cmp	r2, r3
 800618a:	d106      	bne.n	800619a <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2200      	movs	r2, #0
 8006192:	2103      	movs	r1, #3
 8006194:	4618      	mov	r0, r3
 8006196:	f7fe ffd1 	bl	800513c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4618      	mov	r0, r3
 80061a0:	f7ff f92e 	bl	8005400 <LL_ADC_IsEnabled>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f040 8140 	bne.w	800642c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6818      	ldr	r0, [r3, #0]
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	6819      	ldr	r1, [r3, #0]
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	461a      	mov	r2, r3
 80061ba:	f7ff f86b 	bl	8005294 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	4a8f      	ldr	r2, [pc, #572]	; (8006400 <HAL_ADC_ConfigChannel+0x6b0>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	f040 8131 	bne.w	800642c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10b      	bne.n	80061f2 <HAL_ADC_ConfigChannel+0x4a2>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	0e9b      	lsrs	r3, r3, #26
 80061e0:	3301      	adds	r3, #1
 80061e2:	f003 031f 	and.w	r3, r3, #31
 80061e6:	2b09      	cmp	r3, #9
 80061e8:	bf94      	ite	ls
 80061ea:	2301      	movls	r3, #1
 80061ec:	2300      	movhi	r3, #0
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	e019      	b.n	8006226 <HAL_ADC_ConfigChannel+0x4d6>
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80061fa:	fa93 f3a3 	rbit	r3, r3
 80061fe:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006200:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006202:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006204:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006206:	2b00      	cmp	r3, #0
 8006208:	d101      	bne.n	800620e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800620a:	2320      	movs	r3, #32
 800620c:	e003      	b.n	8006216 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800620e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006210:	fab3 f383 	clz	r3, r3
 8006214:	b2db      	uxtb	r3, r3
 8006216:	3301      	adds	r3, #1
 8006218:	f003 031f 	and.w	r3, r3, #31
 800621c:	2b09      	cmp	r3, #9
 800621e:	bf94      	ite	ls
 8006220:	2301      	movls	r3, #1
 8006222:	2300      	movhi	r3, #0
 8006224:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006226:	2b00      	cmp	r3, #0
 8006228:	d079      	beq.n	800631e <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006232:	2b00      	cmp	r3, #0
 8006234:	d107      	bne.n	8006246 <HAL_ADC_ConfigChannel+0x4f6>
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	0e9b      	lsrs	r3, r3, #26
 800623c:	3301      	adds	r3, #1
 800623e:	069b      	lsls	r3, r3, #26
 8006240:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006244:	e015      	b.n	8006272 <HAL_ADC_ConfigChannel+0x522>
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800624c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800624e:	fa93 f3a3 	rbit	r3, r3
 8006252:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006254:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006256:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006258:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 800625e:	2320      	movs	r3, #32
 8006260:	e003      	b.n	800626a <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8006262:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006264:	fab3 f383 	clz	r3, r3
 8006268:	b2db      	uxtb	r3, r3
 800626a:	3301      	adds	r3, #1
 800626c:	069b      	lsls	r3, r3, #26
 800626e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800627a:	2b00      	cmp	r3, #0
 800627c:	d109      	bne.n	8006292 <HAL_ADC_ConfigChannel+0x542>
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	0e9b      	lsrs	r3, r3, #26
 8006284:	3301      	adds	r3, #1
 8006286:	f003 031f 	and.w	r3, r3, #31
 800628a:	2101      	movs	r1, #1
 800628c:	fa01 f303 	lsl.w	r3, r1, r3
 8006290:	e017      	b.n	80062c2 <HAL_ADC_ConfigChannel+0x572>
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006298:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800629a:	fa93 f3a3 	rbit	r3, r3
 800629e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80062a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062a2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80062a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 80062aa:	2320      	movs	r3, #32
 80062ac:	e003      	b.n	80062b6 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 80062ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062b0:	fab3 f383 	clz	r3, r3
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	3301      	adds	r3, #1
 80062b8:	f003 031f 	and.w	r3, r3, #31
 80062bc:	2101      	movs	r1, #1
 80062be:	fa01 f303 	lsl.w	r3, r1, r3
 80062c2:	ea42 0103 	orr.w	r1, r2, r3
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10a      	bne.n	80062e8 <HAL_ADC_ConfigChannel+0x598>
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	0e9b      	lsrs	r3, r3, #26
 80062d8:	3301      	adds	r3, #1
 80062da:	f003 021f 	and.w	r2, r3, #31
 80062de:	4613      	mov	r3, r2
 80062e0:	005b      	lsls	r3, r3, #1
 80062e2:	4413      	add	r3, r2
 80062e4:	051b      	lsls	r3, r3, #20
 80062e6:	e018      	b.n	800631a <HAL_ADC_ConfigChannel+0x5ca>
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062f0:	fa93 f3a3 	rbit	r3, r3
 80062f4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80062f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80062fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d101      	bne.n	8006304 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8006300:	2320      	movs	r3, #32
 8006302:	e003      	b.n	800630c <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8006304:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006306:	fab3 f383 	clz	r3, r3
 800630a:	b2db      	uxtb	r3, r3
 800630c:	3301      	adds	r3, #1
 800630e:	f003 021f 	and.w	r2, r3, #31
 8006312:	4613      	mov	r3, r2
 8006314:	005b      	lsls	r3, r3, #1
 8006316:	4413      	add	r3, r2
 8006318:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800631a:	430b      	orrs	r3, r1
 800631c:	e081      	b.n	8006422 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006326:	2b00      	cmp	r3, #0
 8006328:	d107      	bne.n	800633a <HAL_ADC_ConfigChannel+0x5ea>
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	0e9b      	lsrs	r3, r3, #26
 8006330:	3301      	adds	r3, #1
 8006332:	069b      	lsls	r3, r3, #26
 8006334:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006338:	e015      	b.n	8006366 <HAL_ADC_ConfigChannel+0x616>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006342:	fa93 f3a3 	rbit	r3, r3
 8006346:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800634a:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800634c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8006352:	2320      	movs	r3, #32
 8006354:	e003      	b.n	800635e <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8006356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006358:	fab3 f383 	clz	r3, r3
 800635c:	b2db      	uxtb	r3, r3
 800635e:	3301      	adds	r3, #1
 8006360:	069b      	lsls	r3, r3, #26
 8006362:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800636e:	2b00      	cmp	r3, #0
 8006370:	d109      	bne.n	8006386 <HAL_ADC_ConfigChannel+0x636>
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	0e9b      	lsrs	r3, r3, #26
 8006378:	3301      	adds	r3, #1
 800637a:	f003 031f 	and.w	r3, r3, #31
 800637e:	2101      	movs	r1, #1
 8006380:	fa01 f303 	lsl.w	r3, r1, r3
 8006384:	e017      	b.n	80063b6 <HAL_ADC_ConfigChannel+0x666>
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800638c:	6a3b      	ldr	r3, [r7, #32]
 800638e:	fa93 f3a3 	rbit	r3, r3
 8006392:	61fb      	str	r3, [r7, #28]
  return result;
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639a:	2b00      	cmp	r3, #0
 800639c:	d101      	bne.n	80063a2 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 800639e:	2320      	movs	r3, #32
 80063a0:	e003      	b.n	80063aa <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 80063a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a4:	fab3 f383 	clz	r3, r3
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	3301      	adds	r3, #1
 80063ac:	f003 031f 	and.w	r3, r3, #31
 80063b0:	2101      	movs	r1, #1
 80063b2:	fa01 f303 	lsl.w	r3, r1, r3
 80063b6:	ea42 0103 	orr.w	r1, r2, r3
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10d      	bne.n	80063e2 <HAL_ADC_ConfigChannel+0x692>
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	0e9b      	lsrs	r3, r3, #26
 80063cc:	3301      	adds	r3, #1
 80063ce:	f003 021f 	and.w	r2, r3, #31
 80063d2:	4613      	mov	r3, r2
 80063d4:	005b      	lsls	r3, r3, #1
 80063d6:	4413      	add	r3, r2
 80063d8:	3b1e      	subs	r3, #30
 80063da:	051b      	lsls	r3, r3, #20
 80063dc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80063e0:	e01e      	b.n	8006420 <HAL_ADC_ConfigChannel+0x6d0>
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	fa93 f3a3 	rbit	r3, r3
 80063ee:	613b      	str	r3, [r7, #16]
  return result;
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80063f4:	69bb      	ldr	r3, [r7, #24]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d104      	bne.n	8006404 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80063fa:	2320      	movs	r3, #32
 80063fc:	e006      	b.n	800640c <HAL_ADC_ConfigChannel+0x6bc>
 80063fe:	bf00      	nop
 8006400:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	fab3 f383 	clz	r3, r3
 800640a:	b2db      	uxtb	r3, r3
 800640c:	3301      	adds	r3, #1
 800640e:	f003 021f 	and.w	r2, r3, #31
 8006412:	4613      	mov	r3, r2
 8006414:	005b      	lsls	r3, r3, #1
 8006416:	4413      	add	r3, r2
 8006418:	3b1e      	subs	r3, #30
 800641a:	051b      	lsls	r3, r3, #20
 800641c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006420:	430b      	orrs	r3, r1
 8006422:	683a      	ldr	r2, [r7, #0]
 8006424:	6892      	ldr	r2, [r2, #8]
 8006426:	4619      	mov	r1, r3
 8006428:	f7fe ff08 	bl	800523c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	4b3d      	ldr	r3, [pc, #244]	; (8006528 <HAL_ADC_ConfigChannel+0x7d8>)
 8006432:	4013      	ands	r3, r2
 8006434:	2b00      	cmp	r3, #0
 8006436:	d06c      	beq.n	8006512 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006438:	483c      	ldr	r0, [pc, #240]	; (800652c <HAL_ADC_ConfigChannel+0x7dc>)
 800643a:	f7fe fe37 	bl	80050ac <LL_ADC_GetCommonPathInternalCh>
 800643e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a3a      	ldr	r2, [pc, #232]	; (8006530 <HAL_ADC_ConfigChannel+0x7e0>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d127      	bne.n	800649c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800644c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006450:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006454:	2b00      	cmp	r3, #0
 8006456:	d121      	bne.n	800649c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a35      	ldr	r2, [pc, #212]	; (8006534 <HAL_ADC_ConfigChannel+0x7e4>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d157      	bne.n	8006512 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006462:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006466:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800646a:	4619      	mov	r1, r3
 800646c:	482f      	ldr	r0, [pc, #188]	; (800652c <HAL_ADC_ConfigChannel+0x7dc>)
 800646e:	f7fe fe0a 	bl	8005086 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006472:	4b31      	ldr	r3, [pc, #196]	; (8006538 <HAL_ADC_ConfigChannel+0x7e8>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	099b      	lsrs	r3, r3, #6
 8006478:	4a30      	ldr	r2, [pc, #192]	; (800653c <HAL_ADC_ConfigChannel+0x7ec>)
 800647a:	fba2 2303 	umull	r2, r3, r2, r3
 800647e:	099b      	lsrs	r3, r3, #6
 8006480:	1c5a      	adds	r2, r3, #1
 8006482:	4613      	mov	r3, r2
 8006484:	005b      	lsls	r3, r3, #1
 8006486:	4413      	add	r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800648c:	e002      	b.n	8006494 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	3b01      	subs	r3, #1
 8006492:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1f9      	bne.n	800648e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800649a:	e03a      	b.n	8006512 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a27      	ldr	r2, [pc, #156]	; (8006540 <HAL_ADC_ConfigChannel+0x7f0>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d113      	bne.n	80064ce <HAL_ADC_ConfigChannel+0x77e>
 80064a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80064aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d10d      	bne.n	80064ce <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a1f      	ldr	r2, [pc, #124]	; (8006534 <HAL_ADC_ConfigChannel+0x7e4>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d12a      	bne.n	8006512 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80064c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80064c4:	4619      	mov	r1, r3
 80064c6:	4819      	ldr	r0, [pc, #100]	; (800652c <HAL_ADC_ConfigChannel+0x7dc>)
 80064c8:	f7fe fddd 	bl	8005086 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064cc:	e021      	b.n	8006512 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a1c      	ldr	r2, [pc, #112]	; (8006544 <HAL_ADC_ConfigChannel+0x7f4>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d11c      	bne.n	8006512 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80064d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80064dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d116      	bne.n	8006512 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a12      	ldr	r2, [pc, #72]	; (8006534 <HAL_ADC_ConfigChannel+0x7e4>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d111      	bne.n	8006512 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80064f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80064f6:	4619      	mov	r1, r3
 80064f8:	480c      	ldr	r0, [pc, #48]	; (800652c <HAL_ADC_ConfigChannel+0x7dc>)
 80064fa:	f7fe fdc4 	bl	8005086 <LL_ADC_SetCommonPathInternalCh>
 80064fe:	e008      	b.n	8006512 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006504:	f043 0220 	orr.w	r2, r3, #32
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800651a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800651e:	4618      	mov	r0, r3
 8006520:	37d8      	adds	r7, #216	; 0xd8
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
 8006526:	bf00      	nop
 8006528:	80080000 	.word	0x80080000
 800652c:	50040300 	.word	0x50040300
 8006530:	c7520000 	.word	0xc7520000
 8006534:	50040000 	.word	0x50040000
 8006538:	20000208 	.word	0x20000208
 800653c:	053e2d63 	.word	0x053e2d63
 8006540:	cb840000 	.word	0xcb840000
 8006544:	80000001 	.word	0x80000001

08006548 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006550:	2300      	movs	r3, #0
 8006552:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4618      	mov	r0, r3
 800655a:	f7fe ff51 	bl	8005400 <LL_ADC_IsEnabled>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d169      	bne.n	8006638 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	689a      	ldr	r2, [r3, #8]
 800656a:	4b36      	ldr	r3, [pc, #216]	; (8006644 <ADC_Enable+0xfc>)
 800656c:	4013      	ands	r3, r2
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00d      	beq.n	800658e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006576:	f043 0210 	orr.w	r2, r3, #16
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006582:	f043 0201 	orr.w	r2, r3, #1
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e055      	b.n	800663a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4618      	mov	r0, r3
 8006594:	f7fe ff0c 	bl	80053b0 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006598:	482b      	ldr	r0, [pc, #172]	; (8006648 <ADC_Enable+0x100>)
 800659a:	f7fe fd87 	bl	80050ac <LL_ADC_GetCommonPathInternalCh>
 800659e:	4603      	mov	r3, r0
 80065a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d013      	beq.n	80065d0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80065a8:	4b28      	ldr	r3, [pc, #160]	; (800664c <ADC_Enable+0x104>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	099b      	lsrs	r3, r3, #6
 80065ae:	4a28      	ldr	r2, [pc, #160]	; (8006650 <ADC_Enable+0x108>)
 80065b0:	fba2 2303 	umull	r2, r3, r2, r3
 80065b4:	099b      	lsrs	r3, r3, #6
 80065b6:	1c5a      	adds	r2, r3, #1
 80065b8:	4613      	mov	r3, r2
 80065ba:	005b      	lsls	r3, r3, #1
 80065bc:	4413      	add	r3, r2
 80065be:	009b      	lsls	r3, r3, #2
 80065c0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80065c2:	e002      	b.n	80065ca <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	3b01      	subs	r3, #1
 80065c8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d1f9      	bne.n	80065c4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80065d0:	f7fe fd16 	bl	8005000 <HAL_GetTick>
 80065d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80065d6:	e028      	b.n	800662a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4618      	mov	r0, r3
 80065de:	f7fe ff0f 	bl	8005400 <LL_ADC_IsEnabled>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d104      	bne.n	80065f2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4618      	mov	r0, r3
 80065ee:	f7fe fedf 	bl	80053b0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80065f2:	f7fe fd05 	bl	8005000 <HAL_GetTick>
 80065f6:	4602      	mov	r2, r0
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	2b02      	cmp	r3, #2
 80065fe:	d914      	bls.n	800662a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	2b01      	cmp	r3, #1
 800660c:	d00d      	beq.n	800662a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006612:	f043 0210 	orr.w	r2, r3, #16
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800661e:	f043 0201 	orr.w	r2, r3, #1
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e007      	b.n	800663a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f003 0301 	and.w	r3, r3, #1
 8006634:	2b01      	cmp	r3, #1
 8006636:	d1cf      	bne.n	80065d8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3710      	adds	r7, #16
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	8000003f 	.word	0x8000003f
 8006648:	50040300 	.word	0x50040300
 800664c:	20000208 	.word	0x20000208
 8006650:	053e2d63 	.word	0x053e2d63

08006654 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4618      	mov	r0, r3
 8006662:	f7fe fee0 	bl	8005426 <LL_ADC_IsDisableOngoing>
 8006666:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4618      	mov	r0, r3
 800666e:	f7fe fec7 	bl	8005400 <LL_ADC_IsEnabled>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d047      	beq.n	8006708 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d144      	bne.n	8006708 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	f003 030d 	and.w	r3, r3, #13
 8006688:	2b01      	cmp	r3, #1
 800668a:	d10c      	bne.n	80066a6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4618      	mov	r0, r3
 8006692:	f7fe fea1 	bl	80053d8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	2203      	movs	r2, #3
 800669c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800669e:	f7fe fcaf 	bl	8005000 <HAL_GetTick>
 80066a2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80066a4:	e029      	b.n	80066fa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066aa:	f043 0210 	orr.w	r2, r3, #16
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066b6:	f043 0201 	orr.w	r2, r3, #1
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	e023      	b.n	800670a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80066c2:	f7fe fc9d 	bl	8005000 <HAL_GetTick>
 80066c6:	4602      	mov	r2, r0
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d914      	bls.n	80066fa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	f003 0301 	and.w	r3, r3, #1
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00d      	beq.n	80066fa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066e2:	f043 0210 	orr.w	r2, r3, #16
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066ee:	f043 0201 	orr.w	r2, r3, #1
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e007      	b.n	800670a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f003 0301 	and.w	r3, r3, #1
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1dc      	bne.n	80066c2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3710      	adds	r7, #16
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006712:	b580      	push	{r7, lr}
 8006714:	b084      	sub	sp, #16
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006724:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006728:	2b00      	cmp	r3, #0
 800672a:	d14b      	bne.n	80067c4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006730:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f003 0308 	and.w	r3, r3, #8
 8006742:	2b00      	cmp	r3, #0
 8006744:	d021      	beq.n	800678a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4618      	mov	r0, r3
 800674c:	f7fe fd24 	bl	8005198 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	d032      	beq.n	80067bc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006760:	2b00      	cmp	r3, #0
 8006762:	d12b      	bne.n	80067bc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006768:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006774:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d11f      	bne.n	80067bc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006780:	f043 0201 	orr.w	r2, r3, #1
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	659a      	str	r2, [r3, #88]	; 0x58
 8006788:	e018      	b.n	80067bc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	f003 0302 	and.w	r3, r3, #2
 8006794:	2b00      	cmp	r3, #0
 8006796:	d111      	bne.n	80067bc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800679c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d105      	bne.n	80067bc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067b4:	f043 0201 	orr.w	r2, r3, #1
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f7ff fa9f 	bl	8005d00 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80067c2:	e00e      	b.n	80067e2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067c8:	f003 0310 	and.w	r3, r3, #16
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d003      	beq.n	80067d8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80067d0:	68f8      	ldr	r0, [r7, #12]
 80067d2:	f7ff fab3 	bl	8005d3c <HAL_ADC_ErrorCallback>
}
 80067d6:	e004      	b.n	80067e2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	4798      	blx	r3
}
 80067e2:	bf00      	nop
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}

080067ea <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b084      	sub	sp, #16
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067f6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80067f8:	68f8      	ldr	r0, [r7, #12]
 80067fa:	f7ff fa8b 	bl	8005d14 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80067fe:	bf00      	nop
 8006800:	3710      	adds	r7, #16
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}

08006806 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006806:	b580      	push	{r7, lr}
 8006808:	b084      	sub	sp, #16
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006812:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006818:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006824:	f043 0204 	orr.w	r2, r3, #4
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800682c:	68f8      	ldr	r0, [r7, #12]
 800682e:	f7ff fa85 	bl	8005d3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006832:	bf00      	nop
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}

0800683a <LL_ADC_IsEnabled>:
{
 800683a:	b480      	push	{r7}
 800683c:	b083      	sub	sp, #12
 800683e:	af00      	add	r7, sp, #0
 8006840:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b01      	cmp	r3, #1
 800684c:	d101      	bne.n	8006852 <LL_ADC_IsEnabled+0x18>
 800684e:	2301      	movs	r3, #1
 8006850:	e000      	b.n	8006854 <LL_ADC_IsEnabled+0x1a>
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	370c      	adds	r7, #12
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr

08006860 <LL_ADC_StartCalibration>:
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006872:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006876:	683a      	ldr	r2, [r7, #0]
 8006878:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800687c:	4313      	orrs	r3, r2
 800687e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	609a      	str	r2, [r3, #8]
}
 8006886:	bf00      	nop
 8006888:	370c      	adds	r7, #12
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr

08006892 <LL_ADC_IsCalibrationOnGoing>:
{
 8006892:	b480      	push	{r7}
 8006894:	b083      	sub	sp, #12
 8006896:	af00      	add	r7, sp, #0
 8006898:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80068a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80068a6:	d101      	bne.n	80068ac <LL_ADC_IsCalibrationOnGoing+0x1a>
 80068a8:	2301      	movs	r3, #1
 80068aa:	e000      	b.n	80068ae <LL_ADC_IsCalibrationOnGoing+0x1c>
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr

080068ba <LL_ADC_REG_IsConversionOngoing>:
{
 80068ba:	b480      	push	{r7}
 80068bc:	b083      	sub	sp, #12
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	f003 0304 	and.w	r3, r3, #4
 80068ca:	2b04      	cmp	r3, #4
 80068cc:	d101      	bne.n	80068d2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80068ce:	2301      	movs	r3, #1
 80068d0:	e000      	b.n	80068d4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80068d2:	2300      	movs	r3, #0
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	370c      	adds	r7, #12
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr

080068e0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80068ea:	2300      	movs	r3, #0
 80068ec:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d101      	bne.n	80068fc <HAL_ADCEx_Calibration_Start+0x1c>
 80068f8:	2302      	movs	r3, #2
 80068fa:	e04d      	b.n	8006998 <HAL_ADCEx_Calibration_Start+0xb8>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f7ff fea5 	bl	8006654 <ADC_Disable>
 800690a:	4603      	mov	r3, r0
 800690c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800690e:	7bfb      	ldrb	r3, [r7, #15]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d136      	bne.n	8006982 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006918:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800691c:	f023 0302 	bic.w	r3, r3, #2
 8006920:	f043 0202 	orr.w	r2, r3, #2
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	6839      	ldr	r1, [r7, #0]
 800692e:	4618      	mov	r0, r3
 8006930:	f7ff ff96 	bl	8006860 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006934:	e014      	b.n	8006960 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	3301      	adds	r3, #1
 800693a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8006942:	d30d      	bcc.n	8006960 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006948:	f023 0312 	bic.w	r3, r3, #18
 800694c:	f043 0210 	orr.w	r2, r3, #16
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	e01b      	b.n	8006998 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4618      	mov	r0, r3
 8006966:	f7ff ff94 	bl	8006892 <LL_ADC_IsCalibrationOnGoing>
 800696a:	4603      	mov	r3, r0
 800696c:	2b00      	cmp	r3, #0
 800696e:	d1e2      	bne.n	8006936 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006974:	f023 0303 	bic.w	r3, r3, #3
 8006978:	f043 0201 	orr.w	r2, r3, #1
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	659a      	str	r2, [r3, #88]	; 0x58
 8006980:	e005      	b.n	800698e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006986:	f043 0210 	orr.w	r2, r3, #16
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006996:	7bfb      	ldrb	r3, [r7, #15]
}
 8006998:	4618      	mov	r0, r3
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b083      	sub	sp, #12
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80069f8:	bf00      	nop
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006a04:	b590      	push	{r4, r7, lr}
 8006a06:	b0a1      	sub	sp, #132	; 0x84
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d101      	bne.n	8006a22 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006a1e:	2302      	movs	r3, #2
 8006a20:	e089      	b.n	8006b36 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2201      	movs	r2, #1
 8006a26:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006a2e:	2300      	movs	r3, #0
 8006a30:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a42      	ldr	r2, [pc, #264]	; (8006b40 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d102      	bne.n	8006a42 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006a3c:	4b41      	ldr	r3, [pc, #260]	; (8006b44 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006a3e:	60fb      	str	r3, [r7, #12]
 8006a40:	e001      	b.n	8006a46 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006a42:	2300      	movs	r3, #0
 8006a44:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10b      	bne.n	8006a64 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a50:	f043 0220 	orr.w	r2, r3, #32
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e068      	b.n	8006b36 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f7ff ff27 	bl	80068ba <LL_ADC_REG_IsConversionOngoing>
 8006a6c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7ff ff21 	bl	80068ba <LL_ADC_REG_IsConversionOngoing>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d14a      	bne.n	8006b14 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006a7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d147      	bne.n	8006b14 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006a84:	4b30      	ldr	r3, [pc, #192]	; (8006b48 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8006a86:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d027      	beq.n	8006ae0 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006a90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	6859      	ldr	r1, [r3, #4]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006aa2:	035b      	lsls	r3, r3, #13
 8006aa4:	430b      	orrs	r3, r1
 8006aa6:	431a      	orrs	r2, r3
 8006aa8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006aaa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006aac:	4824      	ldr	r0, [pc, #144]	; (8006b40 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006aae:	f7ff fec4 	bl	800683a <LL_ADC_IsEnabled>
 8006ab2:	4604      	mov	r4, r0
 8006ab4:	4823      	ldr	r0, [pc, #140]	; (8006b44 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006ab6:	f7ff fec0 	bl	800683a <LL_ADC_IsEnabled>
 8006aba:	4603      	mov	r3, r0
 8006abc:	4323      	orrs	r3, r4
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d132      	bne.n	8006b28 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006ac2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006aca:	f023 030f 	bic.w	r3, r3, #15
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	6811      	ldr	r1, [r2, #0]
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	6892      	ldr	r2, [r2, #8]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	431a      	orrs	r2, r3
 8006ada:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006adc:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006ade:	e023      	b.n	8006b28 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006ae0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ae8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006aea:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006aec:	4814      	ldr	r0, [pc, #80]	; (8006b40 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006aee:	f7ff fea4 	bl	800683a <LL_ADC_IsEnabled>
 8006af2:	4604      	mov	r4, r0
 8006af4:	4813      	ldr	r0, [pc, #76]	; (8006b44 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006af6:	f7ff fea0 	bl	800683a <LL_ADC_IsEnabled>
 8006afa:	4603      	mov	r3, r0
 8006afc:	4323      	orrs	r3, r4
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d112      	bne.n	8006b28 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006b02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006b0a:	f023 030f 	bic.w	r3, r3, #15
 8006b0e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006b10:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006b12:	e009      	b.n	8006b28 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b18:	f043 0220 	orr.w	r2, r3, #32
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8006b26:	e000      	b.n	8006b2a <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006b28:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006b32:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3784      	adds	r7, #132	; 0x84
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd90      	pop	{r4, r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	50040000 	.word	0x50040000
 8006b44:	50040100 	.word	0x50040100
 8006b48:	50040300 	.word	0x50040300

08006b4c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d101      	bne.n	8006b5e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e0ed      	b.n	8006d3a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d102      	bne.n	8006b70 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f7fd ff26 	bl	80049bc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f042 0201 	orr.w	r2, r2, #1
 8006b7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006b80:	f7fe fa3e 	bl	8005000 <HAL_GetTick>
 8006b84:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006b86:	e012      	b.n	8006bae <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006b88:	f7fe fa3a 	bl	8005000 <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	2b0a      	cmp	r3, #10
 8006b94:	d90b      	bls.n	8006bae <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2205      	movs	r2, #5
 8006ba6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e0c5      	b.n	8006d3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	f003 0301 	and.w	r3, r3, #1
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d0e5      	beq.n	8006b88 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f022 0202 	bic.w	r2, r2, #2
 8006bca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006bcc:	f7fe fa18 	bl	8005000 <HAL_GetTick>
 8006bd0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006bd2:	e012      	b.n	8006bfa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006bd4:	f7fe fa14 	bl	8005000 <HAL_GetTick>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	1ad3      	subs	r3, r2, r3
 8006bde:	2b0a      	cmp	r3, #10
 8006be0:	d90b      	bls.n	8006bfa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2205      	movs	r2, #5
 8006bf2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e09f      	b.n	8006d3a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	f003 0302 	and.w	r3, r3, #2
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1e5      	bne.n	8006bd4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	7e1b      	ldrb	r3, [r3, #24]
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d108      	bne.n	8006c22 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006c1e:	601a      	str	r2, [r3, #0]
 8006c20:	e007      	b.n	8006c32 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	7e5b      	ldrb	r3, [r3, #25]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d108      	bne.n	8006c4c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c48:	601a      	str	r2, [r3, #0]
 8006c4a:	e007      	b.n	8006c5c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	7e9b      	ldrb	r3, [r3, #26]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d108      	bne.n	8006c76 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f042 0220 	orr.w	r2, r2, #32
 8006c72:	601a      	str	r2, [r3, #0]
 8006c74:	e007      	b.n	8006c86 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f022 0220 	bic.w	r2, r2, #32
 8006c84:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	7edb      	ldrb	r3, [r3, #27]
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d108      	bne.n	8006ca0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f022 0210 	bic.w	r2, r2, #16
 8006c9c:	601a      	str	r2, [r3, #0]
 8006c9e:	e007      	b.n	8006cb0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f042 0210 	orr.w	r2, r2, #16
 8006cae:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	7f1b      	ldrb	r3, [r3, #28]
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d108      	bne.n	8006cca <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f042 0208 	orr.w	r2, r2, #8
 8006cc6:	601a      	str	r2, [r3, #0]
 8006cc8:	e007      	b.n	8006cda <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f022 0208 	bic.w	r2, r2, #8
 8006cd8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	7f5b      	ldrb	r3, [r3, #29]
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d108      	bne.n	8006cf4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f042 0204 	orr.w	r2, r2, #4
 8006cf0:	601a      	str	r2, [r3, #0]
 8006cf2:	e007      	b.n	8006d04 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f022 0204 	bic.w	r2, r2, #4
 8006d02:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	689a      	ldr	r2, [r3, #8]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	431a      	orrs	r2, r3
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	691b      	ldr	r3, [r3, #16]
 8006d12:	431a      	orrs	r2, r3
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	695b      	ldr	r3, [r3, #20]
 8006d18:	ea42 0103 	orr.w	r1, r2, r3
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	1e5a      	subs	r2, r3, #1
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2201      	movs	r2, #1
 8006d34:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3710      	adds	r7, #16
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}

08006d42 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8006d42:	b480      	push	{r7}
 8006d44:	b087      	sub	sp, #28
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
 8006d4a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006d58:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006d5a:	7cfb      	ldrb	r3, [r7, #19]
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d003      	beq.n	8006d68 <HAL_CAN_ConfigFilter+0x26>
 8006d60:	7cfb      	ldrb	r3, [r7, #19]
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	f040 80aa 	bne.w	8006ebc <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006d6e:	f043 0201 	orr.w	r2, r3, #1
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	695b      	ldr	r3, [r3, #20]
 8006d7c:	f003 031f 	and.w	r3, r3, #31
 8006d80:	2201      	movs	r2, #1
 8006d82:	fa02 f303 	lsl.w	r3, r2, r3
 8006d86:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	43db      	mvns	r3, r3
 8006d92:	401a      	ands	r2, r3
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	69db      	ldr	r3, [r3, #28]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d123      	bne.n	8006dea <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	43db      	mvns	r3, r3
 8006dac:	401a      	ands	r2, r3
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006dc0:	683a      	ldr	r2, [r7, #0]
 8006dc2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8006dc4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	3248      	adds	r2, #72	; 0x48
 8006dca:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006dde:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006de0:	6979      	ldr	r1, [r7, #20]
 8006de2:	3348      	adds	r3, #72	; 0x48
 8006de4:	00db      	lsls	r3, r3, #3
 8006de6:	440b      	add	r3, r1
 8006de8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	69db      	ldr	r3, [r3, #28]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d122      	bne.n	8006e38 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006df2:	697b      	ldr	r3, [r7, #20]
 8006df4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	431a      	orrs	r2, r3
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006e0e:	683a      	ldr	r2, [r7, #0]
 8006e10:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006e12:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	3248      	adds	r2, #72	; 0x48
 8006e18:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006e2c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006e2e:	6979      	ldr	r1, [r7, #20]
 8006e30:	3348      	adds	r3, #72	; 0x48
 8006e32:	00db      	lsls	r3, r3, #3
 8006e34:	440b      	add	r3, r1
 8006e36:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	699b      	ldr	r3, [r3, #24]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d109      	bne.n	8006e54 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	43db      	mvns	r3, r3
 8006e4a:	401a      	ands	r2, r3
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006e52:	e007      	b.n	8006e64 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	431a      	orrs	r2, r3
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	691b      	ldr	r3, [r3, #16]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d109      	bne.n	8006e80 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	43db      	mvns	r3, r3
 8006e76:	401a      	ands	r2, r3
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8006e7e:	e007      	b.n	8006e90 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	431a      	orrs	r2, r3
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	6a1b      	ldr	r3, [r3, #32]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d107      	bne.n	8006ea8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	431a      	orrs	r2, r3
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006eae:	f023 0201 	bic.w	r2, r3, #1
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	e006      	b.n	8006eca <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
  }
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	371c      	adds	r7, #28
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr

08006ed6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8006ed6:	b580      	push	{r7, lr}
 8006ed8:	b084      	sub	sp, #16
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d12e      	bne.n	8006f48 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2202      	movs	r2, #2
 8006eee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f022 0201 	bic.w	r2, r2, #1
 8006f00:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f02:	f7fe f87d 	bl	8005000 <HAL_GetTick>
 8006f06:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006f08:	e012      	b.n	8006f30 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006f0a:	f7fe f879 	bl	8005000 <HAL_GetTick>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	1ad3      	subs	r3, r2, r3
 8006f14:	2b0a      	cmp	r3, #10
 8006f16:	d90b      	bls.n	8006f30 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2205      	movs	r2, #5
 8006f28:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e012      	b.n	8006f56 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1e5      	bne.n	8006f0a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8006f44:	2300      	movs	r3, #0
 8006f46:	e006      	b.n	8006f56 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f4c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
  }
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3710      	adds	r7, #16
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}

08006f5e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8006f5e:	b480      	push	{r7}
 8006f60:	b089      	sub	sp, #36	; 0x24
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	60f8      	str	r0, [r7, #12]
 8006f66:	60b9      	str	r1, [r7, #8]
 8006f68:	607a      	str	r2, [r7, #4]
 8006f6a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f72:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8006f7c:	7ffb      	ldrb	r3, [r7, #31]
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d003      	beq.n	8006f8a <HAL_CAN_AddTxMessage+0x2c>
 8006f82:	7ffb      	ldrb	r3, [r7, #31]
 8006f84:	2b02      	cmp	r3, #2
 8006f86:	f040 80ad 	bne.w	80070e4 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d10a      	bne.n	8006faa <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d105      	bne.n	8006faa <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f000 8095 	beq.w	80070d4 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006faa:	69bb      	ldr	r3, [r7, #24]
 8006fac:	0e1b      	lsrs	r3, r3, #24
 8006fae:	f003 0303 	and.w	r3, r3, #3
 8006fb2:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	409a      	lsls	r2, r3
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d10d      	bne.n	8006fe2 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006fd0:	68f9      	ldr	r1, [r7, #12]
 8006fd2:	6809      	ldr	r1, [r1, #0]
 8006fd4:	431a      	orrs	r2, r3
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	3318      	adds	r3, #24
 8006fda:	011b      	lsls	r3, r3, #4
 8006fdc:	440b      	add	r3, r1
 8006fde:	601a      	str	r2, [r3, #0]
 8006fe0:	e00f      	b.n	8007002 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006fec:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006ff2:	68f9      	ldr	r1, [r7, #12]
 8006ff4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8006ff6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	3318      	adds	r3, #24
 8006ffc:	011b      	lsls	r3, r3, #4
 8006ffe:	440b      	add	r3, r1
 8007000:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6819      	ldr	r1, [r3, #0]
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	691a      	ldr	r2, [r3, #16]
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	3318      	adds	r3, #24
 800700e:	011b      	lsls	r3, r3, #4
 8007010:	440b      	add	r3, r1
 8007012:	3304      	adds	r3, #4
 8007014:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	7d1b      	ldrb	r3, [r3, #20]
 800701a:	2b01      	cmp	r3, #1
 800701c:	d111      	bne.n	8007042 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	3318      	adds	r3, #24
 8007026:	011b      	lsls	r3, r3, #4
 8007028:	4413      	add	r3, r2
 800702a:	3304      	adds	r3, #4
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	68fa      	ldr	r2, [r7, #12]
 8007030:	6811      	ldr	r1, [r2, #0]
 8007032:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	3318      	adds	r3, #24
 800703a:	011b      	lsls	r3, r3, #4
 800703c:	440b      	add	r3, r1
 800703e:	3304      	adds	r3, #4
 8007040:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	3307      	adds	r3, #7
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	061a      	lsls	r2, r3, #24
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	3306      	adds	r3, #6
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	041b      	lsls	r3, r3, #16
 8007052:	431a      	orrs	r2, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	3305      	adds	r3, #5
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	021b      	lsls	r3, r3, #8
 800705c:	4313      	orrs	r3, r2
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	3204      	adds	r2, #4
 8007062:	7812      	ldrb	r2, [r2, #0]
 8007064:	4610      	mov	r0, r2
 8007066:	68fa      	ldr	r2, [r7, #12]
 8007068:	6811      	ldr	r1, [r2, #0]
 800706a:	ea43 0200 	orr.w	r2, r3, r0
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	011b      	lsls	r3, r3, #4
 8007072:	440b      	add	r3, r1
 8007074:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8007078:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	3303      	adds	r3, #3
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	061a      	lsls	r2, r3, #24
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	3302      	adds	r3, #2
 8007086:	781b      	ldrb	r3, [r3, #0]
 8007088:	041b      	lsls	r3, r3, #16
 800708a:	431a      	orrs	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	3301      	adds	r3, #1
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	021b      	lsls	r3, r3, #8
 8007094:	4313      	orrs	r3, r2
 8007096:	687a      	ldr	r2, [r7, #4]
 8007098:	7812      	ldrb	r2, [r2, #0]
 800709a:	4610      	mov	r0, r2
 800709c:	68fa      	ldr	r2, [r7, #12]
 800709e:	6811      	ldr	r1, [r2, #0]
 80070a0:	ea43 0200 	orr.w	r2, r3, r0
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	011b      	lsls	r3, r3, #4
 80070a8:	440b      	add	r3, r1
 80070aa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80070ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	3318      	adds	r3, #24
 80070b8:	011b      	lsls	r3, r3, #4
 80070ba:	4413      	add	r3, r2
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	6811      	ldr	r1, [r2, #0]
 80070c2:	f043 0201 	orr.w	r2, r3, #1
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	3318      	adds	r3, #24
 80070ca:	011b      	lsls	r3, r3, #4
 80070cc:	440b      	add	r3, r1
 80070ce:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80070d0:	2300      	movs	r3, #0
 80070d2:	e00e      	b.n	80070f2 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e006      	b.n	80070f2 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
  }
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3724      	adds	r7, #36	; 0x24
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr

080070fe <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80070fe:	b480      	push	{r7}
 8007100:	b087      	sub	sp, #28
 8007102:	af00      	add	r7, sp, #0
 8007104:	60f8      	str	r0, [r7, #12]
 8007106:	60b9      	str	r1, [r7, #8]
 8007108:	607a      	str	r2, [r7, #4]
 800710a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007112:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007114:	7dfb      	ldrb	r3, [r7, #23]
 8007116:	2b01      	cmp	r3, #1
 8007118:	d003      	beq.n	8007122 <HAL_CAN_GetRxMessage+0x24>
 800711a:	7dfb      	ldrb	r3, [r7, #23]
 800711c:	2b02      	cmp	r3, #2
 800711e:	f040 80f3 	bne.w	8007308 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10e      	bne.n	8007146 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	f003 0303 	and.w	r3, r3, #3
 8007132:	2b00      	cmp	r3, #0
 8007134:	d116      	bne.n	8007164 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	e0e7      	b.n	8007316 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	f003 0303 	and.w	r3, r3, #3
 8007150:	2b00      	cmp	r3, #0
 8007152:	d107      	bne.n	8007164 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007158:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	e0d8      	b.n	8007316 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	331b      	adds	r3, #27
 800716c:	011b      	lsls	r3, r3, #4
 800716e:	4413      	add	r3, r2
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f003 0204 	and.w	r2, r3, #4
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d10c      	bne.n	800719c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	331b      	adds	r3, #27
 800718a:	011b      	lsls	r3, r3, #4
 800718c:	4413      	add	r3, r2
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	0d5b      	lsrs	r3, r3, #21
 8007192:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	601a      	str	r2, [r3, #0]
 800719a:	e00b      	b.n	80071b4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	331b      	adds	r3, #27
 80071a4:	011b      	lsls	r3, r3, #4
 80071a6:	4413      	add	r3, r2
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	08db      	lsrs	r3, r3, #3
 80071ac:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	331b      	adds	r3, #27
 80071bc:	011b      	lsls	r3, r3, #4
 80071be:	4413      	add	r3, r2
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f003 0202 	and.w	r2, r3, #2
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	331b      	adds	r3, #27
 80071d2:	011b      	lsls	r3, r3, #4
 80071d4:	4413      	add	r3, r2
 80071d6:	3304      	adds	r3, #4
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f003 020f 	and.w	r2, r3, #15
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	331b      	adds	r3, #27
 80071ea:	011b      	lsls	r3, r3, #4
 80071ec:	4413      	add	r3, r2
 80071ee:	3304      	adds	r3, #4
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	0a1b      	lsrs	r3, r3, #8
 80071f4:	b2da      	uxtb	r2, r3
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	331b      	adds	r3, #27
 8007202:	011b      	lsls	r3, r3, #4
 8007204:	4413      	add	r3, r2
 8007206:	3304      	adds	r3, #4
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	0c1b      	lsrs	r3, r3, #16
 800720c:	b29a      	uxth	r2, r3
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	011b      	lsls	r3, r3, #4
 800721a:	4413      	add	r3, r2
 800721c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	b2da      	uxtb	r2, r3
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	011b      	lsls	r3, r3, #4
 8007230:	4413      	add	r3, r2
 8007232:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	0a1a      	lsrs	r2, r3, #8
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	3301      	adds	r3, #1
 800723e:	b2d2      	uxtb	r2, r2
 8007240:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	011b      	lsls	r3, r3, #4
 800724a:	4413      	add	r3, r2
 800724c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	0c1a      	lsrs	r2, r3, #16
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	3302      	adds	r3, #2
 8007258:	b2d2      	uxtb	r2, r2
 800725a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	011b      	lsls	r3, r3, #4
 8007264:	4413      	add	r3, r2
 8007266:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	0e1a      	lsrs	r2, r3, #24
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	3303      	adds	r3, #3
 8007272:	b2d2      	uxtb	r2, r2
 8007274:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	011b      	lsls	r3, r3, #4
 800727e:	4413      	add	r3, r2
 8007280:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	3304      	adds	r3, #4
 800728a:	b2d2      	uxtb	r2, r2
 800728c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	011b      	lsls	r3, r3, #4
 8007296:	4413      	add	r3, r2
 8007298:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	0a1a      	lsrs	r2, r3, #8
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	3305      	adds	r3, #5
 80072a4:	b2d2      	uxtb	r2, r2
 80072a6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681a      	ldr	r2, [r3, #0]
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	011b      	lsls	r3, r3, #4
 80072b0:	4413      	add	r3, r2
 80072b2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	0c1a      	lsrs	r2, r3, #16
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	3306      	adds	r3, #6
 80072be:	b2d2      	uxtb	r2, r2
 80072c0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	011b      	lsls	r3, r3, #4
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	0e1a      	lsrs	r2, r3, #24
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	3307      	adds	r3, #7
 80072d8:	b2d2      	uxtb	r2, r2
 80072da:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d108      	bne.n	80072f4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	68da      	ldr	r2, [r3, #12]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f042 0220 	orr.w	r2, r2, #32
 80072f0:	60da      	str	r2, [r3, #12]
 80072f2:	e007      	b.n	8007304 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	691a      	ldr	r2, [r3, #16]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f042 0220 	orr.w	r2, r2, #32
 8007302:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8007304:	2300      	movs	r3, #0
 8007306:	e006      	b.n	8007316 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007314:	2301      	movs	r3, #1
  }
}
 8007316:	4618      	mov	r0, r3
 8007318:	371c      	adds	r7, #28
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr

08007322 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8007322:	b480      	push	{r7}
 8007324:	b085      	sub	sp, #20
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
 800732a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007332:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8007334:	7bfb      	ldrb	r3, [r7, #15]
 8007336:	2b01      	cmp	r3, #1
 8007338:	d002      	beq.n	8007340 <HAL_CAN_ActivateNotification+0x1e>
 800733a:	7bfb      	ldrb	r3, [r7, #15]
 800733c:	2b02      	cmp	r3, #2
 800733e:	d109      	bne.n	8007354 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	6959      	ldr	r1, [r3, #20]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	683a      	ldr	r2, [r7, #0]
 800734c:	430a      	orrs	r2, r1
 800734e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8007350:	2300      	movs	r3, #0
 8007352:	e006      	b.n	8007362 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007358:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
  }
}
 8007362:	4618      	mov	r0, r3
 8007364:	3714      	adds	r7, #20
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr

0800736e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800736e:	b580      	push	{r7, lr}
 8007370:	b08a      	sub	sp, #40	; 0x28
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8007376:	2300      	movs	r3, #0
 8007378:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	695b      	ldr	r3, [r3, #20]
 8007380:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	699b      	ldr	r3, [r3, #24]
 80073a8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80073aa:	6a3b      	ldr	r3, [r7, #32]
 80073ac:	f003 0301 	and.w	r3, r3, #1
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d07c      	beq.n	80074ae <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	f003 0301 	and.w	r3, r3, #1
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d023      	beq.n	8007406 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2201      	movs	r2, #1
 80073c4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80073c6:	69bb      	ldr	r3, [r7, #24]
 80073c8:	f003 0302 	and.w	r3, r3, #2
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d003      	beq.n	80073d8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 f983 	bl	80076dc <HAL_CAN_TxMailbox0CompleteCallback>
 80073d6:	e016      	b.n	8007406 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80073d8:	69bb      	ldr	r3, [r7, #24]
 80073da:	f003 0304 	and.w	r3, r3, #4
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d004      	beq.n	80073ec <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80073e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80073e8:	627b      	str	r3, [r7, #36]	; 0x24
 80073ea:	e00c      	b.n	8007406 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	f003 0308 	and.w	r3, r3, #8
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d004      	beq.n	8007400 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80073f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80073fc:	627b      	str	r3, [r7, #36]	; 0x24
 80073fe:	e002      	b.n	8007406 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f000 f989 	bl	8007718 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800740c:	2b00      	cmp	r3, #0
 800740e:	d024      	beq.n	800745a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007418:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007420:	2b00      	cmp	r3, #0
 8007422:	d003      	beq.n	800742c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f000 f963 	bl	80076f0 <HAL_CAN_TxMailbox1CompleteCallback>
 800742a:	e016      	b.n	800745a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007432:	2b00      	cmp	r3, #0
 8007434:	d004      	beq.n	8007440 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8007436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007438:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800743c:	627b      	str	r3, [r7, #36]	; 0x24
 800743e:	e00c      	b.n	800745a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8007440:	69bb      	ldr	r3, [r7, #24]
 8007442:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007446:	2b00      	cmp	r3, #0
 8007448:	d004      	beq.n	8007454 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800744a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007450:	627b      	str	r3, [r7, #36]	; 0x24
 8007452:	e002      	b.n	800745a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 f969 	bl	800772c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007460:	2b00      	cmp	r3, #0
 8007462:	d024      	beq.n	80074ae <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800746c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007474:	2b00      	cmp	r3, #0
 8007476:	d003      	beq.n	8007480 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 f943 	bl	8007704 <HAL_CAN_TxMailbox2CompleteCallback>
 800747e:	e016      	b.n	80074ae <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8007480:	69bb      	ldr	r3, [r7, #24]
 8007482:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007486:	2b00      	cmp	r3, #0
 8007488:	d004      	beq.n	8007494 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800748a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800748c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007490:	627b      	str	r3, [r7, #36]	; 0x24
 8007492:	e00c      	b.n	80074ae <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800749a:	2b00      	cmp	r3, #0
 800749c:	d004      	beq.n	80074a8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800749e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074a4:	627b      	str	r3, [r7, #36]	; 0x24
 80074a6:	e002      	b.n	80074ae <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f000 f949 	bl	8007740 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80074ae:	6a3b      	ldr	r3, [r7, #32]
 80074b0:	f003 0308 	and.w	r3, r3, #8
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d00c      	beq.n	80074d2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	f003 0310 	and.w	r3, r3, #16
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d007      	beq.n	80074d2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80074c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80074c8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2210      	movs	r2, #16
 80074d0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80074d2:	6a3b      	ldr	r3, [r7, #32]
 80074d4:	f003 0304 	and.w	r3, r3, #4
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00b      	beq.n	80074f4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	f003 0308 	and.w	r3, r3, #8
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d006      	beq.n	80074f4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	2208      	movs	r2, #8
 80074ec:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 f930 	bl	8007754 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80074f4:	6a3b      	ldr	r3, [r7, #32]
 80074f6:	f003 0302 	and.w	r3, r3, #2
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d009      	beq.n	8007512 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	f003 0303 	and.w	r3, r3, #3
 8007508:	2b00      	cmp	r3, #0
 800750a:	d002      	beq.n	8007512 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f7f9 fe53 	bl	80011b8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8007512:	6a3b      	ldr	r3, [r7, #32]
 8007514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007518:	2b00      	cmp	r3, #0
 800751a:	d00c      	beq.n	8007536 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	f003 0310 	and.w	r3, r3, #16
 8007522:	2b00      	cmp	r3, #0
 8007524:	d007      	beq.n	8007536 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8007526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007528:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800752c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2210      	movs	r2, #16
 8007534:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8007536:	6a3b      	ldr	r3, [r7, #32]
 8007538:	f003 0320 	and.w	r3, r3, #32
 800753c:	2b00      	cmp	r3, #0
 800753e:	d00b      	beq.n	8007558 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	f003 0308 	and.w	r3, r3, #8
 8007546:	2b00      	cmp	r3, #0
 8007548:	d006      	beq.n	8007558 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	2208      	movs	r2, #8
 8007550:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 f912 	bl	800777c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8007558:	6a3b      	ldr	r3, [r7, #32]
 800755a:	f003 0310 	and.w	r3, r3, #16
 800755e:	2b00      	cmp	r3, #0
 8007560:	d009      	beq.n	8007576 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	691b      	ldr	r3, [r3, #16]
 8007568:	f003 0303 	and.w	r3, r3, #3
 800756c:	2b00      	cmp	r3, #0
 800756e:	d002      	beq.n	8007576 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 f8f9 	bl	8007768 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8007576:	6a3b      	ldr	r3, [r7, #32]
 8007578:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00b      	beq.n	8007598 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8007580:	69fb      	ldr	r3, [r7, #28]
 8007582:	f003 0310 	and.w	r3, r3, #16
 8007586:	2b00      	cmp	r3, #0
 8007588:	d006      	beq.n	8007598 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2210      	movs	r2, #16
 8007590:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 f8fc 	bl	8007790 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8007598:	6a3b      	ldr	r3, [r7, #32]
 800759a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00b      	beq.n	80075ba <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80075a2:	69fb      	ldr	r3, [r7, #28]
 80075a4:	f003 0308 	and.w	r3, r3, #8
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d006      	beq.n	80075ba <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2208      	movs	r2, #8
 80075b2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f000 f8f5 	bl	80077a4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80075ba:	6a3b      	ldr	r3, [r7, #32]
 80075bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d07b      	beq.n	80076bc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80075c4:	69fb      	ldr	r3, [r7, #28]
 80075c6:	f003 0304 	and.w	r3, r3, #4
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d072      	beq.n	80076b4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80075ce:	6a3b      	ldr	r3, [r7, #32]
 80075d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d008      	beq.n	80075ea <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d003      	beq.n	80075ea <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80075e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e4:	f043 0301 	orr.w	r3, r3, #1
 80075e8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80075ea:	6a3b      	ldr	r3, [r7, #32]
 80075ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d008      	beq.n	8007606 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d003      	beq.n	8007606 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80075fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007600:	f043 0302 	orr.w	r3, r3, #2
 8007604:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007606:	6a3b      	ldr	r3, [r7, #32]
 8007608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800760c:	2b00      	cmp	r3, #0
 800760e:	d008      	beq.n	8007622 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8007616:	2b00      	cmp	r3, #0
 8007618:	d003      	beq.n	8007622 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800761a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761c:	f043 0304 	orr.w	r3, r3, #4
 8007620:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007622:	6a3b      	ldr	r3, [r7, #32]
 8007624:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007628:	2b00      	cmp	r3, #0
 800762a:	d043      	beq.n	80076b4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8007632:	2b00      	cmp	r3, #0
 8007634:	d03e      	beq.n	80076b4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800763c:	2b60      	cmp	r3, #96	; 0x60
 800763e:	d02b      	beq.n	8007698 <HAL_CAN_IRQHandler+0x32a>
 8007640:	2b60      	cmp	r3, #96	; 0x60
 8007642:	d82e      	bhi.n	80076a2 <HAL_CAN_IRQHandler+0x334>
 8007644:	2b50      	cmp	r3, #80	; 0x50
 8007646:	d022      	beq.n	800768e <HAL_CAN_IRQHandler+0x320>
 8007648:	2b50      	cmp	r3, #80	; 0x50
 800764a:	d82a      	bhi.n	80076a2 <HAL_CAN_IRQHandler+0x334>
 800764c:	2b40      	cmp	r3, #64	; 0x40
 800764e:	d019      	beq.n	8007684 <HAL_CAN_IRQHandler+0x316>
 8007650:	2b40      	cmp	r3, #64	; 0x40
 8007652:	d826      	bhi.n	80076a2 <HAL_CAN_IRQHandler+0x334>
 8007654:	2b30      	cmp	r3, #48	; 0x30
 8007656:	d010      	beq.n	800767a <HAL_CAN_IRQHandler+0x30c>
 8007658:	2b30      	cmp	r3, #48	; 0x30
 800765a:	d822      	bhi.n	80076a2 <HAL_CAN_IRQHandler+0x334>
 800765c:	2b10      	cmp	r3, #16
 800765e:	d002      	beq.n	8007666 <HAL_CAN_IRQHandler+0x2f8>
 8007660:	2b20      	cmp	r3, #32
 8007662:	d005      	beq.n	8007670 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8007664:	e01d      	b.n	80076a2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8007666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007668:	f043 0308 	orr.w	r3, r3, #8
 800766c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800766e:	e019      	b.n	80076a4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8007670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007672:	f043 0310 	orr.w	r3, r3, #16
 8007676:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007678:	e014      	b.n	80076a4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800767a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767c:	f043 0320 	orr.w	r3, r3, #32
 8007680:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007682:	e00f      	b.n	80076a4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8007684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007686:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800768a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800768c:	e00a      	b.n	80076a4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800768e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007694:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007696:	e005      	b.n	80076a4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800769e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80076a0:	e000      	b.n	80076a4 <HAL_CAN_IRQHandler+0x336>
            break;
 80076a2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	699a      	ldr	r2, [r3, #24]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80076b2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2204      	movs	r2, #4
 80076ba:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80076bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d008      	beq.n	80076d4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c8:	431a      	orrs	r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 f872 	bl	80077b8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80076d4:	bf00      	nop
 80076d6:	3728      	adds	r7, #40	; 0x28
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80076dc:	b480      	push	{r7}
 80076de:	b083      	sub	sp, #12
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80076e4:	bf00      	nop
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80076f8:	bf00      	nop
 80076fa:	370c      	adds	r7, #12
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800770c:	bf00      	nop
 800770e:	370c      	adds	r7, #12
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007718:	b480      	push	{r7}
 800771a:	b083      	sub	sp, #12
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007720:	bf00      	nop
 8007722:	370c      	adds	r7, #12
 8007724:	46bd      	mov	sp, r7
 8007726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772a:	4770      	bx	lr

0800772c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8007734:	bf00      	nop
 8007736:	370c      	adds	r7, #12
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr

08007740 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8007748:	bf00      	nop
 800774a:	370c      	adds	r7, #12
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8007770:	bf00      	nop
 8007772:	370c      	adds	r7, #12
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr

0800777c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8007784:	bf00      	nop
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80077ac:	bf00      	nop
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80077c0:	bf00      	nop
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f003 0307 	and.w	r3, r3, #7
 80077da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80077dc:	4b0c      	ldr	r3, [pc, #48]	; (8007810 <__NVIC_SetPriorityGrouping+0x44>)
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80077e2:	68ba      	ldr	r2, [r7, #8]
 80077e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80077e8:	4013      	ands	r3, r2
 80077ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80077f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80077f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80077fe:	4a04      	ldr	r2, [pc, #16]	; (8007810 <__NVIC_SetPriorityGrouping+0x44>)
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	60d3      	str	r3, [r2, #12]
}
 8007804:	bf00      	nop
 8007806:	3714      	adds	r7, #20
 8007808:	46bd      	mov	sp, r7
 800780a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780e:	4770      	bx	lr
 8007810:	e000ed00 	.word	0xe000ed00

08007814 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007814:	b480      	push	{r7}
 8007816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007818:	4b04      	ldr	r3, [pc, #16]	; (800782c <__NVIC_GetPriorityGrouping+0x18>)
 800781a:	68db      	ldr	r3, [r3, #12]
 800781c:	0a1b      	lsrs	r3, r3, #8
 800781e:	f003 0307 	and.w	r3, r3, #7
}
 8007822:	4618      	mov	r0, r3
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr
 800782c:	e000ed00 	.word	0xe000ed00

08007830 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	4603      	mov	r3, r0
 8007838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800783a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800783e:	2b00      	cmp	r3, #0
 8007840:	db0b      	blt.n	800785a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007842:	79fb      	ldrb	r3, [r7, #7]
 8007844:	f003 021f 	and.w	r2, r3, #31
 8007848:	4907      	ldr	r1, [pc, #28]	; (8007868 <__NVIC_EnableIRQ+0x38>)
 800784a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800784e:	095b      	lsrs	r3, r3, #5
 8007850:	2001      	movs	r0, #1
 8007852:	fa00 f202 	lsl.w	r2, r0, r2
 8007856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800785a:	bf00      	nop
 800785c:	370c      	adds	r7, #12
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr
 8007866:	bf00      	nop
 8007868:	e000e100 	.word	0xe000e100

0800786c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	4603      	mov	r3, r0
 8007874:	6039      	str	r1, [r7, #0]
 8007876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800787c:	2b00      	cmp	r3, #0
 800787e:	db0a      	blt.n	8007896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	b2da      	uxtb	r2, r3
 8007884:	490c      	ldr	r1, [pc, #48]	; (80078b8 <__NVIC_SetPriority+0x4c>)
 8007886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800788a:	0112      	lsls	r2, r2, #4
 800788c:	b2d2      	uxtb	r2, r2
 800788e:	440b      	add	r3, r1
 8007890:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007894:	e00a      	b.n	80078ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	b2da      	uxtb	r2, r3
 800789a:	4908      	ldr	r1, [pc, #32]	; (80078bc <__NVIC_SetPriority+0x50>)
 800789c:	79fb      	ldrb	r3, [r7, #7]
 800789e:	f003 030f 	and.w	r3, r3, #15
 80078a2:	3b04      	subs	r3, #4
 80078a4:	0112      	lsls	r2, r2, #4
 80078a6:	b2d2      	uxtb	r2, r2
 80078a8:	440b      	add	r3, r1
 80078aa:	761a      	strb	r2, [r3, #24]
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr
 80078b8:	e000e100 	.word	0xe000e100
 80078bc:	e000ed00 	.word	0xe000ed00

080078c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b089      	sub	sp, #36	; 0x24
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	60b9      	str	r1, [r7, #8]
 80078ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f003 0307 	and.w	r3, r3, #7
 80078d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	f1c3 0307 	rsb	r3, r3, #7
 80078da:	2b04      	cmp	r3, #4
 80078dc:	bf28      	it	cs
 80078de:	2304      	movcs	r3, #4
 80078e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80078e2:	69fb      	ldr	r3, [r7, #28]
 80078e4:	3304      	adds	r3, #4
 80078e6:	2b06      	cmp	r3, #6
 80078e8:	d902      	bls.n	80078f0 <NVIC_EncodePriority+0x30>
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	3b03      	subs	r3, #3
 80078ee:	e000      	b.n	80078f2 <NVIC_EncodePriority+0x32>
 80078f0:	2300      	movs	r3, #0
 80078f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	fa02 f303 	lsl.w	r3, r2, r3
 80078fe:	43da      	mvns	r2, r3
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	401a      	ands	r2, r3
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007908:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	fa01 f303 	lsl.w	r3, r1, r3
 8007912:	43d9      	mvns	r1, r3
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007918:	4313      	orrs	r3, r2
         );
}
 800791a:	4618      	mov	r0, r3
 800791c:	3724      	adds	r7, #36	; 0x24
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr

08007926 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007926:	b580      	push	{r7, lr}
 8007928:	b082      	sub	sp, #8
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f7ff ff4c 	bl	80077cc <__NVIC_SetPriorityGrouping>
}
 8007934:	bf00      	nop
 8007936:	3708      	adds	r7, #8
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b086      	sub	sp, #24
 8007940:	af00      	add	r7, sp, #0
 8007942:	4603      	mov	r3, r0
 8007944:	60b9      	str	r1, [r7, #8]
 8007946:	607a      	str	r2, [r7, #4]
 8007948:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800794a:	2300      	movs	r3, #0
 800794c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800794e:	f7ff ff61 	bl	8007814 <__NVIC_GetPriorityGrouping>
 8007952:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007954:	687a      	ldr	r2, [r7, #4]
 8007956:	68b9      	ldr	r1, [r7, #8]
 8007958:	6978      	ldr	r0, [r7, #20]
 800795a:	f7ff ffb1 	bl	80078c0 <NVIC_EncodePriority>
 800795e:	4602      	mov	r2, r0
 8007960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007964:	4611      	mov	r1, r2
 8007966:	4618      	mov	r0, r3
 8007968:	f7ff ff80 	bl	800786c <__NVIC_SetPriority>
}
 800796c:	bf00      	nop
 800796e:	3718      	adds	r7, #24
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
 800797a:	4603      	mov	r3, r0
 800797c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800797e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007982:	4618      	mov	r0, r3
 8007984:	f7ff ff54 	bl	8007830 <__NVIC_EnableIRQ>
}
 8007988:	bf00      	nop
 800798a:	3708      	adds	r7, #8
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d101      	bne.n	80079a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e08d      	b.n	8007abe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	461a      	mov	r2, r3
 80079a8:	4b47      	ldr	r3, [pc, #284]	; (8007ac8 <HAL_DMA_Init+0x138>)
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d80f      	bhi.n	80079ce <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	461a      	mov	r2, r3
 80079b4:	4b45      	ldr	r3, [pc, #276]	; (8007acc <HAL_DMA_Init+0x13c>)
 80079b6:	4413      	add	r3, r2
 80079b8:	4a45      	ldr	r2, [pc, #276]	; (8007ad0 <HAL_DMA_Init+0x140>)
 80079ba:	fba2 2303 	umull	r2, r3, r2, r3
 80079be:	091b      	lsrs	r3, r3, #4
 80079c0:	009a      	lsls	r2, r3, #2
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4a42      	ldr	r2, [pc, #264]	; (8007ad4 <HAL_DMA_Init+0x144>)
 80079ca:	641a      	str	r2, [r3, #64]	; 0x40
 80079cc:	e00e      	b.n	80079ec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	461a      	mov	r2, r3
 80079d4:	4b40      	ldr	r3, [pc, #256]	; (8007ad8 <HAL_DMA_Init+0x148>)
 80079d6:	4413      	add	r3, r2
 80079d8:	4a3d      	ldr	r2, [pc, #244]	; (8007ad0 <HAL_DMA_Init+0x140>)
 80079da:	fba2 2303 	umull	r2, r3, r2, r3
 80079de:	091b      	lsrs	r3, r3, #4
 80079e0:	009a      	lsls	r2, r3, #2
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a3c      	ldr	r2, [pc, #240]	; (8007adc <HAL_DMA_Init+0x14c>)
 80079ea:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2202      	movs	r2, #2
 80079f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007a10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	691b      	ldr	r3, [r3, #16]
 8007a16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	699b      	ldr	r3, [r3, #24]
 8007a22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6a1b      	ldr	r3, [r3, #32]
 8007a2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	68fa      	ldr	r2, [r7, #12]
 8007a3c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 f9b6 	bl	8007db0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a4c:	d102      	bne.n	8007a54 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	685a      	ldr	r2, [r3, #4]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a5c:	b2d2      	uxtb	r2, r2
 8007a5e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007a68:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d010      	beq.n	8007a94 <HAL_DMA_Init+0x104>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	2b04      	cmp	r3, #4
 8007a78:	d80c      	bhi.n	8007a94 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 f9d6 	bl	8007e2c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a84:	2200      	movs	r2, #0
 8007a86:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a8c:	687a      	ldr	r2, [r7, #4]
 8007a8e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007a90:	605a      	str	r2, [r3, #4]
 8007a92:	e008      	b.n	8007aa6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007abc:	2300      	movs	r3, #0
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop
 8007ac8:	40020407 	.word	0x40020407
 8007acc:	bffdfff8 	.word	0xbffdfff8
 8007ad0:	cccccccd 	.word	0xcccccccd
 8007ad4:	40020000 	.word	0x40020000
 8007ad8:	bffdfbf8 	.word	0xbffdfbf8
 8007adc:	40020400 	.word	0x40020400

08007ae0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]
 8007aec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007aee:	2300      	movs	r3, #0
 8007af0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d101      	bne.n	8007b00 <HAL_DMA_Start_IT+0x20>
 8007afc:	2302      	movs	r3, #2
 8007afe:	e066      	b.n	8007bce <HAL_DMA_Start_IT+0xee>
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d155      	bne.n	8007bc0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2202      	movs	r2, #2
 8007b18:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f022 0201 	bic.w	r2, r2, #1
 8007b30:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	687a      	ldr	r2, [r7, #4]
 8007b36:	68b9      	ldr	r1, [r7, #8]
 8007b38:	68f8      	ldr	r0, [r7, #12]
 8007b3a:	f000 f8fb 	bl	8007d34 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d008      	beq.n	8007b58 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f042 020e 	orr.w	r2, r2, #14
 8007b54:	601a      	str	r2, [r3, #0]
 8007b56:	e00f      	b.n	8007b78 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f022 0204 	bic.w	r2, r2, #4
 8007b66:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f042 020a 	orr.w	r2, r2, #10
 8007b76:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d007      	beq.n	8007b96 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b94:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d007      	beq.n	8007bae <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ba8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007bac:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f042 0201 	orr.w	r2, r2, #1
 8007bbc:	601a      	str	r2, [r3, #0]
 8007bbe:	e005      	b.n	8007bcc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007bc8:	2302      	movs	r3, #2
 8007bca:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007bcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3718      	adds	r7, #24
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b084      	sub	sp, #16
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bf2:	f003 031c 	and.w	r3, r3, #28
 8007bf6:	2204      	movs	r2, #4
 8007bf8:	409a      	lsls	r2, r3
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	4013      	ands	r3, r2
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d026      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x7a>
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	f003 0304 	and.w	r3, r3, #4
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d021      	beq.n	8007c50 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f003 0320 	and.w	r3, r3, #32
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d107      	bne.n	8007c2a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f022 0204 	bic.w	r2, r2, #4
 8007c28:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c2e:	f003 021c 	and.w	r2, r3, #28
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c36:	2104      	movs	r1, #4
 8007c38:	fa01 f202 	lsl.w	r2, r1, r2
 8007c3c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d071      	beq.n	8007d2a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8007c4e:	e06c      	b.n	8007d2a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c54:	f003 031c 	and.w	r3, r3, #28
 8007c58:	2202      	movs	r2, #2
 8007c5a:	409a      	lsls	r2, r3
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	4013      	ands	r3, r2
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d02e      	beq.n	8007cc2 <HAL_DMA_IRQHandler+0xec>
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	f003 0302 	and.w	r3, r3, #2
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d029      	beq.n	8007cc2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0320 	and.w	r3, r3, #32
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d10b      	bne.n	8007c94 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f022 020a 	bic.w	r2, r2, #10
 8007c8a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c98:	f003 021c 	and.w	r2, r3, #28
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ca0:	2102      	movs	r1, #2
 8007ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8007ca6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d038      	beq.n	8007d2a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007cc0:	e033      	b.n	8007d2a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cc6:	f003 031c 	and.w	r3, r3, #28
 8007cca:	2208      	movs	r2, #8
 8007ccc:	409a      	lsls	r2, r3
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	4013      	ands	r3, r2
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d02a      	beq.n	8007d2c <HAL_DMA_IRQHandler+0x156>
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	f003 0308 	and.w	r3, r3, #8
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d025      	beq.n	8007d2c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f022 020e 	bic.w	r2, r2, #14
 8007cee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cf4:	f003 021c 	and.w	r2, r3, #28
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cfc:	2101      	movs	r1, #1
 8007cfe:	fa01 f202 	lsl.w	r2, r1, r2
 8007d02:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2201      	movs	r2, #1
 8007d08:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d004      	beq.n	8007d2c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007d2a:	bf00      	nop
 8007d2c:	bf00      	nop
}
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	607a      	str	r2, [r7, #4]
 8007d40:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d46:	68fa      	ldr	r2, [r7, #12]
 8007d48:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007d4a:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d004      	beq.n	8007d5e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007d5c:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d62:	f003 021c 	and.w	r2, r3, #28
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d6a:	2101      	movs	r1, #1
 8007d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8007d70:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	683a      	ldr	r2, [r7, #0]
 8007d78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	2b10      	cmp	r3, #16
 8007d80:	d108      	bne.n	8007d94 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007d92:	e007      	b.n	8007da4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	687a      	ldr	r2, [r7, #4]
 8007da2:	60da      	str	r2, [r3, #12]
}
 8007da4:	bf00      	nop
 8007da6:	3714      	adds	r7, #20
 8007da8:	46bd      	mov	sp, r7
 8007daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dae:	4770      	bx	lr

08007db0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b085      	sub	sp, #20
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	4b17      	ldr	r3, [pc, #92]	; (8007e1c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d80a      	bhi.n	8007dda <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dc8:	089b      	lsrs	r3, r3, #2
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007dd0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	6493      	str	r3, [r2, #72]	; 0x48
 8007dd8:	e007      	b.n	8007dea <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dde:	089b      	lsrs	r3, r3, #2
 8007de0:	009a      	lsls	r2, r3, #2
 8007de2:	4b0f      	ldr	r3, [pc, #60]	; (8007e20 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007de4:	4413      	add	r3, r2
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	3b08      	subs	r3, #8
 8007df2:	4a0c      	ldr	r2, [pc, #48]	; (8007e24 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007df4:	fba2 2303 	umull	r2, r3, r2, r3
 8007df8:	091b      	lsrs	r3, r3, #4
 8007dfa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	4a0a      	ldr	r2, [pc, #40]	; (8007e28 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007e00:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f003 031f 	and.w	r3, r3, #31
 8007e08:	2201      	movs	r2, #1
 8007e0a:	409a      	lsls	r2, r3
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007e10:	bf00      	nop
 8007e12:	3714      	adds	r7, #20
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr
 8007e1c:	40020407 	.word	0x40020407
 8007e20:	4002081c 	.word	0x4002081c
 8007e24:	cccccccd 	.word	0xcccccccd
 8007e28:	40020880 	.word	0x40020880

08007e2c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007e3c:	68fa      	ldr	r2, [r7, #12]
 8007e3e:	4b0b      	ldr	r3, [pc, #44]	; (8007e6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007e40:	4413      	add	r3, r2
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	461a      	mov	r2, r3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	4a08      	ldr	r2, [pc, #32]	; (8007e70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007e4e:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	3b01      	subs	r3, #1
 8007e54:	f003 0303 	and.w	r3, r3, #3
 8007e58:	2201      	movs	r2, #1
 8007e5a:	409a      	lsls	r2, r3
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8007e60:	bf00      	nop
 8007e62:	3714      	adds	r7, #20
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr
 8007e6c:	1000823f 	.word	0x1000823f
 8007e70:	40020940 	.word	0x40020940

08007e74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b087      	sub	sp, #28
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007e82:	e166      	b.n	8008152 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	2101      	movs	r1, #1
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8007e90:	4013      	ands	r3, r2
 8007e92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 8158 	beq.w	800814c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	f003 0303 	and.w	r3, r3, #3
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d005      	beq.n	8007eb4 <HAL_GPIO_Init+0x40>
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	685b      	ldr	r3, [r3, #4]
 8007eac:	f003 0303 	and.w	r3, r3, #3
 8007eb0:	2b02      	cmp	r3, #2
 8007eb2:	d130      	bne.n	8007f16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	005b      	lsls	r3, r3, #1
 8007ebe:	2203      	movs	r2, #3
 8007ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec4:	43db      	mvns	r3, r3
 8007ec6:	693a      	ldr	r2, [r7, #16]
 8007ec8:	4013      	ands	r3, r2
 8007eca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	68da      	ldr	r2, [r3, #12]
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	005b      	lsls	r3, r3, #1
 8007ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed8:	693a      	ldr	r2, [r7, #16]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	693a      	ldr	r2, [r7, #16]
 8007ee2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007eea:	2201      	movs	r2, #1
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef2:	43db      	mvns	r3, r3
 8007ef4:	693a      	ldr	r2, [r7, #16]
 8007ef6:	4013      	ands	r3, r2
 8007ef8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	091b      	lsrs	r3, r3, #4
 8007f00:	f003 0201 	and.w	r2, r3, #1
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	fa02 f303 	lsl.w	r3, r2, r3
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	693a      	ldr	r2, [r7, #16]
 8007f14:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	f003 0303 	and.w	r3, r3, #3
 8007f1e:	2b03      	cmp	r3, #3
 8007f20:	d017      	beq.n	8007f52 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	68db      	ldr	r3, [r3, #12]
 8007f26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	005b      	lsls	r3, r3, #1
 8007f2c:	2203      	movs	r2, #3
 8007f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f32:	43db      	mvns	r3, r3
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	4013      	ands	r3, r2
 8007f38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	689a      	ldr	r2, [r3, #8]
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	005b      	lsls	r3, r3, #1
 8007f42:	fa02 f303 	lsl.w	r3, r2, r3
 8007f46:	693a      	ldr	r2, [r7, #16]
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	693a      	ldr	r2, [r7, #16]
 8007f50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	f003 0303 	and.w	r3, r3, #3
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d123      	bne.n	8007fa6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	08da      	lsrs	r2, r3, #3
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	3208      	adds	r2, #8
 8007f66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	f003 0307 	and.w	r3, r3, #7
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	220f      	movs	r2, #15
 8007f76:	fa02 f303 	lsl.w	r3, r2, r3
 8007f7a:	43db      	mvns	r3, r3
 8007f7c:	693a      	ldr	r2, [r7, #16]
 8007f7e:	4013      	ands	r3, r2
 8007f80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	691a      	ldr	r2, [r3, #16]
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	f003 0307 	and.w	r3, r3, #7
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f92:	693a      	ldr	r2, [r7, #16]
 8007f94:	4313      	orrs	r3, r2
 8007f96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	08da      	lsrs	r2, r3, #3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	3208      	adds	r2, #8
 8007fa0:	6939      	ldr	r1, [r7, #16]
 8007fa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	005b      	lsls	r3, r3, #1
 8007fb0:	2203      	movs	r2, #3
 8007fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb6:	43db      	mvns	r3, r3
 8007fb8:	693a      	ldr	r2, [r7, #16]
 8007fba:	4013      	ands	r3, r2
 8007fbc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	f003 0203 	and.w	r2, r3, #3
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	005b      	lsls	r3, r3, #1
 8007fca:	fa02 f303 	lsl.w	r3, r2, r3
 8007fce:	693a      	ldr	r2, [r7, #16]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	693a      	ldr	r2, [r7, #16]
 8007fd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	f000 80b2 	beq.w	800814c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007fe8:	4b61      	ldr	r3, [pc, #388]	; (8008170 <HAL_GPIO_Init+0x2fc>)
 8007fea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fec:	4a60      	ldr	r2, [pc, #384]	; (8008170 <HAL_GPIO_Init+0x2fc>)
 8007fee:	f043 0301 	orr.w	r3, r3, #1
 8007ff2:	6613      	str	r3, [r2, #96]	; 0x60
 8007ff4:	4b5e      	ldr	r3, [pc, #376]	; (8008170 <HAL_GPIO_Init+0x2fc>)
 8007ff6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ff8:	f003 0301 	and.w	r3, r3, #1
 8007ffc:	60bb      	str	r3, [r7, #8]
 8007ffe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008000:	4a5c      	ldr	r2, [pc, #368]	; (8008174 <HAL_GPIO_Init+0x300>)
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	089b      	lsrs	r3, r3, #2
 8008006:	3302      	adds	r3, #2
 8008008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800800c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	f003 0303 	and.w	r3, r3, #3
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	220f      	movs	r2, #15
 8008018:	fa02 f303 	lsl.w	r3, r2, r3
 800801c:	43db      	mvns	r3, r3
 800801e:	693a      	ldr	r2, [r7, #16]
 8008020:	4013      	ands	r3, r2
 8008022:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800802a:	d02b      	beq.n	8008084 <HAL_GPIO_Init+0x210>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	4a52      	ldr	r2, [pc, #328]	; (8008178 <HAL_GPIO_Init+0x304>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d025      	beq.n	8008080 <HAL_GPIO_Init+0x20c>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	4a51      	ldr	r2, [pc, #324]	; (800817c <HAL_GPIO_Init+0x308>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d01f      	beq.n	800807c <HAL_GPIO_Init+0x208>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	4a50      	ldr	r2, [pc, #320]	; (8008180 <HAL_GPIO_Init+0x30c>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d019      	beq.n	8008078 <HAL_GPIO_Init+0x204>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	4a4f      	ldr	r2, [pc, #316]	; (8008184 <HAL_GPIO_Init+0x310>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d013      	beq.n	8008074 <HAL_GPIO_Init+0x200>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	4a4e      	ldr	r2, [pc, #312]	; (8008188 <HAL_GPIO_Init+0x314>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d00d      	beq.n	8008070 <HAL_GPIO_Init+0x1fc>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a4d      	ldr	r2, [pc, #308]	; (800818c <HAL_GPIO_Init+0x318>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d007      	beq.n	800806c <HAL_GPIO_Init+0x1f8>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a4c      	ldr	r2, [pc, #304]	; (8008190 <HAL_GPIO_Init+0x31c>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d101      	bne.n	8008068 <HAL_GPIO_Init+0x1f4>
 8008064:	2307      	movs	r3, #7
 8008066:	e00e      	b.n	8008086 <HAL_GPIO_Init+0x212>
 8008068:	2308      	movs	r3, #8
 800806a:	e00c      	b.n	8008086 <HAL_GPIO_Init+0x212>
 800806c:	2306      	movs	r3, #6
 800806e:	e00a      	b.n	8008086 <HAL_GPIO_Init+0x212>
 8008070:	2305      	movs	r3, #5
 8008072:	e008      	b.n	8008086 <HAL_GPIO_Init+0x212>
 8008074:	2304      	movs	r3, #4
 8008076:	e006      	b.n	8008086 <HAL_GPIO_Init+0x212>
 8008078:	2303      	movs	r3, #3
 800807a:	e004      	b.n	8008086 <HAL_GPIO_Init+0x212>
 800807c:	2302      	movs	r3, #2
 800807e:	e002      	b.n	8008086 <HAL_GPIO_Init+0x212>
 8008080:	2301      	movs	r3, #1
 8008082:	e000      	b.n	8008086 <HAL_GPIO_Init+0x212>
 8008084:	2300      	movs	r3, #0
 8008086:	697a      	ldr	r2, [r7, #20]
 8008088:	f002 0203 	and.w	r2, r2, #3
 800808c:	0092      	lsls	r2, r2, #2
 800808e:	4093      	lsls	r3, r2
 8008090:	693a      	ldr	r2, [r7, #16]
 8008092:	4313      	orrs	r3, r2
 8008094:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008096:	4937      	ldr	r1, [pc, #220]	; (8008174 <HAL_GPIO_Init+0x300>)
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	089b      	lsrs	r3, r3, #2
 800809c:	3302      	adds	r3, #2
 800809e:	693a      	ldr	r2, [r7, #16]
 80080a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80080a4:	4b3b      	ldr	r3, [pc, #236]	; (8008194 <HAL_GPIO_Init+0x320>)
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	43db      	mvns	r3, r3
 80080ae:	693a      	ldr	r2, [r7, #16]
 80080b0:	4013      	ands	r3, r2
 80080b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d003      	beq.n	80080c8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80080c0:	693a      	ldr	r2, [r7, #16]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	4313      	orrs	r3, r2
 80080c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80080c8:	4a32      	ldr	r2, [pc, #200]	; (8008194 <HAL_GPIO_Init+0x320>)
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80080ce:	4b31      	ldr	r3, [pc, #196]	; (8008194 <HAL_GPIO_Init+0x320>)
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	43db      	mvns	r3, r3
 80080d8:	693a      	ldr	r2, [r7, #16]
 80080da:	4013      	ands	r3, r2
 80080dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d003      	beq.n	80080f2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80080f2:	4a28      	ldr	r2, [pc, #160]	; (8008194 <HAL_GPIO_Init+0x320>)
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80080f8:	4b26      	ldr	r3, [pc, #152]	; (8008194 <HAL_GPIO_Init+0x320>)
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	43db      	mvns	r3, r3
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	4013      	ands	r3, r2
 8008106:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008110:	2b00      	cmp	r3, #0
 8008112:	d003      	beq.n	800811c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8008114:	693a      	ldr	r2, [r7, #16]
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	4313      	orrs	r3, r2
 800811a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800811c:	4a1d      	ldr	r2, [pc, #116]	; (8008194 <HAL_GPIO_Init+0x320>)
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8008122:	4b1c      	ldr	r3, [pc, #112]	; (8008194 <HAL_GPIO_Init+0x320>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	43db      	mvns	r3, r3
 800812c:	693a      	ldr	r2, [r7, #16]
 800812e:	4013      	ands	r3, r2
 8008130:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	685b      	ldr	r3, [r3, #4]
 8008136:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800813a:	2b00      	cmp	r3, #0
 800813c:	d003      	beq.n	8008146 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800813e:	693a      	ldr	r2, [r7, #16]
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	4313      	orrs	r3, r2
 8008144:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008146:	4a13      	ldr	r2, [pc, #76]	; (8008194 <HAL_GPIO_Init+0x320>)
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	3301      	adds	r3, #1
 8008150:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	fa22 f303 	lsr.w	r3, r2, r3
 800815c:	2b00      	cmp	r3, #0
 800815e:	f47f ae91 	bne.w	8007e84 <HAL_GPIO_Init+0x10>
  }
}
 8008162:	bf00      	nop
 8008164:	bf00      	nop
 8008166:	371c      	adds	r7, #28
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr
 8008170:	40021000 	.word	0x40021000
 8008174:	40010000 	.word	0x40010000
 8008178:	48000400 	.word	0x48000400
 800817c:	48000800 	.word	0x48000800
 8008180:	48000c00 	.word	0x48000c00
 8008184:	48001000 	.word	0x48001000
 8008188:	48001400 	.word	0x48001400
 800818c:	48001800 	.word	0x48001800
 8008190:	48001c00 	.word	0x48001c00
 8008194:	40010400 	.word	0x40010400

08008198 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008198:	b480      	push	{r7}
 800819a:	b085      	sub	sp, #20
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	460b      	mov	r3, r1
 80081a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	691a      	ldr	r2, [r3, #16]
 80081a8:	887b      	ldrh	r3, [r7, #2]
 80081aa:	4013      	ands	r3, r2
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d002      	beq.n	80081b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80081b0:	2301      	movs	r3, #1
 80081b2:	73fb      	strb	r3, [r7, #15]
 80081b4:	e001      	b.n	80081ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80081b6:	2300      	movs	r3, #0
 80081b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80081ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3714      	adds	r7, #20
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80081c8:	b480      	push	{r7}
 80081ca:	b083      	sub	sp, #12
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	460b      	mov	r3, r1
 80081d2:	807b      	strh	r3, [r7, #2]
 80081d4:	4613      	mov	r3, r2
 80081d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80081d8:	787b      	ldrb	r3, [r7, #1]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d003      	beq.n	80081e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80081de:	887a      	ldrh	r2, [r7, #2]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80081e4:	e002      	b.n	80081ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80081e6:	887a      	ldrh	r2, [r7, #2]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	629a      	str	r2, [r3, #40]	; 0x28
}
 80081ec:	bf00      	nop
 80081ee:	370c      	adds	r7, #12
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80081f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081fa:	b08f      	sub	sp, #60	; 0x3c
 80081fc:	af0a      	add	r7, sp, #40	; 0x28
 80081fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d101      	bne.n	800820a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	e116      	b.n	8008438 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8008216:	b2db      	uxtb	r3, r3
 8008218:	2b00      	cmp	r3, #0
 800821a:	d106      	bne.n	800822a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f00a fd39 	bl	8012c9c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2203      	movs	r2, #3
 800822e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800823a:	2b00      	cmp	r3, #0
 800823c:	d102      	bne.n	8008244 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4618      	mov	r0, r3
 800824a:	f004 fe34 	bl	800ceb6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	603b      	str	r3, [r7, #0]
 8008254:	687e      	ldr	r6, [r7, #4]
 8008256:	466d      	mov	r5, sp
 8008258:	f106 0410 	add.w	r4, r6, #16
 800825c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800825e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008260:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008262:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008264:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008268:	e885 0003 	stmia.w	r5, {r0, r1}
 800826c:	1d33      	adds	r3, r6, #4
 800826e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008270:	6838      	ldr	r0, [r7, #0]
 8008272:	f004 fd47 	bl	800cd04 <USB_CoreInit>
 8008276:	4603      	mov	r3, r0
 8008278:	2b00      	cmp	r3, #0
 800827a:	d005      	beq.n	8008288 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2202      	movs	r2, #2
 8008280:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8008284:	2301      	movs	r3, #1
 8008286:	e0d7      	b.n	8008438 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	2100      	movs	r1, #0
 800828e:	4618      	mov	r0, r3
 8008290:	f004 fe22 	bl	800ced8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008294:	2300      	movs	r3, #0
 8008296:	73fb      	strb	r3, [r7, #15]
 8008298:	e04a      	b.n	8008330 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800829a:	7bfa      	ldrb	r2, [r7, #15]
 800829c:	6879      	ldr	r1, [r7, #4]
 800829e:	4613      	mov	r3, r2
 80082a0:	00db      	lsls	r3, r3, #3
 80082a2:	4413      	add	r3, r2
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	440b      	add	r3, r1
 80082a8:	333d      	adds	r3, #61	; 0x3d
 80082aa:	2201      	movs	r2, #1
 80082ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80082ae:	7bfa      	ldrb	r2, [r7, #15]
 80082b0:	6879      	ldr	r1, [r7, #4]
 80082b2:	4613      	mov	r3, r2
 80082b4:	00db      	lsls	r3, r3, #3
 80082b6:	4413      	add	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	440b      	add	r3, r1
 80082bc:	333c      	adds	r3, #60	; 0x3c
 80082be:	7bfa      	ldrb	r2, [r7, #15]
 80082c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80082c2:	7bfa      	ldrb	r2, [r7, #15]
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
 80082c6:	b298      	uxth	r0, r3
 80082c8:	6879      	ldr	r1, [r7, #4]
 80082ca:	4613      	mov	r3, r2
 80082cc:	00db      	lsls	r3, r3, #3
 80082ce:	4413      	add	r3, r2
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	440b      	add	r3, r1
 80082d4:	3344      	adds	r3, #68	; 0x44
 80082d6:	4602      	mov	r2, r0
 80082d8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80082da:	7bfa      	ldrb	r2, [r7, #15]
 80082dc:	6879      	ldr	r1, [r7, #4]
 80082de:	4613      	mov	r3, r2
 80082e0:	00db      	lsls	r3, r3, #3
 80082e2:	4413      	add	r3, r2
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	440b      	add	r3, r1
 80082e8:	3340      	adds	r3, #64	; 0x40
 80082ea:	2200      	movs	r2, #0
 80082ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80082ee:	7bfa      	ldrb	r2, [r7, #15]
 80082f0:	6879      	ldr	r1, [r7, #4]
 80082f2:	4613      	mov	r3, r2
 80082f4:	00db      	lsls	r3, r3, #3
 80082f6:	4413      	add	r3, r2
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	440b      	add	r3, r1
 80082fc:	3348      	adds	r3, #72	; 0x48
 80082fe:	2200      	movs	r2, #0
 8008300:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008302:	7bfa      	ldrb	r2, [r7, #15]
 8008304:	6879      	ldr	r1, [r7, #4]
 8008306:	4613      	mov	r3, r2
 8008308:	00db      	lsls	r3, r3, #3
 800830a:	4413      	add	r3, r2
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	440b      	add	r3, r1
 8008310:	334c      	adds	r3, #76	; 0x4c
 8008312:	2200      	movs	r2, #0
 8008314:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008316:	7bfa      	ldrb	r2, [r7, #15]
 8008318:	6879      	ldr	r1, [r7, #4]
 800831a:	4613      	mov	r3, r2
 800831c:	00db      	lsls	r3, r3, #3
 800831e:	4413      	add	r3, r2
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	440b      	add	r3, r1
 8008324:	3354      	adds	r3, #84	; 0x54
 8008326:	2200      	movs	r2, #0
 8008328:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800832a:	7bfb      	ldrb	r3, [r7, #15]
 800832c:	3301      	adds	r3, #1
 800832e:	73fb      	strb	r3, [r7, #15]
 8008330:	7bfa      	ldrb	r2, [r7, #15]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	429a      	cmp	r2, r3
 8008338:	d3af      	bcc.n	800829a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800833a:	2300      	movs	r3, #0
 800833c:	73fb      	strb	r3, [r7, #15]
 800833e:	e044      	b.n	80083ca <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008340:	7bfa      	ldrb	r2, [r7, #15]
 8008342:	6879      	ldr	r1, [r7, #4]
 8008344:	4613      	mov	r3, r2
 8008346:	00db      	lsls	r3, r3, #3
 8008348:	4413      	add	r3, r2
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	440b      	add	r3, r1
 800834e:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8008352:	2200      	movs	r2, #0
 8008354:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008356:	7bfa      	ldrb	r2, [r7, #15]
 8008358:	6879      	ldr	r1, [r7, #4]
 800835a:	4613      	mov	r3, r2
 800835c:	00db      	lsls	r3, r3, #3
 800835e:	4413      	add	r3, r2
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	440b      	add	r3, r1
 8008364:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8008368:	7bfa      	ldrb	r2, [r7, #15]
 800836a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800836c:	7bfa      	ldrb	r2, [r7, #15]
 800836e:	6879      	ldr	r1, [r7, #4]
 8008370:	4613      	mov	r3, r2
 8008372:	00db      	lsls	r3, r3, #3
 8008374:	4413      	add	r3, r2
 8008376:	009b      	lsls	r3, r3, #2
 8008378:	440b      	add	r3, r1
 800837a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800837e:	2200      	movs	r2, #0
 8008380:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008382:	7bfa      	ldrb	r2, [r7, #15]
 8008384:	6879      	ldr	r1, [r7, #4]
 8008386:	4613      	mov	r3, r2
 8008388:	00db      	lsls	r3, r3, #3
 800838a:	4413      	add	r3, r2
 800838c:	009b      	lsls	r3, r3, #2
 800838e:	440b      	add	r3, r1
 8008390:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8008394:	2200      	movs	r2, #0
 8008396:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008398:	7bfa      	ldrb	r2, [r7, #15]
 800839a:	6879      	ldr	r1, [r7, #4]
 800839c:	4613      	mov	r3, r2
 800839e:	00db      	lsls	r3, r3, #3
 80083a0:	4413      	add	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	440b      	add	r3, r1
 80083a6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80083aa:	2200      	movs	r2, #0
 80083ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80083ae:	7bfa      	ldrb	r2, [r7, #15]
 80083b0:	6879      	ldr	r1, [r7, #4]
 80083b2:	4613      	mov	r3, r2
 80083b4:	00db      	lsls	r3, r3, #3
 80083b6:	4413      	add	r3, r2
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	440b      	add	r3, r1
 80083bc:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80083c0:	2200      	movs	r2, #0
 80083c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80083c4:	7bfb      	ldrb	r3, [r7, #15]
 80083c6:	3301      	adds	r3, #1
 80083c8:	73fb      	strb	r3, [r7, #15]
 80083ca:	7bfa      	ldrb	r2, [r7, #15]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	685b      	ldr	r3, [r3, #4]
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d3b5      	bcc.n	8008340 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	603b      	str	r3, [r7, #0]
 80083da:	687e      	ldr	r6, [r7, #4]
 80083dc:	466d      	mov	r5, sp
 80083de:	f106 0410 	add.w	r4, r6, #16
 80083e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80083e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80083e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80083e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80083ea:	e894 0003 	ldmia.w	r4, {r0, r1}
 80083ee:	e885 0003 	stmia.w	r5, {r0, r1}
 80083f2:	1d33      	adds	r3, r6, #4
 80083f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80083f6:	6838      	ldr	r0, [r7, #0]
 80083f8:	f004 fdba 	bl	800cf70 <USB_DevInit>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d005      	beq.n	800840e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2202      	movs	r2, #2
 8008406:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	e014      	b.n	8008438 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2200      	movs	r2, #0
 8008412:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2201      	movs	r2, #1
 800841a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008422:	2b01      	cmp	r3, #1
 8008424:	d102      	bne.n	800842c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f001 f882 	bl	8009530 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4618      	mov	r0, r3
 8008432:	f005 fe42 	bl	800e0ba <USB_DevDisconnect>

  return HAL_OK;
 8008436:	2300      	movs	r3, #0
}
 8008438:	4618      	mov	r0, r3
 800843a:	3714      	adds	r7, #20
 800843c:	46bd      	mov	sp, r7
 800843e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008440 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b084      	sub	sp, #16
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008454:	2b01      	cmp	r3, #1
 8008456:	d101      	bne.n	800845c <HAL_PCD_Start+0x1c>
 8008458:	2302      	movs	r3, #2
 800845a:	e01c      	b.n	8008496 <HAL_PCD_Start+0x56>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008468:	2b01      	cmp	r3, #1
 800846a:	d105      	bne.n	8008478 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008470:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4618      	mov	r0, r3
 800847e:	f004 fd09 	bl	800ce94 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4618      	mov	r0, r3
 8008488:	f005 fdf6 	bl	800e078 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008494:	2300      	movs	r3, #0
}
 8008496:	4618      	mov	r0, r3
 8008498:	3710      	adds	r7, #16
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}

0800849e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800849e:	b590      	push	{r4, r7, lr}
 80084a0:	b08d      	sub	sp, #52	; 0x34
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084ac:	6a3b      	ldr	r3, [r7, #32]
 80084ae:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4618      	mov	r0, r3
 80084b6:	f005 feb4 	bl	800e222 <USB_GetMode>
 80084ba:	4603      	mov	r3, r0
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f040 847e 	bne.w	8008dbe <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4618      	mov	r0, r3
 80084c8:	f005 fe18 	bl	800e0fc <USB_ReadInterrupts>
 80084cc:	4603      	mov	r3, r0
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	f000 8474 	beq.w	8008dbc <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80084d4:	69fb      	ldr	r3, [r7, #28]
 80084d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	0a1b      	lsrs	r3, r3, #8
 80084de:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4618      	mov	r0, r3
 80084ee:	f005 fe05 	bl	800e0fc <USB_ReadInterrupts>
 80084f2:	4603      	mov	r3, r0
 80084f4:	f003 0302 	and.w	r3, r3, #2
 80084f8:	2b02      	cmp	r3, #2
 80084fa:	d107      	bne.n	800850c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	695a      	ldr	r2, [r3, #20]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f002 0202 	and.w	r2, r2, #2
 800850a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4618      	mov	r0, r3
 8008512:	f005 fdf3 	bl	800e0fc <USB_ReadInterrupts>
 8008516:	4603      	mov	r3, r0
 8008518:	f003 0310 	and.w	r3, r3, #16
 800851c:	2b10      	cmp	r3, #16
 800851e:	d161      	bne.n	80085e4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	699a      	ldr	r2, [r3, #24]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f022 0210 	bic.w	r2, r2, #16
 800852e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8008530:	6a3b      	ldr	r3, [r7, #32]
 8008532:	6a1b      	ldr	r3, [r3, #32]
 8008534:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8008536:	69bb      	ldr	r3, [r7, #24]
 8008538:	f003 020f 	and.w	r2, r3, #15
 800853c:	4613      	mov	r3, r2
 800853e:	00db      	lsls	r3, r3, #3
 8008540:	4413      	add	r3, r2
 8008542:	009b      	lsls	r3, r3, #2
 8008544:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008548:	687a      	ldr	r2, [r7, #4]
 800854a:	4413      	add	r3, r2
 800854c:	3304      	adds	r3, #4
 800854e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008550:	69bb      	ldr	r3, [r7, #24]
 8008552:	0c5b      	lsrs	r3, r3, #17
 8008554:	f003 030f 	and.w	r3, r3, #15
 8008558:	2b02      	cmp	r3, #2
 800855a:	d124      	bne.n	80085a6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800855c:	69ba      	ldr	r2, [r7, #24]
 800855e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008562:	4013      	ands	r3, r2
 8008564:	2b00      	cmp	r3, #0
 8008566:	d035      	beq.n	80085d4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	091b      	lsrs	r3, r3, #4
 8008570:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008572:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008576:	b29b      	uxth	r3, r3
 8008578:	461a      	mov	r2, r3
 800857a:	6a38      	ldr	r0, [r7, #32]
 800857c:	f005 fc2a 	bl	800ddd4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	691a      	ldr	r2, [r3, #16]
 8008584:	69bb      	ldr	r3, [r7, #24]
 8008586:	091b      	lsrs	r3, r3, #4
 8008588:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800858c:	441a      	add	r2, r3
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	6a1a      	ldr	r2, [r3, #32]
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	091b      	lsrs	r3, r3, #4
 800859a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800859e:	441a      	add	r2, r3
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	621a      	str	r2, [r3, #32]
 80085a4:	e016      	b.n	80085d4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	0c5b      	lsrs	r3, r3, #17
 80085aa:	f003 030f 	and.w	r3, r3, #15
 80085ae:	2b06      	cmp	r3, #6
 80085b0:	d110      	bne.n	80085d4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80085b8:	2208      	movs	r2, #8
 80085ba:	4619      	mov	r1, r3
 80085bc:	6a38      	ldr	r0, [r7, #32]
 80085be:	f005 fc09 	bl	800ddd4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	6a1a      	ldr	r2, [r3, #32]
 80085c6:	69bb      	ldr	r3, [r7, #24]
 80085c8:	091b      	lsrs	r3, r3, #4
 80085ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80085ce:	441a      	add	r2, r3
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	699a      	ldr	r2, [r3, #24]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f042 0210 	orr.w	r2, r2, #16
 80085e2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4618      	mov	r0, r3
 80085ea:	f005 fd87 	bl	800e0fc <USB_ReadInterrupts>
 80085ee:	4603      	mov	r3, r0
 80085f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80085f4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80085f8:	f040 80a7 	bne.w	800874a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80085fc:	2300      	movs	r3, #0
 80085fe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4618      	mov	r0, r3
 8008606:	f005 fd8c 	bl	800e122 <USB_ReadDevAllOutEpInterrupt>
 800860a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800860c:	e099      	b.n	8008742 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800860e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008610:	f003 0301 	and.w	r3, r3, #1
 8008614:	2b00      	cmp	r3, #0
 8008616:	f000 808e 	beq.w	8008736 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008620:	b2d2      	uxtb	r2, r2
 8008622:	4611      	mov	r1, r2
 8008624:	4618      	mov	r0, r3
 8008626:	f005 fdb0 	bl	800e18a <USB_ReadDevOutEPInterrupt>
 800862a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	f003 0301 	and.w	r3, r3, #1
 8008632:	2b00      	cmp	r3, #0
 8008634:	d00c      	beq.n	8008650 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008638:	015a      	lsls	r2, r3, #5
 800863a:	69fb      	ldr	r3, [r7, #28]
 800863c:	4413      	add	r3, r2
 800863e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008642:	461a      	mov	r2, r3
 8008644:	2301      	movs	r3, #1
 8008646:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008648:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f000 fe96 	bl	800937c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	f003 0308 	and.w	r3, r3, #8
 8008656:	2b00      	cmp	r3, #0
 8008658:	d00c      	beq.n	8008674 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800865a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865c:	015a      	lsls	r2, r3, #5
 800865e:	69fb      	ldr	r3, [r7, #28]
 8008660:	4413      	add	r3, r2
 8008662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008666:	461a      	mov	r2, r3
 8008668:	2308      	movs	r3, #8
 800866a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800866c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f000 fed2 	bl	8009418 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f003 0310 	and.w	r3, r3, #16
 800867a:	2b00      	cmp	r3, #0
 800867c:	d008      	beq.n	8008690 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800867e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008680:	015a      	lsls	r2, r3, #5
 8008682:	69fb      	ldr	r3, [r7, #28]
 8008684:	4413      	add	r3, r2
 8008686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800868a:	461a      	mov	r2, r3
 800868c:	2310      	movs	r3, #16
 800868e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8008690:	693b      	ldr	r3, [r7, #16]
 8008692:	f003 0302 	and.w	r3, r3, #2
 8008696:	2b00      	cmp	r3, #0
 8008698:	d030      	beq.n	80086fc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800869a:	6a3b      	ldr	r3, [r7, #32]
 800869c:	695b      	ldr	r3, [r3, #20]
 800869e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086a2:	2b80      	cmp	r3, #128	; 0x80
 80086a4:	d109      	bne.n	80086ba <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80086a6:	69fb      	ldr	r3, [r7, #28]
 80086a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	69fa      	ldr	r2, [r7, #28]
 80086b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80086b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80086b8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80086ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086bc:	4613      	mov	r3, r2
 80086be:	00db      	lsls	r3, r3, #3
 80086c0:	4413      	add	r3, r2
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	4413      	add	r3, r2
 80086cc:	3304      	adds	r3, #4
 80086ce:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	78db      	ldrb	r3, [r3, #3]
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d108      	bne.n	80086ea <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	2200      	movs	r2, #0
 80086dc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80086de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	4619      	mov	r1, r3
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f00a fc1d 	bl	8012f24 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80086ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ec:	015a      	lsls	r2, r3, #5
 80086ee:	69fb      	ldr	r3, [r7, #28]
 80086f0:	4413      	add	r3, r2
 80086f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086f6:	461a      	mov	r2, r3
 80086f8:	2302      	movs	r3, #2
 80086fa:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	f003 0320 	and.w	r3, r3, #32
 8008702:	2b00      	cmp	r3, #0
 8008704:	d008      	beq.n	8008718 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008708:	015a      	lsls	r2, r3, #5
 800870a:	69fb      	ldr	r3, [r7, #28]
 800870c:	4413      	add	r3, r2
 800870e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008712:	461a      	mov	r2, r3
 8008714:	2320      	movs	r3, #32
 8008716:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800871e:	2b00      	cmp	r3, #0
 8008720:	d009      	beq.n	8008736 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008724:	015a      	lsls	r2, r3, #5
 8008726:	69fb      	ldr	r3, [r7, #28]
 8008728:	4413      	add	r3, r2
 800872a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800872e:	461a      	mov	r2, r3
 8008730:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008734:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008738:	3301      	adds	r3, #1
 800873a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800873c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800873e:	085b      	lsrs	r3, r3, #1
 8008740:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008744:	2b00      	cmp	r3, #0
 8008746:	f47f af62 	bne.w	800860e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4618      	mov	r0, r3
 8008750:	f005 fcd4 	bl	800e0fc <USB_ReadInterrupts>
 8008754:	4603      	mov	r3, r0
 8008756:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800875a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800875e:	f040 80a4 	bne.w	80088aa <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4618      	mov	r0, r3
 8008768:	f005 fcf5 	bl	800e156 <USB_ReadDevAllInEpInterrupt>
 800876c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800876e:	2300      	movs	r3, #0
 8008770:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008772:	e096      	b.n	80088a2 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008776:	f003 0301 	and.w	r3, r3, #1
 800877a:	2b00      	cmp	r3, #0
 800877c:	f000 808b 	beq.w	8008896 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008786:	b2d2      	uxtb	r2, r2
 8008788:	4611      	mov	r1, r2
 800878a:	4618      	mov	r0, r3
 800878c:	f005 fd1b 	bl	800e1c6 <USB_ReadDevInEPInterrupt>
 8008790:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	f003 0301 	and.w	r3, r3, #1
 8008798:	2b00      	cmp	r3, #0
 800879a:	d020      	beq.n	80087de <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800879c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879e:	f003 030f 	and.w	r3, r3, #15
 80087a2:	2201      	movs	r2, #1
 80087a4:	fa02 f303 	lsl.w	r3, r2, r3
 80087a8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80087aa:	69fb      	ldr	r3, [r7, #28]
 80087ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	43db      	mvns	r3, r3
 80087b6:	69f9      	ldr	r1, [r7, #28]
 80087b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80087bc:	4013      	ands	r3, r2
 80087be:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80087c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c2:	015a      	lsls	r2, r3, #5
 80087c4:	69fb      	ldr	r3, [r7, #28]
 80087c6:	4413      	add	r3, r2
 80087c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087cc:	461a      	mov	r2, r3
 80087ce:	2301      	movs	r3, #1
 80087d0:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80087d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d4:	b2db      	uxtb	r3, r3
 80087d6:	4619      	mov	r1, r3
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f00a fb0e 	bl	8012dfa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	f003 0308 	and.w	r3, r3, #8
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d008      	beq.n	80087fa <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80087e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ea:	015a      	lsls	r2, r3, #5
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	4413      	add	r3, r2
 80087f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087f4:	461a      	mov	r2, r3
 80087f6:	2308      	movs	r3, #8
 80087f8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	f003 0310 	and.w	r3, r3, #16
 8008800:	2b00      	cmp	r3, #0
 8008802:	d008      	beq.n	8008816 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008806:	015a      	lsls	r2, r3, #5
 8008808:	69fb      	ldr	r3, [r7, #28]
 800880a:	4413      	add	r3, r2
 800880c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008810:	461a      	mov	r2, r3
 8008812:	2310      	movs	r3, #16
 8008814:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800881c:	2b00      	cmp	r3, #0
 800881e:	d008      	beq.n	8008832 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008822:	015a      	lsls	r2, r3, #5
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	4413      	add	r3, r2
 8008828:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800882c:	461a      	mov	r2, r3
 800882e:	2340      	movs	r3, #64	; 0x40
 8008830:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	f003 0302 	and.w	r3, r3, #2
 8008838:	2b00      	cmp	r3, #0
 800883a:	d023      	beq.n	8008884 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800883c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800883e:	6a38      	ldr	r0, [r7, #32]
 8008840:	f004 fce2 	bl	800d208 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8008844:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008846:	4613      	mov	r3, r2
 8008848:	00db      	lsls	r3, r3, #3
 800884a:	4413      	add	r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	3338      	adds	r3, #56	; 0x38
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	4413      	add	r3, r2
 8008854:	3304      	adds	r3, #4
 8008856:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	78db      	ldrb	r3, [r3, #3]
 800885c:	2b01      	cmp	r3, #1
 800885e:	d108      	bne.n	8008872 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	2200      	movs	r2, #0
 8008864:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008868:	b2db      	uxtb	r3, r3
 800886a:	4619      	mov	r1, r3
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f00a fb6b 	bl	8012f48 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008874:	015a      	lsls	r2, r3, #5
 8008876:	69fb      	ldr	r3, [r7, #28]
 8008878:	4413      	add	r3, r2
 800887a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800887e:	461a      	mov	r2, r3
 8008880:	2302      	movs	r3, #2
 8008882:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800888a:	2b00      	cmp	r3, #0
 800888c:	d003      	beq.n	8008896 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800888e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 fcea 	bl	800926a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008898:	3301      	adds	r3, #1
 800889a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800889c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800889e:	085b      	lsrs	r3, r3, #1
 80088a0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80088a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	f47f af65 	bne.w	8008774 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4618      	mov	r0, r3
 80088b0:	f005 fc24 	bl	800e0fc <USB_ReadInterrupts>
 80088b4:	4603      	mov	r3, r0
 80088b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088be:	d122      	bne.n	8008906 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80088c0:	69fb      	ldr	r3, [r7, #28]
 80088c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	69fa      	ldr	r2, [r7, #28]
 80088ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088ce:	f023 0301 	bic.w	r3, r3, #1
 80088d2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80088da:	2b01      	cmp	r3, #1
 80088dc:	d108      	bne.n	80088f0 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80088e6:	2100      	movs	r1, #0
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f00a fd9d 	bl	8013428 <HAL_PCDEx_LPM_Callback>
 80088ee:	e002      	b.n	80088f6 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f00a faef 	bl	8012ed4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	695a      	ldr	r2, [r3, #20]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008904:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4618      	mov	r0, r3
 800890c:	f005 fbf6 	bl	800e0fc <USB_ReadInterrupts>
 8008910:	4603      	mov	r3, r0
 8008912:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008916:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800891a:	d112      	bne.n	8008942 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800891c:	69fb      	ldr	r3, [r7, #28]
 800891e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	f003 0301 	and.w	r3, r3, #1
 8008928:	2b01      	cmp	r3, #1
 800892a:	d102      	bne.n	8008932 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f00a faab 	bl	8012e88 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	695a      	ldr	r2, [r3, #20]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008940:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4618      	mov	r0, r3
 8008948:	f005 fbd8 	bl	800e0fc <USB_ReadInterrupts>
 800894c:	4603      	mov	r3, r0
 800894e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008952:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008956:	d121      	bne.n	800899c <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	695a      	ldr	r2, [r3, #20]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8008966:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800896e:	2b00      	cmp	r3, #0
 8008970:	d111      	bne.n	8008996 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2201      	movs	r2, #1
 8008976:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008980:	089b      	lsrs	r3, r3, #2
 8008982:	f003 020f 	and.w	r2, r3, #15
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800898c:	2101      	movs	r1, #1
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f00a fd4a 	bl	8013428 <HAL_PCDEx_LPM_Callback>
 8008994:	e002      	b.n	800899c <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f00a fa76 	bl	8012e88 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	4618      	mov	r0, r3
 80089a2:	f005 fbab 	bl	800e0fc <USB_ReadInterrupts>
 80089a6:	4603      	mov	r3, r0
 80089a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80089ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089b0:	f040 80b5 	bne.w	8008b1e <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80089b4:	69fb      	ldr	r3, [r7, #28]
 80089b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	69fa      	ldr	r2, [r7, #28]
 80089be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80089c2:	f023 0301 	bic.w	r3, r3, #1
 80089c6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2110      	movs	r1, #16
 80089ce:	4618      	mov	r0, r3
 80089d0:	f004 fc1a 	bl	800d208 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80089d4:	2300      	movs	r3, #0
 80089d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80089d8:	e046      	b.n	8008a68 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80089da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089dc:	015a      	lsls	r2, r3, #5
 80089de:	69fb      	ldr	r3, [r7, #28]
 80089e0:	4413      	add	r3, r2
 80089e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089e6:	461a      	mov	r2, r3
 80089e8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80089ec:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80089ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089f0:	015a      	lsls	r2, r3, #5
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	4413      	add	r3, r2
 80089f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089fe:	0151      	lsls	r1, r2, #5
 8008a00:	69fa      	ldr	r2, [r7, #28]
 8008a02:	440a      	add	r2, r1
 8008a04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a08:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a0c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a10:	015a      	lsls	r2, r3, #5
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	4413      	add	r3, r2
 8008a16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a20:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a24:	015a      	lsls	r2, r3, #5
 8008a26:	69fb      	ldr	r3, [r7, #28]
 8008a28:	4413      	add	r3, r2
 8008a2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a32:	0151      	lsls	r1, r2, #5
 8008a34:	69fa      	ldr	r2, [r7, #28]
 8008a36:	440a      	add	r2, r1
 8008a38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a3c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a40:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a44:	015a      	lsls	r2, r3, #5
 8008a46:	69fb      	ldr	r3, [r7, #28]
 8008a48:	4413      	add	r3, r2
 8008a4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a52:	0151      	lsls	r1, r2, #5
 8008a54:	69fa      	ldr	r2, [r7, #28]
 8008a56:	440a      	add	r2, r1
 8008a58:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a5c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008a60:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a64:	3301      	adds	r3, #1
 8008a66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d3b3      	bcc.n	80089da <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008a72:	69fb      	ldr	r3, [r7, #28]
 8008a74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a78:	69db      	ldr	r3, [r3, #28]
 8008a7a:	69fa      	ldr	r2, [r7, #28]
 8008a7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a80:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008a84:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d016      	beq.n	8008abc <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008a98:	69fa      	ldr	r2, [r7, #28]
 8008a9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a9e:	f043 030b 	orr.w	r3, r3, #11
 8008aa2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008aa6:	69fb      	ldr	r3, [r7, #28]
 8008aa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008aae:	69fa      	ldr	r2, [r7, #28]
 8008ab0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ab4:	f043 030b 	orr.w	r3, r3, #11
 8008ab8:	6453      	str	r3, [r2, #68]	; 0x44
 8008aba:	e015      	b.n	8008ae8 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ac2:	695b      	ldr	r3, [r3, #20]
 8008ac4:	69fa      	ldr	r2, [r7, #28]
 8008ac6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008aca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008ace:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008ad2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008ad4:	69fb      	ldr	r3, [r7, #28]
 8008ad6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ada:	691b      	ldr	r3, [r3, #16]
 8008adc:	69fa      	ldr	r2, [r7, #28]
 8008ade:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ae2:	f043 030b 	orr.w	r3, r3, #11
 8008ae6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	69fa      	ldr	r2, [r7, #28]
 8008af2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008af6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008afa:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008b06:	4619      	mov	r1, r3
 8008b08:	4610      	mov	r0, r2
 8008b0a:	f005 fbbb 	bl	800e284 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	695a      	ldr	r2, [r3, #20]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008b1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4618      	mov	r0, r3
 8008b24:	f005 faea 	bl	800e0fc <USB_ReadInterrupts>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008b2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008b32:	d124      	bne.n	8008b7e <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f005 fb80 	bl	800e23e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4618      	mov	r0, r3
 8008b44:	f004 fbdd 	bl	800d302 <USB_GetDevSpeed>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681c      	ldr	r4, [r3, #0]
 8008b54:	f001 fc92 	bl	800a47c <HAL_RCC_GetHCLKFreq>
 8008b58:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008b5e:	b2db      	uxtb	r3, r3
 8008b60:	461a      	mov	r2, r3
 8008b62:	4620      	mov	r0, r4
 8008b64:	f004 f8fa 	bl	800cd5c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f00a f96e 	bl	8012e4a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	695a      	ldr	r2, [r3, #20]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008b7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4618      	mov	r0, r3
 8008b84:	f005 faba 	bl	800e0fc <USB_ReadInterrupts>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	f003 0308 	and.w	r3, r3, #8
 8008b8e:	2b08      	cmp	r3, #8
 8008b90:	d10a      	bne.n	8008ba8 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f00a f94b 	bl	8012e2e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	695a      	ldr	r2, [r3, #20]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f002 0208 	and.w	r2, r2, #8
 8008ba6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4618      	mov	r0, r3
 8008bae:	f005 faa5 	bl	800e0fc <USB_ReadInterrupts>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bb8:	2b80      	cmp	r3, #128	; 0x80
 8008bba:	d122      	bne.n	8008c02 <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008bbc:	6a3b      	ldr	r3, [r7, #32]
 8008bbe:	699b      	ldr	r3, [r3, #24]
 8008bc0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008bc4:	6a3b      	ldr	r3, [r7, #32]
 8008bc6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008bc8:	2301      	movs	r3, #1
 8008bca:	627b      	str	r3, [r7, #36]	; 0x24
 8008bcc:	e014      	b.n	8008bf8 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008bce:	6879      	ldr	r1, [r7, #4]
 8008bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bd2:	4613      	mov	r3, r2
 8008bd4:	00db      	lsls	r3, r3, #3
 8008bd6:	4413      	add	r3, r2
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	440b      	add	r3, r1
 8008bdc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	d105      	bne.n	8008bf2 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8008be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be8:	b2db      	uxtb	r3, r3
 8008bea:	4619      	mov	r1, r3
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f000 fb0b 	bl	8009208 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	d3e5      	bcc.n	8008bce <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4618      	mov	r0, r3
 8008c08:	f005 fa78 	bl	800e0fc <USB_ReadInterrupts>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008c12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c16:	d13b      	bne.n	8008c90 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008c18:	2301      	movs	r3, #1
 8008c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8008c1c:	e02b      	b.n	8008c76 <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c20:	015a      	lsls	r2, r3, #5
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	4413      	add	r3, r2
 8008c26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008c2e:	6879      	ldr	r1, [r7, #4]
 8008c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c32:	4613      	mov	r3, r2
 8008c34:	00db      	lsls	r3, r3, #3
 8008c36:	4413      	add	r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	440b      	add	r3, r1
 8008c3c:	3340      	adds	r3, #64	; 0x40
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d115      	bne.n	8008c70 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008c44:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	da12      	bge.n	8008c70 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008c4a:	6879      	ldr	r1, [r7, #4]
 8008c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c4e:	4613      	mov	r3, r2
 8008c50:	00db      	lsls	r3, r3, #3
 8008c52:	4413      	add	r3, r2
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	440b      	add	r3, r1
 8008c58:	333f      	adds	r3, #63	; 0x3f
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8008c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	4619      	mov	r1, r3
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 facc 	bl	8009208 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c72:	3301      	adds	r3, #1
 8008c74:	627b      	str	r3, [r7, #36]	; 0x24
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d3ce      	bcc.n	8008c1e <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	695a      	ldr	r2, [r3, #20]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008c8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4618      	mov	r0, r3
 8008c96:	f005 fa31 	bl	800e0fc <USB_ReadInterrupts>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ca0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008ca4:	d155      	bne.n	8008d52 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	627b      	str	r3, [r7, #36]	; 0x24
 8008caa:	e045      	b.n	8008d38 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cae:	015a      	lsls	r2, r3, #5
 8008cb0:	69fb      	ldr	r3, [r7, #28]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008cbc:	6879      	ldr	r1, [r7, #4]
 8008cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cc0:	4613      	mov	r3, r2
 8008cc2:	00db      	lsls	r3, r3, #3
 8008cc4:	4413      	add	r3, r2
 8008cc6:	009b      	lsls	r3, r3, #2
 8008cc8:	440b      	add	r3, r1
 8008cca:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008cce:	781b      	ldrb	r3, [r3, #0]
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d12e      	bne.n	8008d32 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008cd4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	da2b      	bge.n	8008d32 <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8008cda:	69bb      	ldr	r3, [r7, #24]
 8008cdc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8008ce6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008cea:	429a      	cmp	r2, r3
 8008cec:	d121      	bne.n	8008d32 <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008cee:	6879      	ldr	r1, [r7, #4]
 8008cf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cf2:	4613      	mov	r3, r2
 8008cf4:	00db      	lsls	r3, r3, #3
 8008cf6:	4413      	add	r3, r2
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	440b      	add	r3, r1
 8008cfc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008d00:	2201      	movs	r2, #1
 8008d02:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008d04:	6a3b      	ldr	r3, [r7, #32]
 8008d06:	699b      	ldr	r3, [r3, #24]
 8008d08:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008d0c:	6a3b      	ldr	r3, [r7, #32]
 8008d0e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008d10:	6a3b      	ldr	r3, [r7, #32]
 8008d12:	695b      	ldr	r3, [r3, #20]
 8008d14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d10a      	bne.n	8008d32 <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	69fa      	ldr	r2, [r7, #28]
 8008d26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008d2e:	6053      	str	r3, [r2, #4]
            break;
 8008d30:	e007      	b.n	8008d42 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d34:	3301      	adds	r3, #1
 8008d36:	627b      	str	r3, [r7, #36]	; 0x24
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d3e:	429a      	cmp	r2, r3
 8008d40:	d3b4      	bcc.n	8008cac <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	695a      	ldr	r2, [r3, #20]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008d50:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4618      	mov	r0, r3
 8008d58:	f005 f9d0 	bl	800e0fc <USB_ReadInterrupts>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008d62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d66:	d10a      	bne.n	8008d7e <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f00a f8ff 	bl	8012f6c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	695a      	ldr	r2, [r3, #20]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008d7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4618      	mov	r0, r3
 8008d84:	f005 f9ba 	bl	800e0fc <USB_ReadInterrupts>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	f003 0304 	and.w	r3, r3, #4
 8008d8e:	2b04      	cmp	r3, #4
 8008d90:	d115      	bne.n	8008dbe <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008d9a:	69bb      	ldr	r3, [r7, #24]
 8008d9c:	f003 0304 	and.w	r3, r3, #4
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d002      	beq.n	8008daa <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f00a f8ef 	bl	8012f88 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	6859      	ldr	r1, [r3, #4]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	69ba      	ldr	r2, [r7, #24]
 8008db6:	430a      	orrs	r2, r1
 8008db8:	605a      	str	r2, [r3, #4]
 8008dba:	e000      	b.n	8008dbe <HAL_PCD_IRQHandler+0x920>
      return;
 8008dbc:	bf00      	nop
    }
  }
}
 8008dbe:	3734      	adds	r7, #52	; 0x34
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd90      	pop	{r4, r7, pc}

08008dc4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b082      	sub	sp, #8
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	460b      	mov	r3, r1
 8008dce:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	d101      	bne.n	8008dde <HAL_PCD_SetAddress+0x1a>
 8008dda:	2302      	movs	r3, #2
 8008ddc:	e013      	b.n	8008e06 <HAL_PCD_SetAddress+0x42>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2201      	movs	r2, #1
 8008de2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	78fa      	ldrb	r2, [r7, #3]
 8008dea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	78fa      	ldrb	r2, [r7, #3]
 8008df4:	4611      	mov	r1, r2
 8008df6:	4618      	mov	r0, r3
 8008df8:	f005 f918 	bl	800e02c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008e04:	2300      	movs	r3, #0
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3708      	adds	r7, #8
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b084      	sub	sp, #16
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
 8008e16:	4608      	mov	r0, r1
 8008e18:	4611      	mov	r1, r2
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	70fb      	strb	r3, [r7, #3]
 8008e20:	460b      	mov	r3, r1
 8008e22:	803b      	strh	r3, [r7, #0]
 8008e24:	4613      	mov	r3, r2
 8008e26:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008e2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	da0f      	bge.n	8008e54 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008e34:	78fb      	ldrb	r3, [r7, #3]
 8008e36:	f003 020f 	and.w	r2, r3, #15
 8008e3a:	4613      	mov	r3, r2
 8008e3c:	00db      	lsls	r3, r3, #3
 8008e3e:	4413      	add	r3, r2
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	3338      	adds	r3, #56	; 0x38
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	4413      	add	r3, r2
 8008e48:	3304      	adds	r3, #4
 8008e4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	2201      	movs	r2, #1
 8008e50:	705a      	strb	r2, [r3, #1]
 8008e52:	e00f      	b.n	8008e74 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008e54:	78fb      	ldrb	r3, [r7, #3]
 8008e56:	f003 020f 	and.w	r2, r3, #15
 8008e5a:	4613      	mov	r3, r2
 8008e5c:	00db      	lsls	r3, r3, #3
 8008e5e:	4413      	add	r3, r2
 8008e60:	009b      	lsls	r3, r3, #2
 8008e62:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	4413      	add	r3, r2
 8008e6a:	3304      	adds	r3, #4
 8008e6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2200      	movs	r2, #0
 8008e72:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008e74:	78fb      	ldrb	r3, [r7, #3]
 8008e76:	f003 030f 	and.w	r3, r3, #15
 8008e7a:	b2da      	uxtb	r2, r3
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008e80:	883a      	ldrh	r2, [r7, #0]
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	78ba      	ldrb	r2, [r7, #2]
 8008e8a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	785b      	ldrb	r3, [r3, #1]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d004      	beq.n	8008e9e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	781b      	ldrb	r3, [r3, #0]
 8008e98:	b29a      	uxth	r2, r3
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008e9e:	78bb      	ldrb	r3, [r7, #2]
 8008ea0:	2b02      	cmp	r3, #2
 8008ea2:	d102      	bne.n	8008eaa <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d101      	bne.n	8008eb8 <HAL_PCD_EP_Open+0xaa>
 8008eb4:	2302      	movs	r3, #2
 8008eb6:	e00e      	b.n	8008ed6 <HAL_PCD_EP_Open+0xc8>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	68f9      	ldr	r1, [r7, #12]
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f004 fa3a 	bl	800d340 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8008ed4:	7afb      	ldrb	r3, [r7, #11]
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3710      	adds	r7, #16
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}

08008ede <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008ede:	b580      	push	{r7, lr}
 8008ee0:	b084      	sub	sp, #16
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	6078      	str	r0, [r7, #4]
 8008ee6:	460b      	mov	r3, r1
 8008ee8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008eea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	da0f      	bge.n	8008f12 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ef2:	78fb      	ldrb	r3, [r7, #3]
 8008ef4:	f003 020f 	and.w	r2, r3, #15
 8008ef8:	4613      	mov	r3, r2
 8008efa:	00db      	lsls	r3, r3, #3
 8008efc:	4413      	add	r3, r2
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	3338      	adds	r3, #56	; 0x38
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	4413      	add	r3, r2
 8008f06:	3304      	adds	r3, #4
 8008f08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	705a      	strb	r2, [r3, #1]
 8008f10:	e00f      	b.n	8008f32 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f12:	78fb      	ldrb	r3, [r7, #3]
 8008f14:	f003 020f 	and.w	r2, r3, #15
 8008f18:	4613      	mov	r3, r2
 8008f1a:	00db      	lsls	r3, r3, #3
 8008f1c:	4413      	add	r3, r2
 8008f1e:	009b      	lsls	r3, r3, #2
 8008f20:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	4413      	add	r3, r2
 8008f28:	3304      	adds	r3, #4
 8008f2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8008f32:	78fb      	ldrb	r3, [r7, #3]
 8008f34:	f003 030f 	and.w	r3, r3, #15
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d101      	bne.n	8008f4c <HAL_PCD_EP_Close+0x6e>
 8008f48:	2302      	movs	r3, #2
 8008f4a:	e00e      	b.n	8008f6a <HAL_PCD_EP_Close+0x8c>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	68f9      	ldr	r1, [r7, #12]
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f004 fa78 	bl	800d450 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2200      	movs	r2, #0
 8008f64:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8008f68:	2300      	movs	r3, #0
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3710      	adds	r7, #16
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}

08008f72 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008f72:	b580      	push	{r7, lr}
 8008f74:	b086      	sub	sp, #24
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	60f8      	str	r0, [r7, #12]
 8008f7a:	607a      	str	r2, [r7, #4]
 8008f7c:	603b      	str	r3, [r7, #0]
 8008f7e:	460b      	mov	r3, r1
 8008f80:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008f82:	7afb      	ldrb	r3, [r7, #11]
 8008f84:	f003 020f 	and.w	r2, r3, #15
 8008f88:	4613      	mov	r3, r2
 8008f8a:	00db      	lsls	r3, r3, #3
 8008f8c:	4413      	add	r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008f94:	68fa      	ldr	r2, [r7, #12]
 8008f96:	4413      	add	r3, r2
 8008f98:	3304      	adds	r3, #4
 8008f9a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	683a      	ldr	r2, [r7, #0]
 8008fa6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008fa8:	697b      	ldr	r3, [r7, #20]
 8008faa:	2200      	movs	r2, #0
 8008fac:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008fb4:	7afb      	ldrb	r3, [r7, #11]
 8008fb6:	f003 030f 	and.w	r3, r3, #15
 8008fba:	b2da      	uxtb	r2, r3
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008fc0:	7afb      	ldrb	r3, [r7, #11]
 8008fc2:	f003 030f 	and.w	r3, r3, #15
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d106      	bne.n	8008fd8 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	6979      	ldr	r1, [r7, #20]
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f004 fcf9 	bl	800d9c8 <USB_EP0StartXfer>
 8008fd6:	e005      	b.n	8008fe4 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	6979      	ldr	r1, [r7, #20]
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f004 fb12 	bl	800d608 <USB_EPStartXfer>
  }

  return HAL_OK;
 8008fe4:	2300      	movs	r3, #0
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3718      	adds	r7, #24
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}

08008fee <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008fee:	b480      	push	{r7}
 8008ff0:	b083      	sub	sp, #12
 8008ff2:	af00      	add	r7, sp, #0
 8008ff4:	6078      	str	r0, [r7, #4]
 8008ff6:	460b      	mov	r3, r1
 8008ff8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008ffa:	78fb      	ldrb	r3, [r7, #3]
 8008ffc:	f003 020f 	and.w	r2, r3, #15
 8009000:	6879      	ldr	r1, [r7, #4]
 8009002:	4613      	mov	r3, r2
 8009004:	00db      	lsls	r3, r3, #3
 8009006:	4413      	add	r3, r2
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	440b      	add	r3, r1
 800900c:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8009010:	681b      	ldr	r3, [r3, #0]
}
 8009012:	4618      	mov	r0, r3
 8009014:	370c      	adds	r7, #12
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr

0800901e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800901e:	b580      	push	{r7, lr}
 8009020:	b086      	sub	sp, #24
 8009022:	af00      	add	r7, sp, #0
 8009024:	60f8      	str	r0, [r7, #12]
 8009026:	607a      	str	r2, [r7, #4]
 8009028:	603b      	str	r3, [r7, #0]
 800902a:	460b      	mov	r3, r1
 800902c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800902e:	7afb      	ldrb	r3, [r7, #11]
 8009030:	f003 020f 	and.w	r2, r3, #15
 8009034:	4613      	mov	r3, r2
 8009036:	00db      	lsls	r3, r3, #3
 8009038:	4413      	add	r3, r2
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	3338      	adds	r3, #56	; 0x38
 800903e:	68fa      	ldr	r2, [r7, #12]
 8009040:	4413      	add	r3, r2
 8009042:	3304      	adds	r3, #4
 8009044:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	683a      	ldr	r2, [r7, #0]
 8009050:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	2200      	movs	r2, #0
 8009056:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	2201      	movs	r2, #1
 800905c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800905e:	7afb      	ldrb	r3, [r7, #11]
 8009060:	f003 030f 	and.w	r3, r3, #15
 8009064:	b2da      	uxtb	r2, r3
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800906a:	7afb      	ldrb	r3, [r7, #11]
 800906c:	f003 030f 	and.w	r3, r3, #15
 8009070:	2b00      	cmp	r3, #0
 8009072:	d106      	bne.n	8009082 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	6979      	ldr	r1, [r7, #20]
 800907a:	4618      	mov	r0, r3
 800907c:	f004 fca4 	bl	800d9c8 <USB_EP0StartXfer>
 8009080:	e005      	b.n	800908e <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	6979      	ldr	r1, [r7, #20]
 8009088:	4618      	mov	r0, r3
 800908a:	f004 fabd 	bl	800d608 <USB_EPStartXfer>
  }

  return HAL_OK;
 800908e:	2300      	movs	r3, #0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3718      	adds	r7, #24
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	460b      	mov	r3, r1
 80090a2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80090a4:	78fb      	ldrb	r3, [r7, #3]
 80090a6:	f003 020f 	and.w	r2, r3, #15
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d901      	bls.n	80090b6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80090b2:	2301      	movs	r3, #1
 80090b4:	e04e      	b.n	8009154 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80090b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	da0f      	bge.n	80090de <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090be:	78fb      	ldrb	r3, [r7, #3]
 80090c0:	f003 020f 	and.w	r2, r3, #15
 80090c4:	4613      	mov	r3, r2
 80090c6:	00db      	lsls	r3, r3, #3
 80090c8:	4413      	add	r3, r2
 80090ca:	009b      	lsls	r3, r3, #2
 80090cc:	3338      	adds	r3, #56	; 0x38
 80090ce:	687a      	ldr	r2, [r7, #4]
 80090d0:	4413      	add	r3, r2
 80090d2:	3304      	adds	r3, #4
 80090d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2201      	movs	r2, #1
 80090da:	705a      	strb	r2, [r3, #1]
 80090dc:	e00d      	b.n	80090fa <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80090de:	78fa      	ldrb	r2, [r7, #3]
 80090e0:	4613      	mov	r3, r2
 80090e2:	00db      	lsls	r3, r3, #3
 80090e4:	4413      	add	r3, r2
 80090e6:	009b      	lsls	r3, r3, #2
 80090e8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80090ec:	687a      	ldr	r2, [r7, #4]
 80090ee:	4413      	add	r3, r2
 80090f0:	3304      	adds	r3, #4
 80090f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2200      	movs	r2, #0
 80090f8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	2201      	movs	r2, #1
 80090fe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009100:	78fb      	ldrb	r3, [r7, #3]
 8009102:	f003 030f 	and.w	r3, r3, #15
 8009106:	b2da      	uxtb	r2, r3
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009112:	2b01      	cmp	r3, #1
 8009114:	d101      	bne.n	800911a <HAL_PCD_EP_SetStall+0x82>
 8009116:	2302      	movs	r3, #2
 8009118:	e01c      	b.n	8009154 <HAL_PCD_EP_SetStall+0xbc>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2201      	movs	r2, #1
 800911e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	68f9      	ldr	r1, [r7, #12]
 8009128:	4618      	mov	r0, r3
 800912a:	f004 feab 	bl	800de84 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800912e:	78fb      	ldrb	r3, [r7, #3]
 8009130:	f003 030f 	and.w	r3, r3, #15
 8009134:	2b00      	cmp	r3, #0
 8009136:	d108      	bne.n	800914a <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681a      	ldr	r2, [r3, #0]
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009142:	4619      	mov	r1, r3
 8009144:	4610      	mov	r0, r2
 8009146:	f005 f89d 	bl	800e284 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2200      	movs	r2, #0
 800914e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3710      	adds	r7, #16
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b084      	sub	sp, #16
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
 8009164:	460b      	mov	r3, r1
 8009166:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009168:	78fb      	ldrb	r3, [r7, #3]
 800916a:	f003 020f 	and.w	r2, r3, #15
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	685b      	ldr	r3, [r3, #4]
 8009172:	429a      	cmp	r2, r3
 8009174:	d901      	bls.n	800917a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009176:	2301      	movs	r3, #1
 8009178:	e042      	b.n	8009200 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800917a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800917e:	2b00      	cmp	r3, #0
 8009180:	da0f      	bge.n	80091a2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009182:	78fb      	ldrb	r3, [r7, #3]
 8009184:	f003 020f 	and.w	r2, r3, #15
 8009188:	4613      	mov	r3, r2
 800918a:	00db      	lsls	r3, r3, #3
 800918c:	4413      	add	r3, r2
 800918e:	009b      	lsls	r3, r3, #2
 8009190:	3338      	adds	r3, #56	; 0x38
 8009192:	687a      	ldr	r2, [r7, #4]
 8009194:	4413      	add	r3, r2
 8009196:	3304      	adds	r3, #4
 8009198:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	2201      	movs	r2, #1
 800919e:	705a      	strb	r2, [r3, #1]
 80091a0:	e00f      	b.n	80091c2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80091a2:	78fb      	ldrb	r3, [r7, #3]
 80091a4:	f003 020f 	and.w	r2, r3, #15
 80091a8:	4613      	mov	r3, r2
 80091aa:	00db      	lsls	r3, r3, #3
 80091ac:	4413      	add	r3, r2
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80091b4:	687a      	ldr	r2, [r7, #4]
 80091b6:	4413      	add	r3, r2
 80091b8:	3304      	adds	r3, #4
 80091ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2200      	movs	r2, #0
 80091c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	2200      	movs	r2, #0
 80091c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80091c8:	78fb      	ldrb	r3, [r7, #3]
 80091ca:	f003 030f 	and.w	r3, r3, #15
 80091ce:	b2da      	uxtb	r2, r3
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80091da:	2b01      	cmp	r3, #1
 80091dc:	d101      	bne.n	80091e2 <HAL_PCD_EP_ClrStall+0x86>
 80091de:	2302      	movs	r3, #2
 80091e0:	e00e      	b.n	8009200 <HAL_PCD_EP_ClrStall+0xa4>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2201      	movs	r2, #1
 80091e6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	68f9      	ldr	r1, [r7, #12]
 80091f0:	4618      	mov	r0, r3
 80091f2:	f004 feb5 	bl	800df60 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2200      	movs	r2, #0
 80091fa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80091fe:	2300      	movs	r3, #0
}
 8009200:	4618      	mov	r0, r3
 8009202:	3710      	adds	r7, #16
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}

08009208 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b084      	sub	sp, #16
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	460b      	mov	r3, r1
 8009212:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8009214:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009218:	2b00      	cmp	r3, #0
 800921a:	da0c      	bge.n	8009236 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800921c:	78fb      	ldrb	r3, [r7, #3]
 800921e:	f003 020f 	and.w	r2, r3, #15
 8009222:	4613      	mov	r3, r2
 8009224:	00db      	lsls	r3, r3, #3
 8009226:	4413      	add	r3, r2
 8009228:	009b      	lsls	r3, r3, #2
 800922a:	3338      	adds	r3, #56	; 0x38
 800922c:	687a      	ldr	r2, [r7, #4]
 800922e:	4413      	add	r3, r2
 8009230:	3304      	adds	r3, #4
 8009232:	60fb      	str	r3, [r7, #12]
 8009234:	e00c      	b.n	8009250 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009236:	78fb      	ldrb	r3, [r7, #3]
 8009238:	f003 020f 	and.w	r2, r3, #15
 800923c:	4613      	mov	r3, r2
 800923e:	00db      	lsls	r3, r3, #3
 8009240:	4413      	add	r3, r2
 8009242:	009b      	lsls	r3, r3, #2
 8009244:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	4413      	add	r3, r2
 800924c:	3304      	adds	r3, #4
 800924e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	68f9      	ldr	r1, [r7, #12]
 8009256:	4618      	mov	r0, r3
 8009258:	f004 fcd8 	bl	800dc0c <USB_EPStopXfer>
 800925c:	4603      	mov	r3, r0
 800925e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8009260:	7afb      	ldrb	r3, [r7, #11]
}
 8009262:	4618      	mov	r0, r3
 8009264:	3710      	adds	r7, #16
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}

0800926a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800926a:	b580      	push	{r7, lr}
 800926c:	b088      	sub	sp, #32
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
 8009272:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800927e:	683a      	ldr	r2, [r7, #0]
 8009280:	4613      	mov	r3, r2
 8009282:	00db      	lsls	r3, r3, #3
 8009284:	4413      	add	r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	3338      	adds	r3, #56	; 0x38
 800928a:	687a      	ldr	r2, [r7, #4]
 800928c:	4413      	add	r3, r2
 800928e:	3304      	adds	r3, #4
 8009290:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	6a1a      	ldr	r2, [r3, #32]
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	699b      	ldr	r3, [r3, #24]
 800929a:	429a      	cmp	r2, r3
 800929c:	d901      	bls.n	80092a2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	e067      	b.n	8009372 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	699a      	ldr	r2, [r3, #24]
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6a1b      	ldr	r3, [r3, #32]
 80092aa:	1ad3      	subs	r3, r2, r3
 80092ac:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	68db      	ldr	r3, [r3, #12]
 80092b2:	69fa      	ldr	r2, [r7, #28]
 80092b4:	429a      	cmp	r2, r3
 80092b6:	d902      	bls.n	80092be <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	68db      	ldr	r3, [r3, #12]
 80092bc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80092be:	69fb      	ldr	r3, [r7, #28]
 80092c0:	3303      	adds	r3, #3
 80092c2:	089b      	lsrs	r3, r3, #2
 80092c4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80092c6:	e026      	b.n	8009316 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	699a      	ldr	r2, [r3, #24]
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	6a1b      	ldr	r3, [r3, #32]
 80092d0:	1ad3      	subs	r3, r2, r3
 80092d2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	68db      	ldr	r3, [r3, #12]
 80092d8:	69fa      	ldr	r2, [r7, #28]
 80092da:	429a      	cmp	r2, r3
 80092dc:	d902      	bls.n	80092e4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	68db      	ldr	r3, [r3, #12]
 80092e2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80092e4:	69fb      	ldr	r3, [r7, #28]
 80092e6:	3303      	adds	r3, #3
 80092e8:	089b      	lsrs	r3, r3, #2
 80092ea:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6919      	ldr	r1, [r3, #16]
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	b2da      	uxtb	r2, r3
 80092f4:	69fb      	ldr	r3, [r7, #28]
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	6978      	ldr	r0, [r7, #20]
 80092fa:	f004 fd31 	bl	800dd60 <USB_WritePacket>

    ep->xfer_buff  += len;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	691a      	ldr	r2, [r3, #16]
 8009302:	69fb      	ldr	r3, [r7, #28]
 8009304:	441a      	add	r2, r3
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	6a1a      	ldr	r2, [r3, #32]
 800930e:	69fb      	ldr	r3, [r7, #28]
 8009310:	441a      	add	r2, r3
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	015a      	lsls	r2, r3, #5
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	4413      	add	r3, r2
 800931e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009322:	699b      	ldr	r3, [r3, #24]
 8009324:	b29b      	uxth	r3, r3
 8009326:	69ba      	ldr	r2, [r7, #24]
 8009328:	429a      	cmp	r2, r3
 800932a:	d809      	bhi.n	8009340 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6a1a      	ldr	r2, [r3, #32]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009334:	429a      	cmp	r2, r3
 8009336:	d203      	bcs.n	8009340 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d1c3      	bne.n	80092c8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	699a      	ldr	r2, [r3, #24]
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	6a1b      	ldr	r3, [r3, #32]
 8009348:	429a      	cmp	r2, r3
 800934a:	d811      	bhi.n	8009370 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	f003 030f 	and.w	r3, r3, #15
 8009352:	2201      	movs	r2, #1
 8009354:	fa02 f303 	lsl.w	r3, r2, r3
 8009358:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009360:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	43db      	mvns	r3, r3
 8009366:	6939      	ldr	r1, [r7, #16]
 8009368:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800936c:	4013      	ands	r3, r2
 800936e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009370:	2300      	movs	r3, #0
}
 8009372:	4618      	mov	r0, r3
 8009374:	3720      	adds	r7, #32
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}
	...

0800937c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b086      	sub	sp, #24
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	333c      	adds	r3, #60	; 0x3c
 8009394:	3304      	adds	r3, #4
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	015a      	lsls	r2, r3, #5
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	4413      	add	r3, r2
 80093a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093a6:	689b      	ldr	r3, [r3, #8]
 80093a8:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	4a19      	ldr	r2, [pc, #100]	; (8009414 <PCD_EP_OutXfrComplete_int+0x98>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d124      	bne.n	80093fc <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d00a      	beq.n	80093d2 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	015a      	lsls	r2, r3, #5
 80093c0:	693b      	ldr	r3, [r7, #16]
 80093c2:	4413      	add	r3, r2
 80093c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093c8:	461a      	mov	r2, r3
 80093ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80093ce:	6093      	str	r3, [r2, #8]
 80093d0:	e01a      	b.n	8009408 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	f003 0320 	and.w	r3, r3, #32
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d008      	beq.n	80093ee <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	015a      	lsls	r2, r3, #5
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	4413      	add	r3, r2
 80093e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093e8:	461a      	mov	r2, r3
 80093ea:	2320      	movs	r3, #32
 80093ec:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	b2db      	uxtb	r3, r3
 80093f2:	4619      	mov	r1, r3
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f009 fce5 	bl	8012dc4 <HAL_PCD_DataOutStageCallback>
 80093fa:	e005      	b.n	8009408 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	b2db      	uxtb	r3, r3
 8009400:	4619      	mov	r1, r3
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	f009 fcde 	bl	8012dc4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8009408:	2300      	movs	r3, #0
}
 800940a:	4618      	mov	r0, r3
 800940c:	3718      	adds	r7, #24
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}
 8009412:	bf00      	nop
 8009414:	4f54310a 	.word	0x4f54310a

08009418 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b086      	sub	sp, #24
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
 8009420:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800942c:	697b      	ldr	r3, [r7, #20]
 800942e:	333c      	adds	r3, #60	; 0x3c
 8009430:	3304      	adds	r3, #4
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	015a      	lsls	r2, r3, #5
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	4413      	add	r3, r2
 800943e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009442:	689b      	ldr	r3, [r3, #8]
 8009444:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	4a0c      	ldr	r2, [pc, #48]	; (800947c <PCD_EP_OutSetupPacket_int+0x64>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d90e      	bls.n	800946c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009454:	2b00      	cmp	r3, #0
 8009456:	d009      	beq.n	800946c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	015a      	lsls	r2, r3, #5
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	4413      	add	r3, r2
 8009460:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009464:	461a      	mov	r2, r3
 8009466:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800946a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800946c:	6878      	ldr	r0, [r7, #4]
 800946e:	f009 fc97 	bl	8012da0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8009472:	2300      	movs	r3, #0
}
 8009474:	4618      	mov	r0, r3
 8009476:	3718      	adds	r7, #24
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}
 800947c:	4f54300a 	.word	0x4f54300a

08009480 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009480:	b480      	push	{r7}
 8009482:	b085      	sub	sp, #20
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	460b      	mov	r3, r1
 800948a:	70fb      	strb	r3, [r7, #3]
 800948c:	4613      	mov	r3, r2
 800948e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009496:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009498:	78fb      	ldrb	r3, [r7, #3]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d107      	bne.n	80094ae <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800949e:	883b      	ldrh	r3, [r7, #0]
 80094a0:	0419      	lsls	r1, r3, #16
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	68ba      	ldr	r2, [r7, #8]
 80094a8:	430a      	orrs	r2, r1
 80094aa:	629a      	str	r2, [r3, #40]	; 0x28
 80094ac:	e028      	b.n	8009500 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094b4:	0c1b      	lsrs	r3, r3, #16
 80094b6:	68ba      	ldr	r2, [r7, #8]
 80094b8:	4413      	add	r3, r2
 80094ba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80094bc:	2300      	movs	r3, #0
 80094be:	73fb      	strb	r3, [r7, #15]
 80094c0:	e00d      	b.n	80094de <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681a      	ldr	r2, [r3, #0]
 80094c6:	7bfb      	ldrb	r3, [r7, #15]
 80094c8:	3340      	adds	r3, #64	; 0x40
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	4413      	add	r3, r2
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	0c1b      	lsrs	r3, r3, #16
 80094d2:	68ba      	ldr	r2, [r7, #8]
 80094d4:	4413      	add	r3, r2
 80094d6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80094d8:	7bfb      	ldrb	r3, [r7, #15]
 80094da:	3301      	adds	r3, #1
 80094dc:	73fb      	strb	r3, [r7, #15]
 80094de:	7bfa      	ldrb	r2, [r7, #15]
 80094e0:	78fb      	ldrb	r3, [r7, #3]
 80094e2:	3b01      	subs	r3, #1
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d3ec      	bcc.n	80094c2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80094e8:	883b      	ldrh	r3, [r7, #0]
 80094ea:	0418      	lsls	r0, r3, #16
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6819      	ldr	r1, [r3, #0]
 80094f0:	78fb      	ldrb	r3, [r7, #3]
 80094f2:	3b01      	subs	r3, #1
 80094f4:	68ba      	ldr	r2, [r7, #8]
 80094f6:	4302      	orrs	r2, r0
 80094f8:	3340      	adds	r3, #64	; 0x40
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	440b      	add	r3, r1
 80094fe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009500:	2300      	movs	r3, #0
}
 8009502:	4618      	mov	r0, r3
 8009504:	3714      	adds	r7, #20
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr

0800950e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800950e:	b480      	push	{r7}
 8009510:	b083      	sub	sp, #12
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
 8009516:	460b      	mov	r3, r1
 8009518:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	887a      	ldrh	r2, [r7, #2]
 8009520:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	4618      	mov	r0, r3
 8009526:	370c      	adds	r7, #12
 8009528:	46bd      	mov	sp, r7
 800952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952e:	4770      	bx	lr

08009530 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009530:	b480      	push	{r7}
 8009532:	b085      	sub	sp, #20
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2201      	movs	r2, #1
 8009542:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2200      	movs	r2, #0
 800954a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	699b      	ldr	r3, [r3, #24]
 8009552:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800955e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009562:	f043 0303 	orr.w	r3, r3, #3
 8009566:	68fa      	ldr	r2, [r7, #12]
 8009568:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800956a:	2300      	movs	r3, #0
}
 800956c:	4618      	mov	r0, r3
 800956e:	3714      	adds	r7, #20
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	460b      	mov	r3, r1
 8009582:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));

  if(Regulator == PWR_LOWPOWERREGULATOR_ON)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800958a:	d104      	bne.n	8009596 <HAL_PWR_EnterSTOPMode+0x1e>
  {
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
 800958c:	78fb      	ldrb	r3, [r7, #3]
 800958e:	4618      	mov	r0, r3
 8009590:	f000 f908 	bl	80097a4 <HAL_PWREx_EnterSTOP1Mode>
  }
  else
  {
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
  }
}
 8009594:	e003      	b.n	800959e <HAL_PWR_EnterSTOPMode+0x26>
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
 8009596:	78fb      	ldrb	r3, [r7, #3]
 8009598:	4618      	mov	r0, r3
 800959a:	f000 f8d9 	bl	8009750 <HAL_PWREx_EnterSTOP0Mode>
}
 800959e:	bf00      	nop
 80095a0:	3708      	adds	r7, #8
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}
	...

080095a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80095a8:	b480      	push	{r7}
 80095aa:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80095ac:	4b0d      	ldr	r3, [pc, #52]	; (80095e4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80095b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095b8:	d102      	bne.n	80095c0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80095ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095be:	e00b      	b.n	80095d8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80095c0:	4b08      	ldr	r3, [pc, #32]	; (80095e4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80095c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80095c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095ce:	d102      	bne.n	80095d6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80095d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80095d4:	e000      	b.n	80095d8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80095d6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80095d8:	4618      	mov	r0, r3
 80095da:	46bd      	mov	sp, r7
 80095dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e0:	4770      	bx	lr
 80095e2:	bf00      	nop
 80095e4:	40007000 	.word	0x40007000

080095e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80095e8:	b480      	push	{r7}
 80095ea:	b085      	sub	sp, #20
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d141      	bne.n	800967a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80095f6:	4b4b      	ldr	r3, [pc, #300]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80095fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009602:	d131      	bne.n	8009668 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009604:	4b47      	ldr	r3, [pc, #284]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009606:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800960a:	4a46      	ldr	r2, [pc, #280]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800960c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009610:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009614:	4b43      	ldr	r3, [pc, #268]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800961c:	4a41      	ldr	r2, [pc, #260]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800961e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009622:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8009624:	4b40      	ldr	r3, [pc, #256]	; (8009728 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	2232      	movs	r2, #50	; 0x32
 800962a:	fb02 f303 	mul.w	r3, r2, r3
 800962e:	4a3f      	ldr	r2, [pc, #252]	; (800972c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009630:	fba2 2303 	umull	r2, r3, r2, r3
 8009634:	0c9b      	lsrs	r3, r3, #18
 8009636:	3301      	adds	r3, #1
 8009638:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800963a:	e002      	b.n	8009642 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	3b01      	subs	r3, #1
 8009640:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009642:	4b38      	ldr	r3, [pc, #224]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009644:	695b      	ldr	r3, [r3, #20]
 8009646:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800964a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800964e:	d102      	bne.n	8009656 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d1f2      	bne.n	800963c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009656:	4b33      	ldr	r3, [pc, #204]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009658:	695b      	ldr	r3, [r3, #20]
 800965a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800965e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009662:	d158      	bne.n	8009716 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009664:	2303      	movs	r3, #3
 8009666:	e057      	b.n	8009718 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009668:	4b2e      	ldr	r3, [pc, #184]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800966a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800966e:	4a2d      	ldr	r2, [pc, #180]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009670:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009674:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009678:	e04d      	b.n	8009716 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009680:	d141      	bne.n	8009706 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009682:	4b28      	ldr	r3, [pc, #160]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800968a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800968e:	d131      	bne.n	80096f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009690:	4b24      	ldr	r3, [pc, #144]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009692:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009696:	4a23      	ldr	r2, [pc, #140]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800969c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80096a0:	4b20      	ldr	r3, [pc, #128]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80096a8:	4a1e      	ldr	r2, [pc, #120]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80096ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80096b0:	4b1d      	ldr	r3, [pc, #116]	; (8009728 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	2232      	movs	r2, #50	; 0x32
 80096b6:	fb02 f303 	mul.w	r3, r2, r3
 80096ba:	4a1c      	ldr	r2, [pc, #112]	; (800972c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80096bc:	fba2 2303 	umull	r2, r3, r2, r3
 80096c0:	0c9b      	lsrs	r3, r3, #18
 80096c2:	3301      	adds	r3, #1
 80096c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096c6:	e002      	b.n	80096ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	3b01      	subs	r3, #1
 80096cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096ce:	4b15      	ldr	r3, [pc, #84]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096d0:	695b      	ldr	r3, [r3, #20]
 80096d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096da:	d102      	bne.n	80096e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d1f2      	bne.n	80096c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80096e2:	4b10      	ldr	r3, [pc, #64]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096e4:	695b      	ldr	r3, [r3, #20]
 80096e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096ee:	d112      	bne.n	8009716 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80096f0:	2303      	movs	r3, #3
 80096f2:	e011      	b.n	8009718 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80096f4:	4b0b      	ldr	r3, [pc, #44]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80096fa:	4a0a      	ldr	r2, [pc, #40]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009700:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8009704:	e007      	b.n	8009716 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009706:	4b07      	ldr	r3, [pc, #28]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800970e:	4a05      	ldr	r2, [pc, #20]	; (8009724 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009710:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009714:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8009716:	2300      	movs	r3, #0
}
 8009718:	4618      	mov	r0, r3
 800971a:	3714      	adds	r7, #20
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr
 8009724:	40007000 	.word	0x40007000
 8009728:	20000208 	.word	0x20000208
 800972c:	431bde83 	.word	0x431bde83

08009730 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8009730:	b480      	push	{r7}
 8009732:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8009734:	4b05      	ldr	r3, [pc, #20]	; (800974c <HAL_PWREx_EnableVddUSB+0x1c>)
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	4a04      	ldr	r2, [pc, #16]	; (800974c <HAL_PWREx_EnableVddUSB+0x1c>)
 800973a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800973e:	6053      	str	r3, [r2, #4]
}
 8009740:	bf00      	nop
 8009742:	46bd      	mov	sp, r7
 8009744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009748:	4770      	bx	lr
 800974a:	bf00      	nop
 800974c:	40007000 	.word	0x40007000

08009750 <HAL_PWREx_EnterSTOP0Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
{
 8009750:	b480      	push	{r7}
 8009752:	b083      	sub	sp, #12
 8009754:	af00      	add	r7, sp, #0
 8009756:	4603      	mov	r3, r0
 8009758:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 800975a:	4b10      	ldr	r3, [pc, #64]	; (800979c <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4a0f      	ldr	r2, [pc, #60]	; (800979c <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 8009760:	f023 0307 	bic.w	r3, r3, #7
 8009764:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009766:	4b0e      	ldr	r3, [pc, #56]	; (80097a0 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8009768:	691b      	ldr	r3, [r3, #16]
 800976a:	4a0d      	ldr	r2, [pc, #52]	; (80097a0 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 800976c:	f043 0304 	orr.w	r3, r3, #4
 8009770:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8009772:	79fb      	ldrb	r3, [r7, #7]
 8009774:	2b01      	cmp	r3, #1
 8009776:	d101      	bne.n	800977c <HAL_PWREx_EnterSTOP0Mode+0x2c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8009778:	bf30      	wfi
 800977a:	e002      	b.n	8009782 <HAL_PWREx_EnterSTOP0Mode+0x32>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800977c:	bf40      	sev
    __WFE();
 800977e:	bf20      	wfe
    __WFE();
 8009780:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009782:	4b07      	ldr	r3, [pc, #28]	; (80097a0 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8009784:	691b      	ldr	r3, [r3, #16]
 8009786:	4a06      	ldr	r2, [pc, #24]	; (80097a0 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8009788:	f023 0304 	bic.w	r3, r3, #4
 800978c:	6113      	str	r3, [r2, #16]
}
 800978e:	bf00      	nop
 8009790:	370c      	adds	r7, #12
 8009792:	46bd      	mov	sp, r7
 8009794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009798:	4770      	bx	lr
 800979a:	bf00      	nop
 800979c:	40007000 	.word	0x40007000
 80097a0:	e000ed00 	.word	0xe000ed00

080097a4 <HAL_PWREx_EnterSTOP1Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	4603      	mov	r3, r0
 80097ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 80097ae:	4b11      	ldr	r3, [pc, #68]	; (80097f4 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f023 0307 	bic.w	r3, r3, #7
 80097b6:	4a0f      	ldr	r2, [pc, #60]	; (80097f4 <HAL_PWREx_EnterSTOP1Mode+0x50>)
 80097b8:	f043 0301 	orr.w	r3, r3, #1
 80097bc:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80097be:	4b0e      	ldr	r3, [pc, #56]	; (80097f8 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80097c0:	691b      	ldr	r3, [r3, #16]
 80097c2:	4a0d      	ldr	r2, [pc, #52]	; (80097f8 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80097c4:	f043 0304 	orr.w	r3, r3, #4
 80097c8:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80097ca:	79fb      	ldrb	r3, [r7, #7]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d101      	bne.n	80097d4 <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80097d0:	bf30      	wfi
 80097d2:	e002      	b.n	80097da <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80097d4:	bf40      	sev
    __WFE();
 80097d6:	bf20      	wfe
    __WFE();
 80097d8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80097da:	4b07      	ldr	r3, [pc, #28]	; (80097f8 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80097dc:	691b      	ldr	r3, [r3, #16]
 80097de:	4a06      	ldr	r2, [pc, #24]	; (80097f8 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 80097e0:	f023 0304 	bic.w	r3, r3, #4
 80097e4:	6113      	str	r3, [r2, #16]
}
 80097e6:	bf00      	nop
 80097e8:	370c      	adds	r7, #12
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr
 80097f2:	bf00      	nop
 80097f4:	40007000 	.word	0x40007000
 80097f8:	e000ed00 	.word	0xe000ed00

080097fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b08a      	sub	sp, #40	; 0x28
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d102      	bne.n	8009810 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800980a:	2301      	movs	r3, #1
 800980c:	f000 bc68 	b.w	800a0e0 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009810:	4b97      	ldr	r3, [pc, #604]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	f003 030c 	and.w	r3, r3, #12
 8009818:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800981a:	4b95      	ldr	r3, [pc, #596]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	f003 0303 	and.w	r3, r3, #3
 8009822:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f003 0310 	and.w	r3, r3, #16
 800982c:	2b00      	cmp	r3, #0
 800982e:	f000 80e6 	beq.w	80099fe <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009832:	6a3b      	ldr	r3, [r7, #32]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d007      	beq.n	8009848 <HAL_RCC_OscConfig+0x4c>
 8009838:	6a3b      	ldr	r3, [r7, #32]
 800983a:	2b0c      	cmp	r3, #12
 800983c:	f040 808d 	bne.w	800995a <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009840:	69fb      	ldr	r3, [r7, #28]
 8009842:	2b01      	cmp	r3, #1
 8009844:	f040 8089 	bne.w	800995a <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009848:	4b89      	ldr	r3, [pc, #548]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f003 0302 	and.w	r3, r3, #2
 8009850:	2b00      	cmp	r3, #0
 8009852:	d006      	beq.n	8009862 <HAL_RCC_OscConfig+0x66>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	69db      	ldr	r3, [r3, #28]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d102      	bne.n	8009862 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 800985c:	2301      	movs	r3, #1
 800985e:	f000 bc3f 	b.w	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009866:	4b82      	ldr	r3, [pc, #520]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f003 0308 	and.w	r3, r3, #8
 800986e:	2b00      	cmp	r3, #0
 8009870:	d004      	beq.n	800987c <HAL_RCC_OscConfig+0x80>
 8009872:	4b7f      	ldr	r3, [pc, #508]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800987a:	e005      	b.n	8009888 <HAL_RCC_OscConfig+0x8c>
 800987c:	4b7c      	ldr	r3, [pc, #496]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 800987e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009882:	091b      	lsrs	r3, r3, #4
 8009884:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009888:	4293      	cmp	r3, r2
 800988a:	d224      	bcs.n	80098d6 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009890:	4618      	mov	r0, r3
 8009892:	f000 fe47 	bl	800a524 <RCC_SetFlashLatencyFromMSIRange>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d002      	beq.n	80098a2 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800989c:	2301      	movs	r3, #1
 800989e:	f000 bc1f 	b.w	800a0e0 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80098a2:	4b73      	ldr	r3, [pc, #460]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a72      	ldr	r2, [pc, #456]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098a8:	f043 0308 	orr.w	r3, r3, #8
 80098ac:	6013      	str	r3, [r2, #0]
 80098ae:	4b70      	ldr	r3, [pc, #448]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ba:	496d      	ldr	r1, [pc, #436]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098bc:	4313      	orrs	r3, r2
 80098be:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80098c0:	4b6b      	ldr	r3, [pc, #428]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6a1b      	ldr	r3, [r3, #32]
 80098cc:	021b      	lsls	r3, r3, #8
 80098ce:	4968      	ldr	r1, [pc, #416]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098d0:	4313      	orrs	r3, r2
 80098d2:	604b      	str	r3, [r1, #4]
 80098d4:	e025      	b.n	8009922 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80098d6:	4b66      	ldr	r3, [pc, #408]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4a65      	ldr	r2, [pc, #404]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098dc:	f043 0308 	orr.w	r3, r3, #8
 80098e0:	6013      	str	r3, [r2, #0]
 80098e2:	4b63      	ldr	r3, [pc, #396]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ee:	4960      	ldr	r1, [pc, #384]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098f0:	4313      	orrs	r3, r2
 80098f2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80098f4:	4b5e      	ldr	r3, [pc, #376]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6a1b      	ldr	r3, [r3, #32]
 8009900:	021b      	lsls	r3, r3, #8
 8009902:	495b      	ldr	r1, [pc, #364]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009904:	4313      	orrs	r3, r2
 8009906:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009908:	6a3b      	ldr	r3, [r7, #32]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d109      	bne.n	8009922 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009912:	4618      	mov	r0, r3
 8009914:	f000 fe06 	bl	800a524 <RCC_SetFlashLatencyFromMSIRange>
 8009918:	4603      	mov	r3, r0
 800991a:	2b00      	cmp	r3, #0
 800991c:	d001      	beq.n	8009922 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800991e:	2301      	movs	r3, #1
 8009920:	e3de      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009922:	f000 fd21 	bl	800a368 <HAL_RCC_GetSysClockFreq>
 8009926:	4602      	mov	r2, r0
 8009928:	4b51      	ldr	r3, [pc, #324]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 800992a:	689b      	ldr	r3, [r3, #8]
 800992c:	091b      	lsrs	r3, r3, #4
 800992e:	f003 030f 	and.w	r3, r3, #15
 8009932:	4950      	ldr	r1, [pc, #320]	; (8009a74 <HAL_RCC_OscConfig+0x278>)
 8009934:	5ccb      	ldrb	r3, [r1, r3]
 8009936:	f003 031f 	and.w	r3, r3, #31
 800993a:	fa22 f303 	lsr.w	r3, r2, r3
 800993e:	4a4e      	ldr	r2, [pc, #312]	; (8009a78 <HAL_RCC_OscConfig+0x27c>)
 8009940:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009942:	4b4e      	ldr	r3, [pc, #312]	; (8009a7c <HAL_RCC_OscConfig+0x280>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4618      	mov	r0, r3
 8009948:	f7fb f96c 	bl	8004c24 <HAL_InitTick>
 800994c:	4603      	mov	r3, r0
 800994e:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8009950:	7dfb      	ldrb	r3, [r7, #23]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d052      	beq.n	80099fc <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8009956:	7dfb      	ldrb	r3, [r7, #23]
 8009958:	e3c2      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	69db      	ldr	r3, [r3, #28]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d032      	beq.n	80099c8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009962:	4b43      	ldr	r3, [pc, #268]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	4a42      	ldr	r2, [pc, #264]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009968:	f043 0301 	orr.w	r3, r3, #1
 800996c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800996e:	f7fb fb47 	bl	8005000 <HAL_GetTick>
 8009972:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009974:	e008      	b.n	8009988 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009976:	f7fb fb43 	bl	8005000 <HAL_GetTick>
 800997a:	4602      	mov	r2, r0
 800997c:	69bb      	ldr	r3, [r7, #24]
 800997e:	1ad3      	subs	r3, r2, r3
 8009980:	2b02      	cmp	r3, #2
 8009982:	d901      	bls.n	8009988 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8009984:	2303      	movs	r3, #3
 8009986:	e3ab      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009988:	4b39      	ldr	r3, [pc, #228]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f003 0302 	and.w	r3, r3, #2
 8009990:	2b00      	cmp	r3, #0
 8009992:	d0f0      	beq.n	8009976 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009994:	4b36      	ldr	r3, [pc, #216]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a35      	ldr	r2, [pc, #212]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 800999a:	f043 0308 	orr.w	r3, r3, #8
 800999e:	6013      	str	r3, [r2, #0]
 80099a0:	4b33      	ldr	r3, [pc, #204]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099ac:	4930      	ldr	r1, [pc, #192]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80099ae:	4313      	orrs	r3, r2
 80099b0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80099b2:	4b2f      	ldr	r3, [pc, #188]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6a1b      	ldr	r3, [r3, #32]
 80099be:	021b      	lsls	r3, r3, #8
 80099c0:	492b      	ldr	r1, [pc, #172]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80099c2:	4313      	orrs	r3, r2
 80099c4:	604b      	str	r3, [r1, #4]
 80099c6:	e01a      	b.n	80099fe <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80099c8:	4b29      	ldr	r3, [pc, #164]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a28      	ldr	r2, [pc, #160]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80099ce:	f023 0301 	bic.w	r3, r3, #1
 80099d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80099d4:	f7fb fb14 	bl	8005000 <HAL_GetTick>
 80099d8:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80099da:	e008      	b.n	80099ee <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80099dc:	f7fb fb10 	bl	8005000 <HAL_GetTick>
 80099e0:	4602      	mov	r2, r0
 80099e2:	69bb      	ldr	r3, [r7, #24]
 80099e4:	1ad3      	subs	r3, r2, r3
 80099e6:	2b02      	cmp	r3, #2
 80099e8:	d901      	bls.n	80099ee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80099ea:	2303      	movs	r3, #3
 80099ec:	e378      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80099ee:	4b20      	ldr	r3, [pc, #128]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f003 0302 	and.w	r3, r3, #2
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d1f0      	bne.n	80099dc <HAL_RCC_OscConfig+0x1e0>
 80099fa:	e000      	b.n	80099fe <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80099fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f003 0301 	and.w	r3, r3, #1
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d073      	beq.n	8009af2 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009a0a:	6a3b      	ldr	r3, [r7, #32]
 8009a0c:	2b08      	cmp	r3, #8
 8009a0e:	d005      	beq.n	8009a1c <HAL_RCC_OscConfig+0x220>
 8009a10:	6a3b      	ldr	r3, [r7, #32]
 8009a12:	2b0c      	cmp	r3, #12
 8009a14:	d10e      	bne.n	8009a34 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009a16:	69fb      	ldr	r3, [r7, #28]
 8009a18:	2b03      	cmp	r3, #3
 8009a1a:	d10b      	bne.n	8009a34 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a1c:	4b14      	ldr	r3, [pc, #80]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d063      	beq.n	8009af0 <HAL_RCC_OscConfig+0x2f4>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d15f      	bne.n	8009af0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8009a30:	2301      	movs	r3, #1
 8009a32:	e355      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a3c:	d106      	bne.n	8009a4c <HAL_RCC_OscConfig+0x250>
 8009a3e:	4b0c      	ldr	r3, [pc, #48]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4a0b      	ldr	r2, [pc, #44]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009a44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a48:	6013      	str	r3, [r2, #0]
 8009a4a:	e025      	b.n	8009a98 <HAL_RCC_OscConfig+0x29c>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	685b      	ldr	r3, [r3, #4]
 8009a50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009a54:	d114      	bne.n	8009a80 <HAL_RCC_OscConfig+0x284>
 8009a56:	4b06      	ldr	r3, [pc, #24]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4a05      	ldr	r2, [pc, #20]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009a5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	4b03      	ldr	r3, [pc, #12]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a02      	ldr	r2, [pc, #8]	; (8009a70 <HAL_RCC_OscConfig+0x274>)
 8009a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a6c:	6013      	str	r3, [r2, #0]
 8009a6e:	e013      	b.n	8009a98 <HAL_RCC_OscConfig+0x29c>
 8009a70:	40021000 	.word	0x40021000
 8009a74:	08016c48 	.word	0x08016c48
 8009a78:	20000208 	.word	0x20000208
 8009a7c:	2000020c 	.word	0x2000020c
 8009a80:	4b8f      	ldr	r3, [pc, #572]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a8e      	ldr	r2, [pc, #568]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009a86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a8a:	6013      	str	r3, [r2, #0]
 8009a8c:	4b8c      	ldr	r3, [pc, #560]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a8b      	ldr	r2, [pc, #556]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009a92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d013      	beq.n	8009ac8 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009aa0:	f7fb faae 	bl	8005000 <HAL_GetTick>
 8009aa4:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009aa6:	e008      	b.n	8009aba <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009aa8:	f7fb faaa 	bl	8005000 <HAL_GetTick>
 8009aac:	4602      	mov	r2, r0
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	1ad3      	subs	r3, r2, r3
 8009ab2:	2b64      	cmp	r3, #100	; 0x64
 8009ab4:	d901      	bls.n	8009aba <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8009ab6:	2303      	movs	r3, #3
 8009ab8:	e312      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009aba:	4b81      	ldr	r3, [pc, #516]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d0f0      	beq.n	8009aa8 <HAL_RCC_OscConfig+0x2ac>
 8009ac6:	e014      	b.n	8009af2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ac8:	f7fb fa9a 	bl	8005000 <HAL_GetTick>
 8009acc:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009ace:	e008      	b.n	8009ae2 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009ad0:	f7fb fa96 	bl	8005000 <HAL_GetTick>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	1ad3      	subs	r3, r2, r3
 8009ada:	2b64      	cmp	r3, #100	; 0x64
 8009adc:	d901      	bls.n	8009ae2 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8009ade:	2303      	movs	r3, #3
 8009ae0:	e2fe      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009ae2:	4b77      	ldr	r3, [pc, #476]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d1f0      	bne.n	8009ad0 <HAL_RCC_OscConfig+0x2d4>
 8009aee:	e000      	b.n	8009af2 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f003 0302 	and.w	r3, r3, #2
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d060      	beq.n	8009bc0 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009afe:	6a3b      	ldr	r3, [r7, #32]
 8009b00:	2b04      	cmp	r3, #4
 8009b02:	d005      	beq.n	8009b10 <HAL_RCC_OscConfig+0x314>
 8009b04:	6a3b      	ldr	r3, [r7, #32]
 8009b06:	2b0c      	cmp	r3, #12
 8009b08:	d119      	bne.n	8009b3e <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009b0a:	69fb      	ldr	r3, [r7, #28]
 8009b0c:	2b02      	cmp	r3, #2
 8009b0e:	d116      	bne.n	8009b3e <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b10:	4b6b      	ldr	r3, [pc, #428]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d005      	beq.n	8009b28 <HAL_RCC_OscConfig+0x32c>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	68db      	ldr	r3, [r3, #12]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d101      	bne.n	8009b28 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8009b24:	2301      	movs	r3, #1
 8009b26:	e2db      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b28:	4b65      	ldr	r3, [pc, #404]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009b2a:	685b      	ldr	r3, [r3, #4]
 8009b2c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	691b      	ldr	r3, [r3, #16]
 8009b34:	061b      	lsls	r3, r3, #24
 8009b36:	4962      	ldr	r1, [pc, #392]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b3c:	e040      	b.n	8009bc0 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	68db      	ldr	r3, [r3, #12]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d023      	beq.n	8009b8e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009b46:	4b5e      	ldr	r3, [pc, #376]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	4a5d      	ldr	r2, [pc, #372]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b52:	f7fb fa55 	bl	8005000 <HAL_GetTick>
 8009b56:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b58:	e008      	b.n	8009b6c <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b5a:	f7fb fa51 	bl	8005000 <HAL_GetTick>
 8009b5e:	4602      	mov	r2, r0
 8009b60:	69bb      	ldr	r3, [r7, #24]
 8009b62:	1ad3      	subs	r3, r2, r3
 8009b64:	2b02      	cmp	r3, #2
 8009b66:	d901      	bls.n	8009b6c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8009b68:	2303      	movs	r3, #3
 8009b6a:	e2b9      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b6c:	4b54      	ldr	r3, [pc, #336]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d0f0      	beq.n	8009b5a <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b78:	4b51      	ldr	r3, [pc, #324]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	691b      	ldr	r3, [r3, #16]
 8009b84:	061b      	lsls	r3, r3, #24
 8009b86:	494e      	ldr	r1, [pc, #312]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	604b      	str	r3, [r1, #4]
 8009b8c:	e018      	b.n	8009bc0 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b8e:	4b4c      	ldr	r3, [pc, #304]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a4b      	ldr	r2, [pc, #300]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009b94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b9a:	f7fb fa31 	bl	8005000 <HAL_GetTick>
 8009b9e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009ba0:	e008      	b.n	8009bb4 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ba2:	f7fb fa2d 	bl	8005000 <HAL_GetTick>
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	1ad3      	subs	r3, r2, r3
 8009bac:	2b02      	cmp	r3, #2
 8009bae:	d901      	bls.n	8009bb4 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8009bb0:	2303      	movs	r3, #3
 8009bb2:	e295      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009bb4:	4b42      	ldr	r3, [pc, #264]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d1f0      	bne.n	8009ba2 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f003 0308 	and.w	r3, r3, #8
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	f000 8082 	beq.w	8009cd2 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	695b      	ldr	r3, [r3, #20]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d05f      	beq.n	8009c96 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8009bd6:	4b3a      	ldr	r3, [pc, #232]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009bd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009bdc:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	699a      	ldr	r2, [r3, #24]
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	f003 0310 	and.w	r3, r3, #16
 8009be8:	429a      	cmp	r2, r3
 8009bea:	d037      	beq.n	8009c5c <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	f003 0302 	and.w	r3, r3, #2
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d006      	beq.n	8009c04 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d101      	bne.n	8009c04 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8009c00:	2301      	movs	r3, #1
 8009c02:	e26d      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	f003 0301 	and.w	r3, r3, #1
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d01b      	beq.n	8009c46 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8009c0e:	4b2c      	ldr	r3, [pc, #176]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009c10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c14:	4a2a      	ldr	r2, [pc, #168]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009c16:	f023 0301 	bic.w	r3, r3, #1
 8009c1a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009c1e:	f7fb f9ef 	bl	8005000 <HAL_GetTick>
 8009c22:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c24:	e008      	b.n	8009c38 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c26:	f7fb f9eb 	bl	8005000 <HAL_GetTick>
 8009c2a:	4602      	mov	r2, r0
 8009c2c:	69bb      	ldr	r3, [r7, #24]
 8009c2e:	1ad3      	subs	r3, r2, r3
 8009c30:	2b11      	cmp	r3, #17
 8009c32:	d901      	bls.n	8009c38 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8009c34:	2303      	movs	r3, #3
 8009c36:	e253      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c38:	4b21      	ldr	r3, [pc, #132]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009c3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c3e:	f003 0302 	and.w	r3, r3, #2
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d1ef      	bne.n	8009c26 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8009c46:	4b1e      	ldr	r3, [pc, #120]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c4c:	f023 0210 	bic.w	r2, r3, #16
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	699b      	ldr	r3, [r3, #24]
 8009c54:	491a      	ldr	r1, [pc, #104]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009c56:	4313      	orrs	r3, r2
 8009c58:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009c5c:	4b18      	ldr	r3, [pc, #96]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c62:	4a17      	ldr	r2, [pc, #92]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009c64:	f043 0301 	orr.w	r3, r3, #1
 8009c68:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c6c:	f7fb f9c8 	bl	8005000 <HAL_GetTick>
 8009c70:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009c72:	e008      	b.n	8009c86 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c74:	f7fb f9c4 	bl	8005000 <HAL_GetTick>
 8009c78:	4602      	mov	r2, r0
 8009c7a:	69bb      	ldr	r3, [r7, #24]
 8009c7c:	1ad3      	subs	r3, r2, r3
 8009c7e:	2b11      	cmp	r3, #17
 8009c80:	d901      	bls.n	8009c86 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8009c82:	2303      	movs	r3, #3
 8009c84:	e22c      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009c86:	4b0e      	ldr	r3, [pc, #56]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009c88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c8c:	f003 0302 	and.w	r3, r3, #2
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d0ef      	beq.n	8009c74 <HAL_RCC_OscConfig+0x478>
 8009c94:	e01d      	b.n	8009cd2 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009c96:	4b0a      	ldr	r3, [pc, #40]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009c98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c9c:	4a08      	ldr	r2, [pc, #32]	; (8009cc0 <HAL_RCC_OscConfig+0x4c4>)
 8009c9e:	f023 0301 	bic.w	r3, r3, #1
 8009ca2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ca6:	f7fb f9ab 	bl	8005000 <HAL_GetTick>
 8009caa:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009cac:	e00a      	b.n	8009cc4 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009cae:	f7fb f9a7 	bl	8005000 <HAL_GetTick>
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	69bb      	ldr	r3, [r7, #24]
 8009cb6:	1ad3      	subs	r3, r2, r3
 8009cb8:	2b11      	cmp	r3, #17
 8009cba:	d903      	bls.n	8009cc4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8009cbc:	2303      	movs	r3, #3
 8009cbe:	e20f      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
 8009cc0:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009cc4:	4b83      	ldr	r3, [pc, #524]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009cc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009cca:	f003 0302 	and.w	r3, r3, #2
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d1ed      	bne.n	8009cae <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f003 0304 	and.w	r3, r3, #4
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	f000 80bd 	beq.w	8009e5a <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009ce6:	4b7b      	ldr	r3, [pc, #492]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009ce8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d10e      	bne.n	8009d10 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009cf2:	4b78      	ldr	r3, [pc, #480]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cf6:	4a77      	ldr	r2, [pc, #476]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009cf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009cfc:	6593      	str	r3, [r2, #88]	; 0x58
 8009cfe:	4b75      	ldr	r3, [pc, #468]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d06:	60fb      	str	r3, [r7, #12]
 8009d08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d10:	4b71      	ldr	r3, [pc, #452]	; (8009ed8 <HAL_RCC_OscConfig+0x6dc>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d118      	bne.n	8009d4e <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d1c:	4b6e      	ldr	r3, [pc, #440]	; (8009ed8 <HAL_RCC_OscConfig+0x6dc>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a6d      	ldr	r2, [pc, #436]	; (8009ed8 <HAL_RCC_OscConfig+0x6dc>)
 8009d22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d28:	f7fb f96a 	bl	8005000 <HAL_GetTick>
 8009d2c:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d2e:	e008      	b.n	8009d42 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d30:	f7fb f966 	bl	8005000 <HAL_GetTick>
 8009d34:	4602      	mov	r2, r0
 8009d36:	69bb      	ldr	r3, [r7, #24]
 8009d38:	1ad3      	subs	r3, r2, r3
 8009d3a:	2b02      	cmp	r3, #2
 8009d3c:	d901      	bls.n	8009d42 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8009d3e:	2303      	movs	r3, #3
 8009d40:	e1ce      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009d42:	4b65      	ldr	r3, [pc, #404]	; (8009ed8 <HAL_RCC_OscConfig+0x6dc>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d0f0      	beq.n	8009d30 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	689b      	ldr	r3, [r3, #8]
 8009d52:	f003 0301 	and.w	r3, r3, #1
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d02c      	beq.n	8009db4 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8009d5a:	4b5e      	ldr	r3, [pc, #376]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d60:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	689b      	ldr	r3, [r3, #8]
 8009d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d6c:	4959      	ldr	r1, [pc, #356]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009d6e:	4313      	orrs	r3, r2
 8009d70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	689b      	ldr	r3, [r3, #8]
 8009d78:	f003 0304 	and.w	r3, r3, #4
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d010      	beq.n	8009da2 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009d80:	4b54      	ldr	r3, [pc, #336]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d86:	4a53      	ldr	r2, [pc, #332]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009d88:	f043 0304 	orr.w	r3, r3, #4
 8009d8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009d90:	4b50      	ldr	r3, [pc, #320]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d96:	4a4f      	ldr	r2, [pc, #316]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009d98:	f043 0301 	orr.w	r3, r3, #1
 8009d9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009da0:	e018      	b.n	8009dd4 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009da2:	4b4c      	ldr	r3, [pc, #304]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009da8:	4a4a      	ldr	r2, [pc, #296]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009daa:	f043 0301 	orr.w	r3, r3, #1
 8009dae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009db2:	e00f      	b.n	8009dd4 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009db4:	4b47      	ldr	r3, [pc, #284]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009dba:	4a46      	ldr	r2, [pc, #280]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009dbc:	f023 0301 	bic.w	r3, r3, #1
 8009dc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009dc4:	4b43      	ldr	r3, [pc, #268]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009dca:	4a42      	ldr	r2, [pc, #264]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009dcc:	f023 0304 	bic.w	r3, r3, #4
 8009dd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	689b      	ldr	r3, [r3, #8]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d016      	beq.n	8009e0a <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ddc:	f7fb f910 	bl	8005000 <HAL_GetTick>
 8009de0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009de2:	e00a      	b.n	8009dfa <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009de4:	f7fb f90c 	bl	8005000 <HAL_GetTick>
 8009de8:	4602      	mov	r2, r0
 8009dea:	69bb      	ldr	r3, [r7, #24]
 8009dec:	1ad3      	subs	r3, r2, r3
 8009dee:	f241 3288 	movw	r2, #5000	; 0x1388
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d901      	bls.n	8009dfa <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8009df6:	2303      	movs	r3, #3
 8009df8:	e172      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009dfa:	4b36      	ldr	r3, [pc, #216]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e00:	f003 0302 	and.w	r3, r3, #2
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d0ed      	beq.n	8009de4 <HAL_RCC_OscConfig+0x5e8>
 8009e08:	e01d      	b.n	8009e46 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e0a:	f7fb f8f9 	bl	8005000 <HAL_GetTick>
 8009e0e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009e10:	e00a      	b.n	8009e28 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e12:	f7fb f8f5 	bl	8005000 <HAL_GetTick>
 8009e16:	4602      	mov	r2, r0
 8009e18:	69bb      	ldr	r3, [r7, #24]
 8009e1a:	1ad3      	subs	r3, r2, r3
 8009e1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d901      	bls.n	8009e28 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8009e24:	2303      	movs	r3, #3
 8009e26:	e15b      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009e28:	4b2a      	ldr	r3, [pc, #168]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e2e:	f003 0302 	and.w	r3, r3, #2
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d1ed      	bne.n	8009e12 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8009e36:	4b27      	ldr	r3, [pc, #156]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e3c:	4a25      	ldr	r2, [pc, #148]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009e3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009e46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d105      	bne.n	8009e5a <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e4e:	4b21      	ldr	r3, [pc, #132]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e52:	4a20      	ldr	r2, [pc, #128]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009e54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e58:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f003 0320 	and.w	r3, r3, #32
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d041      	beq.n	8009eea <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d01c      	beq.n	8009ea8 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009e6e:	4b19      	ldr	r3, [pc, #100]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009e70:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009e74:	4a17      	ldr	r2, [pc, #92]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009e76:	f043 0301 	orr.w	r3, r3, #1
 8009e7a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e7e:	f7fb f8bf 	bl	8005000 <HAL_GetTick>
 8009e82:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009e84:	e008      	b.n	8009e98 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e86:	f7fb f8bb 	bl	8005000 <HAL_GetTick>
 8009e8a:	4602      	mov	r2, r0
 8009e8c:	69bb      	ldr	r3, [r7, #24]
 8009e8e:	1ad3      	subs	r3, r2, r3
 8009e90:	2b02      	cmp	r3, #2
 8009e92:	d901      	bls.n	8009e98 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8009e94:	2303      	movs	r3, #3
 8009e96:	e123      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009e98:	4b0e      	ldr	r3, [pc, #56]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009e9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009e9e:	f003 0302 	and.w	r3, r3, #2
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d0ef      	beq.n	8009e86 <HAL_RCC_OscConfig+0x68a>
 8009ea6:	e020      	b.n	8009eea <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009ea8:	4b0a      	ldr	r3, [pc, #40]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009eaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009eae:	4a09      	ldr	r2, [pc, #36]	; (8009ed4 <HAL_RCC_OscConfig+0x6d8>)
 8009eb0:	f023 0301 	bic.w	r3, r3, #1
 8009eb4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009eb8:	f7fb f8a2 	bl	8005000 <HAL_GetTick>
 8009ebc:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009ebe:	e00d      	b.n	8009edc <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009ec0:	f7fb f89e 	bl	8005000 <HAL_GetTick>
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	69bb      	ldr	r3, [r7, #24]
 8009ec8:	1ad3      	subs	r3, r2, r3
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	d906      	bls.n	8009edc <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 8009ece:	2303      	movs	r3, #3
 8009ed0:	e106      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
 8009ed2:	bf00      	nop
 8009ed4:	40021000 	.word	0x40021000
 8009ed8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009edc:	4b82      	ldr	r3, [pc, #520]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 8009ede:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009ee2:	f003 0302 	and.w	r3, r3, #2
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d1ea      	bne.n	8009ec0 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	f000 80f5 	beq.w	800a0de <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef8:	2b02      	cmp	r3, #2
 8009efa:	f040 80cb 	bne.w	800a094 <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009efe:	4b7a      	ldr	r3, [pc, #488]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f04:	69fb      	ldr	r3, [r7, #28]
 8009f06:	f003 0203 	and.w	r2, r3, #3
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d12c      	bne.n	8009f6c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009f12:	69fb      	ldr	r3, [r7, #28]
 8009f14:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f1c:	3b01      	subs	r3, #1
 8009f1e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d123      	bne.n	8009f6c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f24:	69fb      	ldr	r3, [r7, #28]
 8009f26:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f2e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009f30:	429a      	cmp	r2, r3
 8009f32:	d11b      	bne.n	8009f6c <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009f34:	69fb      	ldr	r3, [r7, #28]
 8009f36:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f3e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d113      	bne.n	8009f6c <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f4e:	085b      	lsrs	r3, r3, #1
 8009f50:	3b01      	subs	r3, #1
 8009f52:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009f54:	429a      	cmp	r2, r3
 8009f56:	d109      	bne.n	8009f6c <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009f58:	69fb      	ldr	r3, [r7, #28]
 8009f5a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f62:	085b      	lsrs	r3, r3, #1
 8009f64:	3b01      	subs	r3, #1
 8009f66:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d06d      	beq.n	800a048 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009f6c:	6a3b      	ldr	r3, [r7, #32]
 8009f6e:	2b0c      	cmp	r3, #12
 8009f70:	d068      	beq.n	800a044 <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009f72:	4b5d      	ldr	r3, [pc, #372]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d105      	bne.n	8009f8a <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8009f7e:	4b5a      	ldr	r3, [pc, #360]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d001      	beq.n	8009f8e <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	e0a8      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009f8e:	4b56      	ldr	r3, [pc, #344]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	4a55      	ldr	r2, [pc, #340]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 8009f94:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009f98:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009f9a:	f7fb f831 	bl	8005000 <HAL_GetTick>
 8009f9e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009fa0:	e008      	b.n	8009fb4 <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fa2:	f7fb f82d 	bl	8005000 <HAL_GetTick>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	69bb      	ldr	r3, [r7, #24]
 8009faa:	1ad3      	subs	r3, r2, r3
 8009fac:	2b02      	cmp	r3, #2
 8009fae:	d901      	bls.n	8009fb4 <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 8009fb0:	2303      	movs	r3, #3
 8009fb2:	e095      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009fb4:	4b4c      	ldr	r3, [pc, #304]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d1f0      	bne.n	8009fa2 <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009fc0:	4b49      	ldr	r3, [pc, #292]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 8009fc2:	68da      	ldr	r2, [r3, #12]
 8009fc4:	4b49      	ldr	r3, [pc, #292]	; (800a0ec <HAL_RCC_OscConfig+0x8f0>)
 8009fc6:	4013      	ands	r3, r2
 8009fc8:	687a      	ldr	r2, [r7, #4]
 8009fca:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8009fcc:	687a      	ldr	r2, [r7, #4]
 8009fce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009fd0:	3a01      	subs	r2, #1
 8009fd2:	0112      	lsls	r2, r2, #4
 8009fd4:	4311      	orrs	r1, r2
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009fda:	0212      	lsls	r2, r2, #8
 8009fdc:	4311      	orrs	r1, r2
 8009fde:	687a      	ldr	r2, [r7, #4]
 8009fe0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009fe2:	0852      	lsrs	r2, r2, #1
 8009fe4:	3a01      	subs	r2, #1
 8009fe6:	0552      	lsls	r2, r2, #21
 8009fe8:	4311      	orrs	r1, r2
 8009fea:	687a      	ldr	r2, [r7, #4]
 8009fec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009fee:	0852      	lsrs	r2, r2, #1
 8009ff0:	3a01      	subs	r2, #1
 8009ff2:	0652      	lsls	r2, r2, #25
 8009ff4:	4311      	orrs	r1, r2
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009ffa:	06d2      	lsls	r2, r2, #27
 8009ffc:	430a      	orrs	r2, r1
 8009ffe:	493a      	ldr	r1, [pc, #232]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a000:	4313      	orrs	r3, r2
 800a002:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a004:	4b38      	ldr	r3, [pc, #224]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	4a37      	ldr	r2, [pc, #220]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a00a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a00e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a010:	4b35      	ldr	r3, [pc, #212]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a012:	68db      	ldr	r3, [r3, #12]
 800a014:	4a34      	ldr	r2, [pc, #208]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a016:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a01a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a01c:	f7fa fff0 	bl	8005000 <HAL_GetTick>
 800a020:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a022:	e008      	b.n	800a036 <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a024:	f7fa ffec 	bl	8005000 <HAL_GetTick>
 800a028:	4602      	mov	r2, r0
 800a02a:	69bb      	ldr	r3, [r7, #24]
 800a02c:	1ad3      	subs	r3, r2, r3
 800a02e:	2b02      	cmp	r3, #2
 800a030:	d901      	bls.n	800a036 <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 800a032:	2303      	movs	r3, #3
 800a034:	e054      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a036:	4b2c      	ldr	r3, [pc, #176]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d0f0      	beq.n	800a024 <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a042:	e04c      	b.n	800a0de <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a044:	2301      	movs	r3, #1
 800a046:	e04b      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a048:	4b27      	ldr	r3, [pc, #156]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a050:	2b00      	cmp	r3, #0
 800a052:	d144      	bne.n	800a0de <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a054:	4b24      	ldr	r3, [pc, #144]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a23      	ldr	r2, [pc, #140]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a05a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a05e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a060:	4b21      	ldr	r3, [pc, #132]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	4a20      	ldr	r2, [pc, #128]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a066:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a06a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a06c:	f7fa ffc8 	bl	8005000 <HAL_GetTick>
 800a070:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a072:	e008      	b.n	800a086 <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a074:	f7fa ffc4 	bl	8005000 <HAL_GetTick>
 800a078:	4602      	mov	r2, r0
 800a07a:	69bb      	ldr	r3, [r7, #24]
 800a07c:	1ad3      	subs	r3, r2, r3
 800a07e:	2b02      	cmp	r3, #2
 800a080:	d901      	bls.n	800a086 <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 800a082:	2303      	movs	r3, #3
 800a084:	e02c      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a086:	4b18      	ldr	r3, [pc, #96]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d0f0      	beq.n	800a074 <HAL_RCC_OscConfig+0x878>
 800a092:	e024      	b.n	800a0de <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a094:	6a3b      	ldr	r3, [r7, #32]
 800a096:	2b0c      	cmp	r3, #12
 800a098:	d01f      	beq.n	800a0da <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a09a:	4b13      	ldr	r3, [pc, #76]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	4a12      	ldr	r2, [pc, #72]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a0a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a0a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0a6:	f7fa ffab 	bl	8005000 <HAL_GetTick>
 800a0aa:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a0ac:	e008      	b.n	800a0c0 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a0ae:	f7fa ffa7 	bl	8005000 <HAL_GetTick>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	69bb      	ldr	r3, [r7, #24]
 800a0b6:	1ad3      	subs	r3, r2, r3
 800a0b8:	2b02      	cmp	r3, #2
 800a0ba:	d901      	bls.n	800a0c0 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 800a0bc:	2303      	movs	r3, #3
 800a0be:	e00f      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a0c0:	4b09      	ldr	r3, [pc, #36]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d1f0      	bne.n	800a0ae <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a0cc:	4b06      	ldr	r3, [pc, #24]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a0ce:	68da      	ldr	r2, [r3, #12]
 800a0d0:	4905      	ldr	r1, [pc, #20]	; (800a0e8 <HAL_RCC_OscConfig+0x8ec>)
 800a0d2:	4b07      	ldr	r3, [pc, #28]	; (800a0f0 <HAL_RCC_OscConfig+0x8f4>)
 800a0d4:	4013      	ands	r3, r2
 800a0d6:	60cb      	str	r3, [r1, #12]
 800a0d8:	e001      	b.n	800a0de <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a0da:	2301      	movs	r3, #1
 800a0dc:	e000      	b.n	800a0e0 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 800a0de:	2300      	movs	r3, #0
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3728      	adds	r7, #40	; 0x28
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}
 800a0e8:	40021000 	.word	0x40021000
 800a0ec:	019d800c 	.word	0x019d800c
 800a0f0:	feeefffc 	.word	0xfeeefffc

0800a0f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b086      	sub	sp, #24
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
 800a0fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a0fe:	2300      	movs	r3, #0
 800a100:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d101      	bne.n	800a10c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a108:	2301      	movs	r3, #1
 800a10a:	e11d      	b.n	800a348 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a10c:	4b90      	ldr	r3, [pc, #576]	; (800a350 <HAL_RCC_ClockConfig+0x25c>)
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f003 030f 	and.w	r3, r3, #15
 800a114:	683a      	ldr	r2, [r7, #0]
 800a116:	429a      	cmp	r2, r3
 800a118:	d910      	bls.n	800a13c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a11a:	4b8d      	ldr	r3, [pc, #564]	; (800a350 <HAL_RCC_ClockConfig+0x25c>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	f023 020f 	bic.w	r2, r3, #15
 800a122:	498b      	ldr	r1, [pc, #556]	; (800a350 <HAL_RCC_ClockConfig+0x25c>)
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	4313      	orrs	r3, r2
 800a128:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a12a:	4b89      	ldr	r3, [pc, #548]	; (800a350 <HAL_RCC_ClockConfig+0x25c>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f003 030f 	and.w	r3, r3, #15
 800a132:	683a      	ldr	r2, [r7, #0]
 800a134:	429a      	cmp	r2, r3
 800a136:	d001      	beq.n	800a13c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	e105      	b.n	800a348 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f003 0302 	and.w	r3, r3, #2
 800a144:	2b00      	cmp	r3, #0
 800a146:	d010      	beq.n	800a16a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	689a      	ldr	r2, [r3, #8]
 800a14c:	4b81      	ldr	r3, [pc, #516]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a14e:	689b      	ldr	r3, [r3, #8]
 800a150:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a154:	429a      	cmp	r2, r3
 800a156:	d908      	bls.n	800a16a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a158:	4b7e      	ldr	r3, [pc, #504]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	689b      	ldr	r3, [r3, #8]
 800a164:	497b      	ldr	r1, [pc, #492]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a166:	4313      	orrs	r3, r2
 800a168:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	f003 0301 	and.w	r3, r3, #1
 800a172:	2b00      	cmp	r3, #0
 800a174:	d079      	beq.n	800a26a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	685b      	ldr	r3, [r3, #4]
 800a17a:	2b03      	cmp	r3, #3
 800a17c:	d11e      	bne.n	800a1bc <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a17e:	4b75      	ldr	r3, [pc, #468]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a186:	2b00      	cmp	r3, #0
 800a188:	d101      	bne.n	800a18e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800a18a:	2301      	movs	r3, #1
 800a18c:	e0dc      	b.n	800a348 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800a18e:	f000 fa23 	bl	800a5d8 <RCC_GetSysClockFreqFromPLLSource>
 800a192:	4603      	mov	r3, r0
 800a194:	4a70      	ldr	r2, [pc, #448]	; (800a358 <HAL_RCC_ClockConfig+0x264>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d946      	bls.n	800a228 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800a19a:	4b6e      	ldr	r3, [pc, #440]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a19c:	689b      	ldr	r3, [r3, #8]
 800a19e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d140      	bne.n	800a228 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a1a6:	4b6b      	ldr	r3, [pc, #428]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a1a8:	689b      	ldr	r3, [r3, #8]
 800a1aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a1ae:	4a69      	ldr	r2, [pc, #420]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a1b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1b4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a1b6:	2380      	movs	r3, #128	; 0x80
 800a1b8:	617b      	str	r3, [r7, #20]
 800a1ba:	e035      	b.n	800a228 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	2b02      	cmp	r3, #2
 800a1c2:	d107      	bne.n	800a1d4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a1c4:	4b63      	ldr	r3, [pc, #396]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d115      	bne.n	800a1fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	e0b9      	b.n	800a348 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	685b      	ldr	r3, [r3, #4]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d107      	bne.n	800a1ec <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a1dc:	4b5d      	ldr	r3, [pc, #372]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f003 0302 	and.w	r3, r3, #2
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d109      	bne.n	800a1fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	e0ad      	b.n	800a348 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a1ec:	4b59      	ldr	r3, [pc, #356]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d101      	bne.n	800a1fc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	e0a5      	b.n	800a348 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800a1fc:	f000 f8b4 	bl	800a368 <HAL_RCC_GetSysClockFreq>
 800a200:	4603      	mov	r3, r0
 800a202:	4a55      	ldr	r2, [pc, #340]	; (800a358 <HAL_RCC_ClockConfig+0x264>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d90f      	bls.n	800a228 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800a208:	4b52      	ldr	r3, [pc, #328]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a20a:	689b      	ldr	r3, [r3, #8]
 800a20c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a210:	2b00      	cmp	r3, #0
 800a212:	d109      	bne.n	800a228 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a214:	4b4f      	ldr	r3, [pc, #316]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a216:	689b      	ldr	r3, [r3, #8]
 800a218:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a21c:	4a4d      	ldr	r2, [pc, #308]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a21e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a222:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a224:	2380      	movs	r3, #128	; 0x80
 800a226:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a228:	4b4a      	ldr	r3, [pc, #296]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	f023 0203 	bic.w	r2, r3, #3
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	4947      	ldr	r1, [pc, #284]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a236:	4313      	orrs	r3, r2
 800a238:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a23a:	f7fa fee1 	bl	8005000 <HAL_GetTick>
 800a23e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a240:	e00a      	b.n	800a258 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a242:	f7fa fedd 	bl	8005000 <HAL_GetTick>
 800a246:	4602      	mov	r2, r0
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	1ad3      	subs	r3, r2, r3
 800a24c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a250:	4293      	cmp	r3, r2
 800a252:	d901      	bls.n	800a258 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800a254:	2303      	movs	r3, #3
 800a256:	e077      	b.n	800a348 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a258:	4b3e      	ldr	r3, [pc, #248]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	f003 020c 	and.w	r2, r3, #12
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	009b      	lsls	r3, r3, #2
 800a266:	429a      	cmp	r2, r3
 800a268:	d1eb      	bne.n	800a242 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	2b80      	cmp	r3, #128	; 0x80
 800a26e:	d105      	bne.n	800a27c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a270:	4b38      	ldr	r3, [pc, #224]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a272:	689b      	ldr	r3, [r3, #8]
 800a274:	4a37      	ldr	r2, [pc, #220]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a276:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a27a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f003 0302 	and.w	r3, r3, #2
 800a284:	2b00      	cmp	r3, #0
 800a286:	d010      	beq.n	800a2aa <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	689a      	ldr	r2, [r3, #8]
 800a28c:	4b31      	ldr	r3, [pc, #196]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a294:	429a      	cmp	r2, r3
 800a296:	d208      	bcs.n	800a2aa <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a298:	4b2e      	ldr	r3, [pc, #184]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	492b      	ldr	r1, [pc, #172]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a2aa:	4b29      	ldr	r3, [pc, #164]	; (800a350 <HAL_RCC_ClockConfig+0x25c>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f003 030f 	and.w	r3, r3, #15
 800a2b2:	683a      	ldr	r2, [r7, #0]
 800a2b4:	429a      	cmp	r2, r3
 800a2b6:	d210      	bcs.n	800a2da <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a2b8:	4b25      	ldr	r3, [pc, #148]	; (800a350 <HAL_RCC_ClockConfig+0x25c>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f023 020f 	bic.w	r2, r3, #15
 800a2c0:	4923      	ldr	r1, [pc, #140]	; (800a350 <HAL_RCC_ClockConfig+0x25c>)
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	4313      	orrs	r3, r2
 800a2c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a2c8:	4b21      	ldr	r3, [pc, #132]	; (800a350 <HAL_RCC_ClockConfig+0x25c>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	f003 030f 	and.w	r3, r3, #15
 800a2d0:	683a      	ldr	r2, [r7, #0]
 800a2d2:	429a      	cmp	r2, r3
 800a2d4:	d001      	beq.n	800a2da <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	e036      	b.n	800a348 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f003 0304 	and.w	r3, r3, #4
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d008      	beq.n	800a2f8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a2e6:	4b1b      	ldr	r3, [pc, #108]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a2e8:	689b      	ldr	r3, [r3, #8]
 800a2ea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	68db      	ldr	r3, [r3, #12]
 800a2f2:	4918      	ldr	r1, [pc, #96]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f003 0308 	and.w	r3, r3, #8
 800a300:	2b00      	cmp	r3, #0
 800a302:	d009      	beq.n	800a318 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a304:	4b13      	ldr	r3, [pc, #76]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a306:	689b      	ldr	r3, [r3, #8]
 800a308:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	691b      	ldr	r3, [r3, #16]
 800a310:	00db      	lsls	r3, r3, #3
 800a312:	4910      	ldr	r1, [pc, #64]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a314:	4313      	orrs	r3, r2
 800a316:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a318:	f000 f826 	bl	800a368 <HAL_RCC_GetSysClockFreq>
 800a31c:	4602      	mov	r2, r0
 800a31e:	4b0d      	ldr	r3, [pc, #52]	; (800a354 <HAL_RCC_ClockConfig+0x260>)
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	091b      	lsrs	r3, r3, #4
 800a324:	f003 030f 	and.w	r3, r3, #15
 800a328:	490c      	ldr	r1, [pc, #48]	; (800a35c <HAL_RCC_ClockConfig+0x268>)
 800a32a:	5ccb      	ldrb	r3, [r1, r3]
 800a32c:	f003 031f 	and.w	r3, r3, #31
 800a330:	fa22 f303 	lsr.w	r3, r2, r3
 800a334:	4a0a      	ldr	r2, [pc, #40]	; (800a360 <HAL_RCC_ClockConfig+0x26c>)
 800a336:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a338:	4b0a      	ldr	r3, [pc, #40]	; (800a364 <HAL_RCC_ClockConfig+0x270>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4618      	mov	r0, r3
 800a33e:	f7fa fc71 	bl	8004c24 <HAL_InitTick>
 800a342:	4603      	mov	r3, r0
 800a344:	73fb      	strb	r3, [r7, #15]

  return status;
 800a346:	7bfb      	ldrb	r3, [r7, #15]
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3718      	adds	r7, #24
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}
 800a350:	40022000 	.word	0x40022000
 800a354:	40021000 	.word	0x40021000
 800a358:	04c4b400 	.word	0x04c4b400
 800a35c:	08016c48 	.word	0x08016c48
 800a360:	20000208 	.word	0x20000208
 800a364:	2000020c 	.word	0x2000020c

0800a368 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a368:	b480      	push	{r7}
 800a36a:	b089      	sub	sp, #36	; 0x24
 800a36c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a36e:	2300      	movs	r3, #0
 800a370:	61fb      	str	r3, [r7, #28]
 800a372:	2300      	movs	r3, #0
 800a374:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a376:	4b3e      	ldr	r3, [pc, #248]	; (800a470 <HAL_RCC_GetSysClockFreq+0x108>)
 800a378:	689b      	ldr	r3, [r3, #8]
 800a37a:	f003 030c 	and.w	r3, r3, #12
 800a37e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a380:	4b3b      	ldr	r3, [pc, #236]	; (800a470 <HAL_RCC_GetSysClockFreq+0x108>)
 800a382:	68db      	ldr	r3, [r3, #12]
 800a384:	f003 0303 	and.w	r3, r3, #3
 800a388:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d005      	beq.n	800a39c <HAL_RCC_GetSysClockFreq+0x34>
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	2b0c      	cmp	r3, #12
 800a394:	d121      	bne.n	800a3da <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	2b01      	cmp	r3, #1
 800a39a:	d11e      	bne.n	800a3da <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a39c:	4b34      	ldr	r3, [pc, #208]	; (800a470 <HAL_RCC_GetSysClockFreq+0x108>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	f003 0308 	and.w	r3, r3, #8
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d107      	bne.n	800a3b8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a3a8:	4b31      	ldr	r3, [pc, #196]	; (800a470 <HAL_RCC_GetSysClockFreq+0x108>)
 800a3aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a3ae:	0a1b      	lsrs	r3, r3, #8
 800a3b0:	f003 030f 	and.w	r3, r3, #15
 800a3b4:	61fb      	str	r3, [r7, #28]
 800a3b6:	e005      	b.n	800a3c4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a3b8:	4b2d      	ldr	r3, [pc, #180]	; (800a470 <HAL_RCC_GetSysClockFreq+0x108>)
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	091b      	lsrs	r3, r3, #4
 800a3be:	f003 030f 	and.w	r3, r3, #15
 800a3c2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a3c4:	4a2b      	ldr	r2, [pc, #172]	; (800a474 <HAL_RCC_GetSysClockFreq+0x10c>)
 800a3c6:	69fb      	ldr	r3, [r7, #28]
 800a3c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3cc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d10d      	bne.n	800a3f0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a3d4:	69fb      	ldr	r3, [r7, #28]
 800a3d6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a3d8:	e00a      	b.n	800a3f0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	2b04      	cmp	r3, #4
 800a3de:	d102      	bne.n	800a3e6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a3e0:	4b25      	ldr	r3, [pc, #148]	; (800a478 <HAL_RCC_GetSysClockFreq+0x110>)
 800a3e2:	61bb      	str	r3, [r7, #24]
 800a3e4:	e004      	b.n	800a3f0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	2b08      	cmp	r3, #8
 800a3ea:	d101      	bne.n	800a3f0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a3ec:	4b22      	ldr	r3, [pc, #136]	; (800a478 <HAL_RCC_GetSysClockFreq+0x110>)
 800a3ee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	2b0c      	cmp	r3, #12
 800a3f4:	d134      	bne.n	800a460 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a3f6:	4b1e      	ldr	r3, [pc, #120]	; (800a470 <HAL_RCC_GetSysClockFreq+0x108>)
 800a3f8:	68db      	ldr	r3, [r3, #12]
 800a3fa:	f003 0303 	and.w	r3, r3, #3
 800a3fe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a400:	68bb      	ldr	r3, [r7, #8]
 800a402:	2b02      	cmp	r3, #2
 800a404:	d003      	beq.n	800a40e <HAL_RCC_GetSysClockFreq+0xa6>
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	2b03      	cmp	r3, #3
 800a40a:	d003      	beq.n	800a414 <HAL_RCC_GetSysClockFreq+0xac>
 800a40c:	e005      	b.n	800a41a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a40e:	4b1a      	ldr	r3, [pc, #104]	; (800a478 <HAL_RCC_GetSysClockFreq+0x110>)
 800a410:	617b      	str	r3, [r7, #20]
      break;
 800a412:	e005      	b.n	800a420 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a414:	4b18      	ldr	r3, [pc, #96]	; (800a478 <HAL_RCC_GetSysClockFreq+0x110>)
 800a416:	617b      	str	r3, [r7, #20]
      break;
 800a418:	e002      	b.n	800a420 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a41a:	69fb      	ldr	r3, [r7, #28]
 800a41c:	617b      	str	r3, [r7, #20]
      break;
 800a41e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a420:	4b13      	ldr	r3, [pc, #76]	; (800a470 <HAL_RCC_GetSysClockFreq+0x108>)
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	091b      	lsrs	r3, r3, #4
 800a426:	f003 030f 	and.w	r3, r3, #15
 800a42a:	3301      	adds	r3, #1
 800a42c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a42e:	4b10      	ldr	r3, [pc, #64]	; (800a470 <HAL_RCC_GetSysClockFreq+0x108>)
 800a430:	68db      	ldr	r3, [r3, #12]
 800a432:	0a1b      	lsrs	r3, r3, #8
 800a434:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a438:	697a      	ldr	r2, [r7, #20]
 800a43a:	fb03 f202 	mul.w	r2, r3, r2
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	fbb2 f3f3 	udiv	r3, r2, r3
 800a444:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a446:	4b0a      	ldr	r3, [pc, #40]	; (800a470 <HAL_RCC_GetSysClockFreq+0x108>)
 800a448:	68db      	ldr	r3, [r3, #12]
 800a44a:	0e5b      	lsrs	r3, r3, #25
 800a44c:	f003 0303 	and.w	r3, r3, #3
 800a450:	3301      	adds	r3, #1
 800a452:	005b      	lsls	r3, r3, #1
 800a454:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a456:	697a      	ldr	r2, [r7, #20]
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a45e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a460:	69bb      	ldr	r3, [r7, #24]
}
 800a462:	4618      	mov	r0, r3
 800a464:	3724      	adds	r7, #36	; 0x24
 800a466:	46bd      	mov	sp, r7
 800a468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46c:	4770      	bx	lr
 800a46e:	bf00      	nop
 800a470:	40021000 	.word	0x40021000
 800a474:	08016c60 	.word	0x08016c60
 800a478:	00f42400 	.word	0x00f42400

0800a47c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a47c:	b480      	push	{r7}
 800a47e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a480:	4b03      	ldr	r3, [pc, #12]	; (800a490 <HAL_RCC_GetHCLKFreq+0x14>)
 800a482:	681b      	ldr	r3, [r3, #0]
}
 800a484:	4618      	mov	r0, r3
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr
 800a48e:	bf00      	nop
 800a490:	20000208 	.word	0x20000208

0800a494 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a498:	f7ff fff0 	bl	800a47c <HAL_RCC_GetHCLKFreq>
 800a49c:	4602      	mov	r2, r0
 800a49e:	4b06      	ldr	r3, [pc, #24]	; (800a4b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a4a0:	689b      	ldr	r3, [r3, #8]
 800a4a2:	0adb      	lsrs	r3, r3, #11
 800a4a4:	f003 0307 	and.w	r3, r3, #7
 800a4a8:	4904      	ldr	r1, [pc, #16]	; (800a4bc <HAL_RCC_GetPCLK2Freq+0x28>)
 800a4aa:	5ccb      	ldrb	r3, [r1, r3]
 800a4ac:	f003 031f 	and.w	r3, r3, #31
 800a4b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	bd80      	pop	{r7, pc}
 800a4b8:	40021000 	.word	0x40021000
 800a4bc:	08016c58 	.word	0x08016c58

0800a4c0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b083      	sub	sp, #12
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
 800a4c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	220f      	movs	r2, #15
 800a4ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800a4d0:	4b12      	ldr	r3, [pc, #72]	; (800a51c <HAL_RCC_GetClockConfig+0x5c>)
 800a4d2:	689b      	ldr	r3, [r3, #8]
 800a4d4:	f003 0203 	and.w	r2, r3, #3
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800a4dc:	4b0f      	ldr	r3, [pc, #60]	; (800a51c <HAL_RCC_GetClockConfig+0x5c>)
 800a4de:	689b      	ldr	r3, [r3, #8]
 800a4e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800a4e8:	4b0c      	ldr	r3, [pc, #48]	; (800a51c <HAL_RCC_GetClockConfig+0x5c>)
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800a4f4:	4b09      	ldr	r3, [pc, #36]	; (800a51c <HAL_RCC_GetClockConfig+0x5c>)
 800a4f6:	689b      	ldr	r3, [r3, #8]
 800a4f8:	08db      	lsrs	r3, r3, #3
 800a4fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800a502:	4b07      	ldr	r3, [pc, #28]	; (800a520 <HAL_RCC_GetClockConfig+0x60>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f003 020f 	and.w	r2, r3, #15
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	601a      	str	r2, [r3, #0]
}
 800a50e:	bf00      	nop
 800a510:	370c      	adds	r7, #12
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
 800a51a:	bf00      	nop
 800a51c:	40021000 	.word	0x40021000
 800a520:	40022000 	.word	0x40022000

0800a524 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b086      	sub	sp, #24
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a52c:	2300      	movs	r3, #0
 800a52e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a530:	4b27      	ldr	r3, [pc, #156]	; (800a5d0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d003      	beq.n	800a544 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a53c:	f7ff f834 	bl	80095a8 <HAL_PWREx_GetVoltageRange>
 800a540:	6178      	str	r0, [r7, #20]
 800a542:	e014      	b.n	800a56e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a544:	4b22      	ldr	r3, [pc, #136]	; (800a5d0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a548:	4a21      	ldr	r2, [pc, #132]	; (800a5d0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a54a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a54e:	6593      	str	r3, [r2, #88]	; 0x58
 800a550:	4b1f      	ldr	r3, [pc, #124]	; (800a5d0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a558:	60fb      	str	r3, [r7, #12]
 800a55a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a55c:	f7ff f824 	bl	80095a8 <HAL_PWREx_GetVoltageRange>
 800a560:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a562:	4b1b      	ldr	r3, [pc, #108]	; (800a5d0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a566:	4a1a      	ldr	r2, [pc, #104]	; (800a5d0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a568:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a56c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a574:	d10b      	bne.n	800a58e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2b80      	cmp	r3, #128	; 0x80
 800a57a:	d913      	bls.n	800a5a4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2ba0      	cmp	r3, #160	; 0xa0
 800a580:	d902      	bls.n	800a588 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a582:	2302      	movs	r3, #2
 800a584:	613b      	str	r3, [r7, #16]
 800a586:	e00d      	b.n	800a5a4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a588:	2301      	movs	r3, #1
 800a58a:	613b      	str	r3, [r7, #16]
 800a58c:	e00a      	b.n	800a5a4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2b7f      	cmp	r3, #127	; 0x7f
 800a592:	d902      	bls.n	800a59a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800a594:	2302      	movs	r3, #2
 800a596:	613b      	str	r3, [r7, #16]
 800a598:	e004      	b.n	800a5a4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	2b70      	cmp	r3, #112	; 0x70
 800a59e:	d101      	bne.n	800a5a4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a5a4:	4b0b      	ldr	r3, [pc, #44]	; (800a5d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f023 020f 	bic.w	r2, r3, #15
 800a5ac:	4909      	ldr	r1, [pc, #36]	; (800a5d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a5b4:	4b07      	ldr	r3, [pc, #28]	; (800a5d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f003 030f 	and.w	r3, r3, #15
 800a5bc:	693a      	ldr	r2, [r7, #16]
 800a5be:	429a      	cmp	r2, r3
 800a5c0:	d001      	beq.n	800a5c6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	e000      	b.n	800a5c8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800a5c6:	2300      	movs	r3, #0
}
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	3718      	adds	r7, #24
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}
 800a5d0:	40021000 	.word	0x40021000
 800a5d4:	40022000 	.word	0x40022000

0800a5d8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b087      	sub	sp, #28
 800a5dc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a5de:	4b2d      	ldr	r3, [pc, #180]	; (800a694 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a5e0:	68db      	ldr	r3, [r3, #12]
 800a5e2:	f003 0303 	and.w	r3, r3, #3
 800a5e6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	2b03      	cmp	r3, #3
 800a5ec:	d00b      	beq.n	800a606 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	2b03      	cmp	r3, #3
 800a5f2:	d825      	bhi.n	800a640 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	2b01      	cmp	r3, #1
 800a5f8:	d008      	beq.n	800a60c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	2b02      	cmp	r3, #2
 800a5fe:	d11f      	bne.n	800a640 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800a600:	4b25      	ldr	r3, [pc, #148]	; (800a698 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800a602:	613b      	str	r3, [r7, #16]
    break;
 800a604:	e01f      	b.n	800a646 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800a606:	4b24      	ldr	r3, [pc, #144]	; (800a698 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800a608:	613b      	str	r3, [r7, #16]
    break;
 800a60a:	e01c      	b.n	800a646 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a60c:	4b21      	ldr	r3, [pc, #132]	; (800a694 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f003 0308 	and.w	r3, r3, #8
 800a614:	2b00      	cmp	r3, #0
 800a616:	d107      	bne.n	800a628 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a618:	4b1e      	ldr	r3, [pc, #120]	; (800a694 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a61a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a61e:	0a1b      	lsrs	r3, r3, #8
 800a620:	f003 030f 	and.w	r3, r3, #15
 800a624:	617b      	str	r3, [r7, #20]
 800a626:	e005      	b.n	800a634 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a628:	4b1a      	ldr	r3, [pc, #104]	; (800a694 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	091b      	lsrs	r3, r3, #4
 800a62e:	f003 030f 	and.w	r3, r3, #15
 800a632:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800a634:	4a19      	ldr	r2, [pc, #100]	; (800a69c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a63c:	613b      	str	r3, [r7, #16]
    break;
 800a63e:	e002      	b.n	800a646 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800a640:	2300      	movs	r3, #0
 800a642:	613b      	str	r3, [r7, #16]
    break;
 800a644:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a646:	4b13      	ldr	r3, [pc, #76]	; (800a694 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a648:	68db      	ldr	r3, [r3, #12]
 800a64a:	091b      	lsrs	r3, r3, #4
 800a64c:	f003 030f 	and.w	r3, r3, #15
 800a650:	3301      	adds	r3, #1
 800a652:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a654:	4b0f      	ldr	r3, [pc, #60]	; (800a694 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a656:	68db      	ldr	r3, [r3, #12]
 800a658:	0a1b      	lsrs	r3, r3, #8
 800a65a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a65e:	693a      	ldr	r2, [r7, #16]
 800a660:	fb03 f202 	mul.w	r2, r3, r2
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	fbb2 f3f3 	udiv	r3, r2, r3
 800a66a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a66c:	4b09      	ldr	r3, [pc, #36]	; (800a694 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a66e:	68db      	ldr	r3, [r3, #12]
 800a670:	0e5b      	lsrs	r3, r3, #25
 800a672:	f003 0303 	and.w	r3, r3, #3
 800a676:	3301      	adds	r3, #1
 800a678:	005b      	lsls	r3, r3, #1
 800a67a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800a67c:	693a      	ldr	r2, [r7, #16]
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	fbb2 f3f3 	udiv	r3, r2, r3
 800a684:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800a686:	683b      	ldr	r3, [r7, #0]
}
 800a688:	4618      	mov	r0, r3
 800a68a:	371c      	adds	r7, #28
 800a68c:	46bd      	mov	sp, r7
 800a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a692:	4770      	bx	lr
 800a694:	40021000 	.word	0x40021000
 800a698:	00f42400 	.word	0x00f42400
 800a69c:	08016c60 	.word	0x08016c60

0800a6a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b086      	sub	sp, #24
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d040      	beq.n	800a73e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a6c0:	2b80      	cmp	r3, #128	; 0x80
 800a6c2:	d02a      	beq.n	800a71a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a6c4:	2b80      	cmp	r3, #128	; 0x80
 800a6c6:	d825      	bhi.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a6c8:	2b60      	cmp	r3, #96	; 0x60
 800a6ca:	d026      	beq.n	800a71a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a6cc:	2b60      	cmp	r3, #96	; 0x60
 800a6ce:	d821      	bhi.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a6d0:	2b40      	cmp	r3, #64	; 0x40
 800a6d2:	d006      	beq.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 800a6d4:	2b40      	cmp	r3, #64	; 0x40
 800a6d6:	d81d      	bhi.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d009      	beq.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800a6dc:	2b20      	cmp	r3, #32
 800a6de:	d010      	beq.n	800a702 <HAL_RCCEx_PeriphCLKConfig+0x62>
 800a6e0:	e018      	b.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a6e2:	4b89      	ldr	r3, [pc, #548]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a6e4:	68db      	ldr	r3, [r3, #12]
 800a6e6:	4a88      	ldr	r2, [pc, #544]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a6e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a6ec:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a6ee:	e015      	b.n	800a71c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	3304      	adds	r3, #4
 800a6f4:	2100      	movs	r1, #0
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f000 fb3e 	bl	800ad78 <RCCEx_PLLSAI1_Config>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a700:	e00c      	b.n	800a71c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	3320      	adds	r3, #32
 800a706:	2100      	movs	r1, #0
 800a708:	4618      	mov	r0, r3
 800a70a:	f000 fc29 	bl	800af60 <RCCEx_PLLSAI2_Config>
 800a70e:	4603      	mov	r3, r0
 800a710:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a712:	e003      	b.n	800a71c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a714:	2301      	movs	r3, #1
 800a716:	74fb      	strb	r3, [r7, #19]
      break;
 800a718:	e000      	b.n	800a71c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800a71a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a71c:	7cfb      	ldrb	r3, [r7, #19]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d10b      	bne.n	800a73a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a722:	4b79      	ldr	r3, [pc, #484]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a724:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a728:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a730:	4975      	ldr	r1, [pc, #468]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a732:	4313      	orrs	r3, r2
 800a734:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800a738:	e001      	b.n	800a73e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a73a:	7cfb      	ldrb	r3, [r7, #19]
 800a73c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a746:	2b00      	cmp	r3, #0
 800a748:	d047      	beq.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a74e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a752:	d030      	beq.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800a754:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a758:	d82a      	bhi.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a75a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a75e:	d02a      	beq.n	800a7b6 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800a760:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a764:	d824      	bhi.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a766:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a76a:	d008      	beq.n	800a77e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800a76c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a770:	d81e      	bhi.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a772:	2b00      	cmp	r3, #0
 800a774:	d00a      	beq.n	800a78c <HAL_RCCEx_PeriphCLKConfig+0xec>
 800a776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a77a:	d010      	beq.n	800a79e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800a77c:	e018      	b.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a77e:	4b62      	ldr	r3, [pc, #392]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a780:	68db      	ldr	r3, [r3, #12]
 800a782:	4a61      	ldr	r2, [pc, #388]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a788:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a78a:	e015      	b.n	800a7b8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	3304      	adds	r3, #4
 800a790:	2100      	movs	r1, #0
 800a792:	4618      	mov	r0, r3
 800a794:	f000 faf0 	bl	800ad78 <RCCEx_PLLSAI1_Config>
 800a798:	4603      	mov	r3, r0
 800a79a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a79c:	e00c      	b.n	800a7b8 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	3320      	adds	r3, #32
 800a7a2:	2100      	movs	r1, #0
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f000 fbdb 	bl	800af60 <RCCEx_PLLSAI2_Config>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800a7ae:	e003      	b.n	800a7b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	74fb      	strb	r3, [r7, #19]
      break;
 800a7b4:	e000      	b.n	800a7b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800a7b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a7b8:	7cfb      	ldrb	r3, [r7, #19]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d10b      	bne.n	800a7d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800a7be:	4b52      	ldr	r3, [pc, #328]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a7c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a7c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7cc:	494e      	ldr	r1, [pc, #312]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800a7d4:	e001      	b.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7d6:	7cfb      	ldrb	r3, [r7, #19]
 800a7d8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	f000 809f 	beq.w	800a926 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a7ec:	4b46      	ldr	r3, [pc, #280]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a7ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d101      	bne.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e000      	b.n	800a7fe <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00d      	beq.n	800a81e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a802:	4b41      	ldr	r3, [pc, #260]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a806:	4a40      	ldr	r2, [pc, #256]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a80c:	6593      	str	r3, [r2, #88]	; 0x58
 800a80e:	4b3e      	ldr	r3, [pc, #248]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a816:	60bb      	str	r3, [r7, #8]
 800a818:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a81a:	2301      	movs	r3, #1
 800a81c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a81e:	4b3b      	ldr	r3, [pc, #236]	; (800a90c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4a3a      	ldr	r2, [pc, #232]	; (800a90c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800a824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a828:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a82a:	f7fa fbe9 	bl	8005000 <HAL_GetTick>
 800a82e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a830:	e009      	b.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a832:	f7fa fbe5 	bl	8005000 <HAL_GetTick>
 800a836:	4602      	mov	r2, r0
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	1ad3      	subs	r3, r2, r3
 800a83c:	2b02      	cmp	r3, #2
 800a83e:	d902      	bls.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800a840:	2303      	movs	r3, #3
 800a842:	74fb      	strb	r3, [r7, #19]
        break;
 800a844:	e005      	b.n	800a852 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a846:	4b31      	ldr	r3, [pc, #196]	; (800a90c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d0ef      	beq.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800a852:	7cfb      	ldrb	r3, [r7, #19]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d15b      	bne.n	800a910 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a858:	4b2b      	ldr	r3, [pc, #172]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a85a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a85e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a862:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d01f      	beq.n	800a8aa <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a870:	697a      	ldr	r2, [r7, #20]
 800a872:	429a      	cmp	r2, r3
 800a874:	d019      	beq.n	800a8aa <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a876:	4b24      	ldr	r3, [pc, #144]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a878:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a87c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a880:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a882:	4b21      	ldr	r3, [pc, #132]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a888:	4a1f      	ldr	r2, [pc, #124]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a88a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a88e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a892:	4b1d      	ldr	r3, [pc, #116]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a898:	4a1b      	ldr	r2, [pc, #108]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a89a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a89e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a8a2:	4a19      	ldr	r2, [pc, #100]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a8aa:	697b      	ldr	r3, [r7, #20]
 800a8ac:	f003 0301 	and.w	r3, r3, #1
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d016      	beq.n	800a8e2 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8b4:	f7fa fba4 	bl	8005000 <HAL_GetTick>
 800a8b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a8ba:	e00b      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a8bc:	f7fa fba0 	bl	8005000 <HAL_GetTick>
 800a8c0:	4602      	mov	r2, r0
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	1ad3      	subs	r3, r2, r3
 800a8c6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d902      	bls.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800a8ce:	2303      	movs	r3, #3
 800a8d0:	74fb      	strb	r3, [r7, #19]
            break;
 800a8d2:	e006      	b.n	800a8e2 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a8d4:	4b0c      	ldr	r3, [pc, #48]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8da:	f003 0302 	and.w	r3, r3, #2
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d0ec      	beq.n	800a8bc <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800a8e2:	7cfb      	ldrb	r3, [r7, #19]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d10c      	bne.n	800a902 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a8e8:	4b07      	ldr	r3, [pc, #28]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a8ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a8f8:	4903      	ldr	r1, [pc, #12]	; (800a908 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a8fa:	4313      	orrs	r3, r2
 800a8fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a900:	e008      	b.n	800a914 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a902:	7cfb      	ldrb	r3, [r7, #19]
 800a904:	74bb      	strb	r3, [r7, #18]
 800a906:	e005      	b.n	800a914 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800a908:	40021000 	.word	0x40021000
 800a90c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a910:	7cfb      	ldrb	r3, [r7, #19]
 800a912:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a914:	7c7b      	ldrb	r3, [r7, #17]
 800a916:	2b01      	cmp	r3, #1
 800a918:	d105      	bne.n	800a926 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a91a:	4ba0      	ldr	r3, [pc, #640]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a91c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a91e:	4a9f      	ldr	r2, [pc, #636]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a920:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a924:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f003 0301 	and.w	r3, r3, #1
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d00a      	beq.n	800a948 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a932:	4b9a      	ldr	r3, [pc, #616]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a938:	f023 0203 	bic.w	r2, r3, #3
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a940:	4996      	ldr	r1, [pc, #600]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a942:	4313      	orrs	r3, r2
 800a944:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f003 0302 	and.w	r3, r3, #2
 800a950:	2b00      	cmp	r3, #0
 800a952:	d00a      	beq.n	800a96a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a954:	4b91      	ldr	r3, [pc, #580]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a95a:	f023 020c 	bic.w	r2, r3, #12
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a962:	498e      	ldr	r1, [pc, #568]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a964:	4313      	orrs	r3, r2
 800a966:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f003 0304 	and.w	r3, r3, #4
 800a972:	2b00      	cmp	r3, #0
 800a974:	d00a      	beq.n	800a98c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a976:	4b89      	ldr	r3, [pc, #548]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a97c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a984:	4985      	ldr	r1, [pc, #532]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a986:	4313      	orrs	r3, r2
 800a988:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f003 0308 	and.w	r3, r3, #8
 800a994:	2b00      	cmp	r3, #0
 800a996:	d00a      	beq.n	800a9ae <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a998:	4b80      	ldr	r3, [pc, #512]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a99a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a99e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a9a6:	497d      	ldr	r1, [pc, #500]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9a8:	4313      	orrs	r3, r2
 800a9aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f003 0310 	and.w	r3, r3, #16
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d00a      	beq.n	800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800a9ba:	4b78      	ldr	r3, [pc, #480]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9c8:	4974      	ldr	r1, [pc, #464]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f003 0320 	and.w	r3, r3, #32
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00a      	beq.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a9dc:	4b6f      	ldr	r3, [pc, #444]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a9e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9ea:	496c      	ldr	r1, [pc, #432]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d00a      	beq.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a9fe:	4b67      	ldr	r3, [pc, #412]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa0c:	4963      	ldr	r1, [pc, #396]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa0e:	4313      	orrs	r3, r2
 800aa10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d00a      	beq.n	800aa36 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800aa20:	4b5e      	ldr	r3, [pc, #376]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa2e:	495b      	ldr	r1, [pc, #364]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa30:	4313      	orrs	r3, r2
 800aa32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d00a      	beq.n	800aa58 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800aa42:	4b56      	ldr	r3, [pc, #344]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa48:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa50:	4952      	ldr	r1, [pc, #328]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa52:	4313      	orrs	r3, r2
 800aa54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d00a      	beq.n	800aa7a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800aa64:	4b4d      	ldr	r3, [pc, #308]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa6a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa72:	494a      	ldr	r1, [pc, #296]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa74:	4313      	orrs	r3, r2
 800aa76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d00a      	beq.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800aa86:	4b45      	ldr	r3, [pc, #276]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aa8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa94:	4941      	ldr	r1, [pc, #260]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aa96:	4313      	orrs	r3, r2
 800aa98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d00a      	beq.n	800aabe <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800aaa8:	4b3c      	ldr	r3, [pc, #240]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aaaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800aaae:	f023 0203 	bic.w	r2, r3, #3
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aab6:	4939      	ldr	r1, [pc, #228]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aab8:	4313      	orrs	r3, r2
 800aaba:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d028      	beq.n	800ab1c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800aaca:	4b34      	ldr	r3, [pc, #208]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aacc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aad0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aad8:	4930      	ldr	r1, [pc, #192]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aada:	4313      	orrs	r3, r2
 800aadc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aae4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aae8:	d106      	bne.n	800aaf8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aaea:	4b2c      	ldr	r3, [pc, #176]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aaec:	68db      	ldr	r3, [r3, #12]
 800aaee:	4a2b      	ldr	r2, [pc, #172]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aaf0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aaf4:	60d3      	str	r3, [r2, #12]
 800aaf6:	e011      	b.n	800ab1c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aafc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ab00:	d10c      	bne.n	800ab1c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	3304      	adds	r3, #4
 800ab06:	2101      	movs	r1, #1
 800ab08:	4618      	mov	r0, r3
 800ab0a:	f000 f935 	bl	800ad78 <RCCEx_PLLSAI1_Config>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800ab12:	7cfb      	ldrb	r3, [r7, #19]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d001      	beq.n	800ab1c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800ab18:	7cfb      	ldrb	r3, [r7, #19]
 800ab1a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d04d      	beq.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ab2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ab30:	d108      	bne.n	800ab44 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800ab32:	4b1a      	ldr	r3, [pc, #104]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab34:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ab38:	4a18      	ldr	r2, [pc, #96]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ab3e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800ab42:	e012      	b.n	800ab6a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800ab44:	4b15      	ldr	r3, [pc, #84]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab46:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ab4a:	4a14      	ldr	r2, [pc, #80]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ab50:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800ab54:	4b11      	ldr	r3, [pc, #68]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab5a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ab62:	490e      	ldr	r1, [pc, #56]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab64:	4313      	orrs	r3, r2
 800ab66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ab6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ab72:	d106      	bne.n	800ab82 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab74:	4b09      	ldr	r3, [pc, #36]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab76:	68db      	ldr	r3, [r3, #12]
 800ab78:	4a08      	ldr	r2, [pc, #32]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab7e:	60d3      	str	r3, [r2, #12]
 800ab80:	e020      	b.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ab86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ab8a:	d109      	bne.n	800aba0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ab8c:	4b03      	ldr	r3, [pc, #12]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	4a02      	ldr	r2, [pc, #8]	; (800ab9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ab96:	60d3      	str	r3, [r2, #12]
 800ab98:	e014      	b.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800ab9a:	bf00      	nop
 800ab9c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aba4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aba8:	d10c      	bne.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	3304      	adds	r3, #4
 800abae:	2101      	movs	r1, #1
 800abb0:	4618      	mov	r0, r3
 800abb2:	f000 f8e1 	bl	800ad78 <RCCEx_PLLSAI1_Config>
 800abb6:	4603      	mov	r3, r0
 800abb8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800abba:	7cfb      	ldrb	r3, [r7, #19]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d001      	beq.n	800abc4 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800abc0:	7cfb      	ldrb	r3, [r7, #19]
 800abc2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d028      	beq.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800abd0:	4b68      	ldr	r3, [pc, #416]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800abd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abd6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800abde:	4965      	ldr	r1, [pc, #404]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800abe0:	4313      	orrs	r3, r2
 800abe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800abea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800abee:	d106      	bne.n	800abfe <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800abf0:	4b60      	ldr	r3, [pc, #384]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800abf2:	68db      	ldr	r3, [r3, #12]
 800abf4:	4a5f      	ldr	r2, [pc, #380]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800abf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800abfa:	60d3      	str	r3, [r2, #12]
 800abfc:	e011      	b.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ac02:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ac06:	d10c      	bne.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	3304      	adds	r3, #4
 800ac0c:	2101      	movs	r1, #1
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f000 f8b2 	bl	800ad78 <RCCEx_PLLSAI1_Config>
 800ac14:	4603      	mov	r3, r0
 800ac16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ac18:	7cfb      	ldrb	r3, [r7, #19]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d001      	beq.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800ac1e:	7cfb      	ldrb	r3, [r7, #19]
 800ac20:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d01e      	beq.n	800ac6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ac2e:	4b51      	ldr	r3, [pc, #324]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac34:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac3e:	494d      	ldr	r1, [pc, #308]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac40:	4313      	orrs	r3, r2
 800ac42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ac4c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ac50:	d10c      	bne.n	800ac6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	3304      	adds	r3, #4
 800ac56:	2102      	movs	r1, #2
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f000 f88d 	bl	800ad78 <RCCEx_PLLSAI1_Config>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ac62:	7cfb      	ldrb	r3, [r7, #19]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d001      	beq.n	800ac6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800ac68:	7cfb      	ldrb	r3, [r7, #19]
 800ac6a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d00b      	beq.n	800ac90 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800ac78:	4b3e      	ldr	r3, [pc, #248]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ac7e:	f023 0204 	bic.w	r2, r3, #4
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ac88:	493a      	ldr	r1, [pc, #232]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac8a:	4313      	orrs	r3, r2
 800ac8c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d00b      	beq.n	800acb4 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800ac9c:	4b35      	ldr	r3, [pc, #212]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ac9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800aca2:	f023 0218 	bic.w	r2, r3, #24
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acac:	4931      	ldr	r1, [pc, #196]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800acae:	4313      	orrs	r3, r2
 800acb0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d035      	beq.n	800ad2c <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800acc0:	4b2c      	ldr	r3, [pc, #176]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4a2b      	ldr	r2, [pc, #172]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800acc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800acca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800accc:	f7fa f998 	bl	8005000 <HAL_GetTick>
 800acd0:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800acd2:	e009      	b.n	800ace8 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800acd4:	f7fa f994 	bl	8005000 <HAL_GetTick>
 800acd8:	4602      	mov	r2, r0
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	1ad3      	subs	r3, r2, r3
 800acde:	2b02      	cmp	r3, #2
 800ace0:	d902      	bls.n	800ace8 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800ace2:	2303      	movs	r3, #3
 800ace4:	74fb      	strb	r3, [r7, #19]
        break;
 800ace6:	e005      	b.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ace8:	4b22      	ldr	r3, [pc, #136]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d1ef      	bne.n	800acd4 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 800acf4:	7cfb      	ldrb	r3, [r7, #19]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d113      	bne.n	800ad22 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800acfa:	4b1e      	ldr	r3, [pc, #120]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800acfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ad00:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad0a:	491a      	ldr	r1, [pc, #104]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	3320      	adds	r3, #32
 800ad16:	2102      	movs	r1, #2
 800ad18:	4618      	mov	r0, r3
 800ad1a:	f000 f921 	bl	800af60 <RCCEx_PLLSAI2_Config>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800ad22:	7cfb      	ldrb	r3, [r7, #19]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d001      	beq.n	800ad2c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 800ad28:	7cfb      	ldrb	r3, [r7, #19]
 800ad2a:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d017      	beq.n	800ad68 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800ad38:	4b0e      	ldr	r3, [pc, #56]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ad3e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad48:	490a      	ldr	r1, [pc, #40]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad56:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ad5a:	d105      	bne.n	800ad68 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ad5c:	4b05      	ldr	r3, [pc, #20]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad5e:	68db      	ldr	r3, [r3, #12]
 800ad60:	4a04      	ldr	r2, [pc, #16]	; (800ad74 <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ad62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad66:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800ad68:	7cbb      	ldrb	r3, [r7, #18]
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3718      	adds	r7, #24
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}
 800ad72:	bf00      	nop
 800ad74:	40021000 	.word	0x40021000

0800ad78 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b084      	sub	sp, #16
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ad82:	2300      	movs	r3, #0
 800ad84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ad86:	4b72      	ldr	r3, [pc, #456]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ad88:	68db      	ldr	r3, [r3, #12]
 800ad8a:	f003 0303 	and.w	r3, r3, #3
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d00e      	beq.n	800adb0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800ad92:	4b6f      	ldr	r3, [pc, #444]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ad94:	68db      	ldr	r3, [r3, #12]
 800ad96:	f003 0203 	and.w	r2, r3, #3
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	429a      	cmp	r2, r3
 800ada0:	d103      	bne.n	800adaa <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
       ||
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d142      	bne.n	800ae30 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800adaa:	2301      	movs	r3, #1
 800adac:	73fb      	strb	r3, [r7, #15]
 800adae:	e03f      	b.n	800ae30 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2b03      	cmp	r3, #3
 800adb6:	d018      	beq.n	800adea <RCCEx_PLLSAI1_Config+0x72>
 800adb8:	2b03      	cmp	r3, #3
 800adba:	d825      	bhi.n	800ae08 <RCCEx_PLLSAI1_Config+0x90>
 800adbc:	2b01      	cmp	r3, #1
 800adbe:	d002      	beq.n	800adc6 <RCCEx_PLLSAI1_Config+0x4e>
 800adc0:	2b02      	cmp	r3, #2
 800adc2:	d009      	beq.n	800add8 <RCCEx_PLLSAI1_Config+0x60>
 800adc4:	e020      	b.n	800ae08 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800adc6:	4b62      	ldr	r3, [pc, #392]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f003 0302 	and.w	r3, r3, #2
 800adce:	2b00      	cmp	r3, #0
 800add0:	d11d      	bne.n	800ae0e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800add2:	2301      	movs	r3, #1
 800add4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800add6:	e01a      	b.n	800ae0e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800add8:	4b5d      	ldr	r3, [pc, #372]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d116      	bne.n	800ae12 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800ade4:	2301      	movs	r3, #1
 800ade6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ade8:	e013      	b.n	800ae12 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800adea:	4b59      	ldr	r3, [pc, #356]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d10f      	bne.n	800ae16 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800adf6:	4b56      	ldr	r3, [pc, #344]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d109      	bne.n	800ae16 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800ae02:	2301      	movs	r3, #1
 800ae04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ae06:	e006      	b.n	800ae16 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800ae08:	2301      	movs	r3, #1
 800ae0a:	73fb      	strb	r3, [r7, #15]
      break;
 800ae0c:	e004      	b.n	800ae18 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800ae0e:	bf00      	nop
 800ae10:	e002      	b.n	800ae18 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800ae12:	bf00      	nop
 800ae14:	e000      	b.n	800ae18 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800ae16:	bf00      	nop
    }

    if(status == HAL_OK)
 800ae18:	7bfb      	ldrb	r3, [r7, #15]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d108      	bne.n	800ae30 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800ae1e:	4b4c      	ldr	r3, [pc, #304]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae20:	68db      	ldr	r3, [r3, #12]
 800ae22:	f023 0203 	bic.w	r2, r3, #3
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	4949      	ldr	r1, [pc, #292]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae2c:	4313      	orrs	r3, r2
 800ae2e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800ae30:	7bfb      	ldrb	r3, [r7, #15]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	f040 8086 	bne.w	800af44 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800ae38:	4b45      	ldr	r3, [pc, #276]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4a44      	ldr	r2, [pc, #272]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae3e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ae42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ae44:	f7fa f8dc 	bl	8005000 <HAL_GetTick>
 800ae48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800ae4a:	e009      	b.n	800ae60 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ae4c:	f7fa f8d8 	bl	8005000 <HAL_GetTick>
 800ae50:	4602      	mov	r2, r0
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	1ad3      	subs	r3, r2, r3
 800ae56:	2b02      	cmp	r3, #2
 800ae58:	d902      	bls.n	800ae60 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800ae5a:	2303      	movs	r3, #3
 800ae5c:	73fb      	strb	r3, [r7, #15]
        break;
 800ae5e:	e005      	b.n	800ae6c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800ae60:	4b3b      	ldr	r3, [pc, #236]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d1ef      	bne.n	800ae4c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800ae6c:	7bfb      	ldrb	r3, [r7, #15]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d168      	bne.n	800af44 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d113      	bne.n	800aea0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ae78:	4b35      	ldr	r3, [pc, #212]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae7a:	691a      	ldr	r2, [r3, #16]
 800ae7c:	4b35      	ldr	r3, [pc, #212]	; (800af54 <RCCEx_PLLSAI1_Config+0x1dc>)
 800ae7e:	4013      	ands	r3, r2
 800ae80:	687a      	ldr	r2, [r7, #4]
 800ae82:	6892      	ldr	r2, [r2, #8]
 800ae84:	0211      	lsls	r1, r2, #8
 800ae86:	687a      	ldr	r2, [r7, #4]
 800ae88:	68d2      	ldr	r2, [r2, #12]
 800ae8a:	06d2      	lsls	r2, r2, #27
 800ae8c:	4311      	orrs	r1, r2
 800ae8e:	687a      	ldr	r2, [r7, #4]
 800ae90:	6852      	ldr	r2, [r2, #4]
 800ae92:	3a01      	subs	r2, #1
 800ae94:	0112      	lsls	r2, r2, #4
 800ae96:	430a      	orrs	r2, r1
 800ae98:	492d      	ldr	r1, [pc, #180]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800ae9a:	4313      	orrs	r3, r2
 800ae9c:	610b      	str	r3, [r1, #16]
 800ae9e:	e02d      	b.n	800aefc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d115      	bne.n	800aed2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aea6:	4b2a      	ldr	r3, [pc, #168]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aea8:	691a      	ldr	r2, [r3, #16]
 800aeaa:	4b2b      	ldr	r3, [pc, #172]	; (800af58 <RCCEx_PLLSAI1_Config+0x1e0>)
 800aeac:	4013      	ands	r3, r2
 800aeae:	687a      	ldr	r2, [r7, #4]
 800aeb0:	6892      	ldr	r2, [r2, #8]
 800aeb2:	0211      	lsls	r1, r2, #8
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	6912      	ldr	r2, [r2, #16]
 800aeb8:	0852      	lsrs	r2, r2, #1
 800aeba:	3a01      	subs	r2, #1
 800aebc:	0552      	lsls	r2, r2, #21
 800aebe:	4311      	orrs	r1, r2
 800aec0:	687a      	ldr	r2, [r7, #4]
 800aec2:	6852      	ldr	r2, [r2, #4]
 800aec4:	3a01      	subs	r2, #1
 800aec6:	0112      	lsls	r2, r2, #4
 800aec8:	430a      	orrs	r2, r1
 800aeca:	4921      	ldr	r1, [pc, #132]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aecc:	4313      	orrs	r3, r2
 800aece:	610b      	str	r3, [r1, #16]
 800aed0:	e014      	b.n	800aefc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800aed2:	4b1f      	ldr	r3, [pc, #124]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aed4:	691a      	ldr	r2, [r3, #16]
 800aed6:	4b21      	ldr	r3, [pc, #132]	; (800af5c <RCCEx_PLLSAI1_Config+0x1e4>)
 800aed8:	4013      	ands	r3, r2
 800aeda:	687a      	ldr	r2, [r7, #4]
 800aedc:	6892      	ldr	r2, [r2, #8]
 800aede:	0211      	lsls	r1, r2, #8
 800aee0:	687a      	ldr	r2, [r7, #4]
 800aee2:	6952      	ldr	r2, [r2, #20]
 800aee4:	0852      	lsrs	r2, r2, #1
 800aee6:	3a01      	subs	r2, #1
 800aee8:	0652      	lsls	r2, r2, #25
 800aeea:	4311      	orrs	r1, r2
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	6852      	ldr	r2, [r2, #4]
 800aef0:	3a01      	subs	r2, #1
 800aef2:	0112      	lsls	r2, r2, #4
 800aef4:	430a      	orrs	r2, r1
 800aef6:	4916      	ldr	r1, [pc, #88]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aef8:	4313      	orrs	r3, r2
 800aefa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800aefc:	4b14      	ldr	r3, [pc, #80]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	4a13      	ldr	r2, [pc, #76]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af02:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800af06:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af08:	f7fa f87a 	bl	8005000 <HAL_GetTick>
 800af0c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800af0e:	e009      	b.n	800af24 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800af10:	f7fa f876 	bl	8005000 <HAL_GetTick>
 800af14:	4602      	mov	r2, r0
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	1ad3      	subs	r3, r2, r3
 800af1a:	2b02      	cmp	r3, #2
 800af1c:	d902      	bls.n	800af24 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800af1e:	2303      	movs	r3, #3
 800af20:	73fb      	strb	r3, [r7, #15]
          break;
 800af22:	e005      	b.n	800af30 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800af24:	4b0a      	ldr	r3, [pc, #40]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d0ef      	beq.n	800af10 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800af30:	7bfb      	ldrb	r3, [r7, #15]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d106      	bne.n	800af44 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800af36:	4b06      	ldr	r3, [pc, #24]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af38:	691a      	ldr	r2, [r3, #16]
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	699b      	ldr	r3, [r3, #24]
 800af3e:	4904      	ldr	r1, [pc, #16]	; (800af50 <RCCEx_PLLSAI1_Config+0x1d8>)
 800af40:	4313      	orrs	r3, r2
 800af42:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800af44:	7bfb      	ldrb	r3, [r7, #15]
}
 800af46:	4618      	mov	r0, r3
 800af48:	3710      	adds	r7, #16
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd80      	pop	{r7, pc}
 800af4e:	bf00      	nop
 800af50:	40021000 	.word	0x40021000
 800af54:	07ff800f 	.word	0x07ff800f
 800af58:	ff9f800f 	.word	0xff9f800f
 800af5c:	f9ff800f 	.word	0xf9ff800f

0800af60 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b084      	sub	sp, #16
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
 800af68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800af6a:	2300      	movs	r3, #0
 800af6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800af6e:	4b72      	ldr	r3, [pc, #456]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800af70:	68db      	ldr	r3, [r3, #12]
 800af72:	f003 0303 	and.w	r3, r3, #3
 800af76:	2b00      	cmp	r3, #0
 800af78:	d00e      	beq.n	800af98 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800af7a:	4b6f      	ldr	r3, [pc, #444]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800af7c:	68db      	ldr	r3, [r3, #12]
 800af7e:	f003 0203 	and.w	r2, r3, #3
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	429a      	cmp	r2, r3
 800af88:	d103      	bne.n	800af92 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
       ||
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d142      	bne.n	800b018 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800af92:	2301      	movs	r3, #1
 800af94:	73fb      	strb	r3, [r7, #15]
 800af96:	e03f      	b.n	800b018 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	2b03      	cmp	r3, #3
 800af9e:	d018      	beq.n	800afd2 <RCCEx_PLLSAI2_Config+0x72>
 800afa0:	2b03      	cmp	r3, #3
 800afa2:	d825      	bhi.n	800aff0 <RCCEx_PLLSAI2_Config+0x90>
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d002      	beq.n	800afae <RCCEx_PLLSAI2_Config+0x4e>
 800afa8:	2b02      	cmp	r3, #2
 800afaa:	d009      	beq.n	800afc0 <RCCEx_PLLSAI2_Config+0x60>
 800afac:	e020      	b.n	800aff0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800afae:	4b62      	ldr	r3, [pc, #392]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f003 0302 	and.w	r3, r3, #2
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d11d      	bne.n	800aff6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800afba:	2301      	movs	r3, #1
 800afbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800afbe:	e01a      	b.n	800aff6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800afc0:	4b5d      	ldr	r3, [pc, #372]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d116      	bne.n	800affa <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800afcc:	2301      	movs	r3, #1
 800afce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800afd0:	e013      	b.n	800affa <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800afd2:	4b59      	ldr	r3, [pc, #356]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d10f      	bne.n	800affe <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800afde:	4b56      	ldr	r3, [pc, #344]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d109      	bne.n	800affe <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800afea:	2301      	movs	r3, #1
 800afec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800afee:	e006      	b.n	800affe <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800aff0:	2301      	movs	r3, #1
 800aff2:	73fb      	strb	r3, [r7, #15]
      break;
 800aff4:	e004      	b.n	800b000 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800aff6:	bf00      	nop
 800aff8:	e002      	b.n	800b000 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800affa:	bf00      	nop
 800affc:	e000      	b.n	800b000 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800affe:	bf00      	nop
    }

    if(status == HAL_OK)
 800b000:	7bfb      	ldrb	r3, [r7, #15]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d108      	bne.n	800b018 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800b006:	4b4c      	ldr	r3, [pc, #304]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b008:	68db      	ldr	r3, [r3, #12]
 800b00a:	f023 0203 	bic.w	r2, r3, #3
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	4949      	ldr	r1, [pc, #292]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b014:	4313      	orrs	r3, r2
 800b016:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800b018:	7bfb      	ldrb	r3, [r7, #15]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	f040 8086 	bne.w	800b12c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b020:	4b45      	ldr	r3, [pc, #276]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	4a44      	ldr	r2, [pc, #272]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b026:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b02a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b02c:	f7f9 ffe8 	bl	8005000 <HAL_GetTick>
 800b030:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b032:	e009      	b.n	800b048 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b034:	f7f9 ffe4 	bl	8005000 <HAL_GetTick>
 800b038:	4602      	mov	r2, r0
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	1ad3      	subs	r3, r2, r3
 800b03e:	2b02      	cmp	r3, #2
 800b040:	d902      	bls.n	800b048 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800b042:	2303      	movs	r3, #3
 800b044:	73fb      	strb	r3, [r7, #15]
        break;
 800b046:	e005      	b.n	800b054 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b048:	4b3b      	ldr	r3, [pc, #236]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b050:	2b00      	cmp	r3, #0
 800b052:	d1ef      	bne.n	800b034 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800b054:	7bfb      	ldrb	r3, [r7, #15]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d168      	bne.n	800b12c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d113      	bne.n	800b088 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b060:	4b35      	ldr	r3, [pc, #212]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b062:	695a      	ldr	r2, [r3, #20]
 800b064:	4b35      	ldr	r3, [pc, #212]	; (800b13c <RCCEx_PLLSAI2_Config+0x1dc>)
 800b066:	4013      	ands	r3, r2
 800b068:	687a      	ldr	r2, [r7, #4]
 800b06a:	6892      	ldr	r2, [r2, #8]
 800b06c:	0211      	lsls	r1, r2, #8
 800b06e:	687a      	ldr	r2, [r7, #4]
 800b070:	68d2      	ldr	r2, [r2, #12]
 800b072:	06d2      	lsls	r2, r2, #27
 800b074:	4311      	orrs	r1, r2
 800b076:	687a      	ldr	r2, [r7, #4]
 800b078:	6852      	ldr	r2, [r2, #4]
 800b07a:	3a01      	subs	r2, #1
 800b07c:	0112      	lsls	r2, r2, #4
 800b07e:	430a      	orrs	r2, r1
 800b080:	492d      	ldr	r1, [pc, #180]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b082:	4313      	orrs	r3, r2
 800b084:	614b      	str	r3, [r1, #20]
 800b086:	e02d      	b.n	800b0e4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	d115      	bne.n	800b0ba <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b08e:	4b2a      	ldr	r3, [pc, #168]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b090:	695a      	ldr	r2, [r3, #20]
 800b092:	4b2b      	ldr	r3, [pc, #172]	; (800b140 <RCCEx_PLLSAI2_Config+0x1e0>)
 800b094:	4013      	ands	r3, r2
 800b096:	687a      	ldr	r2, [r7, #4]
 800b098:	6892      	ldr	r2, [r2, #8]
 800b09a:	0211      	lsls	r1, r2, #8
 800b09c:	687a      	ldr	r2, [r7, #4]
 800b09e:	6912      	ldr	r2, [r2, #16]
 800b0a0:	0852      	lsrs	r2, r2, #1
 800b0a2:	3a01      	subs	r2, #1
 800b0a4:	0552      	lsls	r2, r2, #21
 800b0a6:	4311      	orrs	r1, r2
 800b0a8:	687a      	ldr	r2, [r7, #4]
 800b0aa:	6852      	ldr	r2, [r2, #4]
 800b0ac:	3a01      	subs	r2, #1
 800b0ae:	0112      	lsls	r2, r2, #4
 800b0b0:	430a      	orrs	r2, r1
 800b0b2:	4921      	ldr	r1, [pc, #132]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0b4:	4313      	orrs	r3, r2
 800b0b6:	614b      	str	r3, [r1, #20]
 800b0b8:	e014      	b.n	800b0e4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b0ba:	4b1f      	ldr	r3, [pc, #124]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0bc:	695a      	ldr	r2, [r3, #20]
 800b0be:	4b21      	ldr	r3, [pc, #132]	; (800b144 <RCCEx_PLLSAI2_Config+0x1e4>)
 800b0c0:	4013      	ands	r3, r2
 800b0c2:	687a      	ldr	r2, [r7, #4]
 800b0c4:	6892      	ldr	r2, [r2, #8]
 800b0c6:	0211      	lsls	r1, r2, #8
 800b0c8:	687a      	ldr	r2, [r7, #4]
 800b0ca:	6952      	ldr	r2, [r2, #20]
 800b0cc:	0852      	lsrs	r2, r2, #1
 800b0ce:	3a01      	subs	r2, #1
 800b0d0:	0652      	lsls	r2, r2, #25
 800b0d2:	4311      	orrs	r1, r2
 800b0d4:	687a      	ldr	r2, [r7, #4]
 800b0d6:	6852      	ldr	r2, [r2, #4]
 800b0d8:	3a01      	subs	r2, #1
 800b0da:	0112      	lsls	r2, r2, #4
 800b0dc:	430a      	orrs	r2, r1
 800b0de:	4916      	ldr	r1, [pc, #88]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0e0:	4313      	orrs	r3, r2
 800b0e2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b0e4:	4b14      	ldr	r3, [pc, #80]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	4a13      	ldr	r2, [pc, #76]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b0ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b0ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0f0:	f7f9 ff86 	bl	8005000 <HAL_GetTick>
 800b0f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b0f6:	e009      	b.n	800b10c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b0f8:	f7f9 ff82 	bl	8005000 <HAL_GetTick>
 800b0fc:	4602      	mov	r2, r0
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	1ad3      	subs	r3, r2, r3
 800b102:	2b02      	cmp	r3, #2
 800b104:	d902      	bls.n	800b10c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800b106:	2303      	movs	r3, #3
 800b108:	73fb      	strb	r3, [r7, #15]
          break;
 800b10a:	e005      	b.n	800b118 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b10c:	4b0a      	ldr	r3, [pc, #40]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b114:	2b00      	cmp	r3, #0
 800b116:	d0ef      	beq.n	800b0f8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800b118:	7bfb      	ldrb	r3, [r7, #15]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d106      	bne.n	800b12c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b11e:	4b06      	ldr	r3, [pc, #24]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b120:	695a      	ldr	r2, [r3, #20]
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	699b      	ldr	r3, [r3, #24]
 800b126:	4904      	ldr	r1, [pc, #16]	; (800b138 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b128:	4313      	orrs	r3, r2
 800b12a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b12c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3710      	adds	r7, #16
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
 800b136:	bf00      	nop
 800b138:	40021000 	.word	0x40021000
 800b13c:	07ff800f 	.word	0x07ff800f
 800b140:	ff9f800f 	.word	0xff9f800f
 800b144:	f9ff800f 	.word	0xf9ff800f

0800b148 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b084      	sub	sp, #16
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b150:	2301      	movs	r3, #1
 800b152:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d07f      	beq.n	800b25a <HAL_RTC_Init+0x112>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b160:	b2db      	uxtb	r3, r3
 800b162:	2b00      	cmp	r3, #0
 800b164:	d106      	bne.n	800b174 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2200      	movs	r2, #0
 800b16a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f7f9 fc70 	bl	8004a54 <HAL_RTC_MspInit>
    }
#endif /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800b17a:	605a      	str	r2, [r3, #4]
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	2202      	movs	r2, #2
 800b180:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	22ca      	movs	r2, #202	; 0xca
 800b18a:	625a      	str	r2, [r3, #36]	; 0x24
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	2253      	movs	r2, #83	; 0x53
 800b192:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f000 fa65 	bl	800b664 <RTC_EnterInitMode>
 800b19a:	4603      	mov	r3, r0
 800b19c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b19e:	7bfb      	ldrb	r3, [r7, #15]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d15a      	bne.n	800b25a <HAL_RTC_Init+0x112>
    {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	699b      	ldr	r3, [r3, #24]
 800b1aa:	687a      	ldr	r2, [r7, #4]
 800b1ac:	6812      	ldr	r2, [r2, #0]
 800b1ae:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800b1b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b1b6:	6193      	str	r3, [r2, #24]
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	6999      	ldr	r1, [r3, #24]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	689a      	ldr	r2, [r3, #8]
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	695b      	ldr	r3, [r3, #20]
 800b1c6:	431a      	orrs	r2, r3
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	69db      	ldr	r3, [r3, #28]
 800b1cc:	431a      	orrs	r2, r3
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	430a      	orrs	r2, r1
 800b1d4:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	687a      	ldr	r2, [r7, #4]
 800b1dc:	6912      	ldr	r2, [r2, #16]
 800b1de:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	6919      	ldr	r1, [r3, #16]
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	68db      	ldr	r3, [r3, #12]
 800b1ea:	041a      	lsls	r2, r3, #16
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	430a      	orrs	r2, r1
 800b1f2:	611a      	str	r2, [r3, #16]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800b1f4:	4b1b      	ldr	r3, [pc, #108]	; (800b264 <HAL_RTC_Init+0x11c>)
 800b1f6:	68db      	ldr	r3, [r3, #12]
 800b1f8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b204:	430b      	orrs	r3, r1
 800b206:	4917      	ldr	r1, [pc, #92]	; (800b264 <HAL_RTC_Init+0x11c>)
 800b208:	4313      	orrs	r3, r2
 800b20a:	60cb      	str	r3, [r1, #12]
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b20c:	6878      	ldr	r0, [r7, #4]
 800b20e:	f000 fa5f 	bl	800b6d0 <RTC_ExitInitMode>
 800b212:	4603      	mov	r3, r0
 800b214:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800b216:	7bfb      	ldrb	r3, [r7, #15]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d11e      	bne.n	800b25a <HAL_RTC_Init+0x112>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	699a      	ldr	r2, [r3, #24]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800b22a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	6999      	ldr	r1, [r3, #24]
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	6a1b      	ldr	r3, [r3, #32]
 800b23a:	431a      	orrs	r2, r3
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	699b      	ldr	r3, [r3, #24]
 800b240:	431a      	orrs	r2, r3
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	430a      	orrs	r2, r1
 800b248:	619a      	str	r2, [r3, #24]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	22ff      	movs	r2, #255	; 0xff
 800b250:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	2201      	movs	r2, #1
 800b256:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      }
    }
  }

  return status;
 800b25a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b25c:	4618      	mov	r0, r3
 800b25e:	3710      	adds	r7, #16
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}
 800b264:	40002800 	.word	0x40002800

0800b268 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b268:	b590      	push	{r4, r7, lr}
 800b26a:	b087      	sub	sp, #28
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	60f8      	str	r0, [r7, #12]
 800b270:	60b9      	str	r1, [r7, #8]
 800b272:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b27a:	2b01      	cmp	r3, #1
 800b27c:	d101      	bne.n	800b282 <HAL_RTC_SetTime+0x1a>
 800b27e:	2302      	movs	r3, #2
 800b280:	e08b      	b.n	800b39a <HAL_RTC_SetTime+0x132>
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2201      	movs	r2, #1
 800b286:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	2202      	movs	r2, #2
 800b28e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	22ca      	movs	r2, #202	; 0xca
 800b298:	625a      	str	r2, [r3, #36]	; 0x24
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	2253      	movs	r2, #83	; 0x53
 800b2a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b2a2:	68f8      	ldr	r0, [r7, #12]
 800b2a4:	f000 f9de 	bl	800b664 <RTC_EnterInitMode>
 800b2a8:	4603      	mov	r3, r0
 800b2aa:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b2ac:	7cfb      	ldrb	r3, [r7, #19]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d15e      	bne.n	800b370 <HAL_RTC_SetTime+0x108>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800b2b2:	4b3c      	ldr	r3, [pc, #240]	; (800b3a4 <HAL_RTC_SetTime+0x13c>)
 800b2b4:	68db      	ldr	r3, [r3, #12]
 800b2b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b2ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b2be:	d057      	beq.n	800b370 <HAL_RTC_SetTime+0x108>
    {
      if (Format == RTC_FORMAT_BIN)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d125      	bne.n	800b312 <HAL_RTC_SetTime+0xaa>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800b2c6:	4b37      	ldr	r3, [pc, #220]	; (800b3a4 <HAL_RTC_SetTime+0x13c>)
 800b2c8:	699b      	ldr	r3, [r3, #24]
 800b2ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d102      	bne.n	800b2d8 <HAL_RTC_SetTime+0x70>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	781b      	ldrb	r3, [r3, #0]
 800b2dc:	4618      	mov	r0, r3
 800b2de:	f000 fa35 	bl	800b74c <RTC_ByteToBcd2>
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	785b      	ldrb	r3, [r3, #1]
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	f000 fa2e 	bl	800b74c <RTC_ByteToBcd2>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b2f4:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b2f6:	68bb      	ldr	r3, [r7, #8]
 800b2f8:	789b      	ldrb	r3, [r3, #2]
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f000 fa26 	bl	800b74c <RTC_ByteToBcd2>
 800b300:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b302:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	78db      	ldrb	r3, [r3, #3]
 800b30a:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b30c:	4313      	orrs	r3, r2
 800b30e:	617b      	str	r3, [r7, #20]
 800b310:	e017      	b.n	800b342 <HAL_RTC_SetTime+0xda>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800b312:	4b24      	ldr	r3, [pc, #144]	; (800b3a4 <HAL_RTC_SetTime+0x13c>)
 800b314:	699b      	ldr	r3, [r3, #24]
 800b316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d102      	bne.n	800b324 <HAL_RTC_SetTime+0xbc>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	2200      	movs	r2, #0
 800b322:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	781b      	ldrb	r3, [r3, #0]
 800b328:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	785b      	ldrb	r3, [r3, #1]
 800b32e:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b330:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b332:	68ba      	ldr	r2, [r7, #8]
 800b334:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b336:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	78db      	ldrb	r3, [r3, #3]
 800b33c:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b33e:	4313      	orrs	r3, r2
 800b340:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800b342:	4a18      	ldr	r2, [pc, #96]	; (800b3a4 <HAL_RTC_SetTime+0x13c>)
 800b344:	697b      	ldr	r3, [r7, #20]
 800b346:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b34a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b34e:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 800b350:	4b14      	ldr	r3, [pc, #80]	; (800b3a4 <HAL_RTC_SetTime+0x13c>)
 800b352:	699b      	ldr	r3, [r3, #24]
 800b354:	4a13      	ldr	r2, [pc, #76]	; (800b3a4 <HAL_RTC_SetTime+0x13c>)
 800b356:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b35a:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 800b35c:	4b11      	ldr	r3, [pc, #68]	; (800b3a4 <HAL_RTC_SetTime+0x13c>)
 800b35e:	699a      	ldr	r2, [r3, #24]
 800b360:	68bb      	ldr	r3, [r7, #8]
 800b362:	68d9      	ldr	r1, [r3, #12]
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	691b      	ldr	r3, [r3, #16]
 800b368:	430b      	orrs	r3, r1
 800b36a:	490e      	ldr	r1, [pc, #56]	; (800b3a4 <HAL_RTC_SetTime+0x13c>)
 800b36c:	4313      	orrs	r3, r2
 800b36e:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 800b370:	68f8      	ldr	r0, [r7, #12]
 800b372:	f000 f9ad 	bl	800b6d0 <RTC_ExitInitMode>
 800b376:	4603      	mov	r3, r0
 800b378:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	22ff      	movs	r2, #255	; 0xff
 800b380:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b382:	7cfb      	ldrb	r3, [r7, #19]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d103      	bne.n	800b390 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	2201      	movs	r2, #1
 800b38c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	2200      	movs	r2, #0
 800b394:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800b398:	7cfb      	ldrb	r3, [r7, #19]
}
 800b39a:	4618      	mov	r0, r3
 800b39c:	371c      	adds	r7, #28
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd90      	pop	{r4, r7, pc}
 800b3a2:	bf00      	nop
 800b3a4:	40002800 	.word	0x40002800

0800b3a8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b086      	sub	sp, #24
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	60f8      	str	r0, [r7, #12]
 800b3b0:	60b9      	str	r1, [r7, #8]
 800b3b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(RTC->SSR);
 800b3b4:	4b2c      	ldr	r3, [pc, #176]	; (800b468 <HAL_RTC_GetTime+0xc0>)
 800b3b6:	689a      	ldr	r2, [r3, #8]
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800b3bc:	4b2a      	ldr	r3, [pc, #168]	; (800b468 <HAL_RTC_GetTime+0xc0>)
 800b3be:	68db      	ldr	r3, [r3, #12]
 800b3c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b3c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b3c8:	d049      	beq.n	800b45e <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field*/
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 800b3ca:	4b27      	ldr	r3, [pc, #156]	; (800b468 <HAL_RTC_GetTime+0xc0>)
 800b3cc:	691b      	ldr	r3, [r3, #16]
 800b3ce:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 800b3d6:	4b24      	ldr	r3, [pc, #144]	; (800b468 <HAL_RTC_GetTime+0xc0>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b3de:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b3e2:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	0c1b      	lsrs	r3, r3, #16
 800b3e8:	b2db      	uxtb	r3, r3
 800b3ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b3ee:	b2da      	uxtb	r2, r3
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b3f4:	697b      	ldr	r3, [r7, #20]
 800b3f6:	0a1b      	lsrs	r3, r3, #8
 800b3f8:	b2db      	uxtb	r3, r3
 800b3fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b3fe:	b2da      	uxtb	r2, r3
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800b404:	697b      	ldr	r3, [r7, #20]
 800b406:	b2db      	uxtb	r3, r3
 800b408:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b40c:	b2da      	uxtb	r2, r3
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	0d9b      	lsrs	r3, r3, #22
 800b416:	b2db      	uxtb	r3, r3
 800b418:	f003 0301 	and.w	r3, r3, #1
 800b41c:	b2da      	uxtb	r2, r3
 800b41e:	68bb      	ldr	r3, [r7, #8]
 800b420:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d11a      	bne.n	800b45e <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	4618      	mov	r0, r3
 800b42e:	f000 f9ad 	bl	800b78c <RTC_Bcd2ToByte>
 800b432:	4603      	mov	r3, r0
 800b434:	461a      	mov	r2, r3
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	785b      	ldrb	r3, [r3, #1]
 800b43e:	4618      	mov	r0, r3
 800b440:	f000 f9a4 	bl	800b78c <RTC_Bcd2ToByte>
 800b444:	4603      	mov	r3, r0
 800b446:	461a      	mov	r2, r3
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	789b      	ldrb	r3, [r3, #2]
 800b450:	4618      	mov	r0, r3
 800b452:	f000 f99b 	bl	800b78c <RTC_Bcd2ToByte>
 800b456:	4603      	mov	r3, r0
 800b458:	461a      	mov	r2, r3
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 800b45e:	2300      	movs	r3, #0
}
 800b460:	4618      	mov	r0, r3
 800b462:	3718      	adds	r7, #24
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}
 800b468:	40002800 	.word	0x40002800

0800b46c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b46c:	b590      	push	{r4, r7, lr}
 800b46e:	b087      	sub	sp, #28
 800b470:	af00      	add	r7, sp, #0
 800b472:	60f8      	str	r0, [r7, #12]
 800b474:	60b9      	str	r1, [r7, #8]
 800b476:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b47e:	2b01      	cmp	r3, #1
 800b480:	d101      	bne.n	800b486 <HAL_RTC_SetDate+0x1a>
 800b482:	2302      	movs	r3, #2
 800b484:	e074      	b.n	800b570 <HAL_RTC_SetDate+0x104>
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	2201      	movs	r2, #1
 800b48a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	2202      	movs	r2, #2
 800b492:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d10e      	bne.n	800b4ba <HAL_RTC_SetDate+0x4e>
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	785b      	ldrb	r3, [r3, #1]
 800b4a0:	f003 0310 	and.w	r3, r3, #16
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d008      	beq.n	800b4ba <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	785b      	ldrb	r3, [r3, #1]
 800b4ac:	f023 0310 	bic.w	r3, r3, #16
 800b4b0:	b2db      	uxtb	r3, r3
 800b4b2:	330a      	adds	r3, #10
 800b4b4:	b2da      	uxtb	r2, r3
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d11c      	bne.n	800b4fa <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b4c0:	68bb      	ldr	r3, [r7, #8]
 800b4c2:	78db      	ldrb	r3, [r3, #3]
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	f000 f941 	bl	800b74c <RTC_ByteToBcd2>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	785b      	ldrb	r3, [r3, #1]
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f000 f93a 	bl	800b74c <RTC_ByteToBcd2>
 800b4d8:	4603      	mov	r3, r0
 800b4da:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b4dc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	789b      	ldrb	r3, [r3, #2]
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	f000 f932 	bl	800b74c <RTC_ByteToBcd2>
 800b4e8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b4ea:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	781b      	ldrb	r3, [r3, #0]
 800b4f2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	617b      	str	r3, [r7, #20]
 800b4f8:	e00e      	b.n	800b518 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	78db      	ldrb	r3, [r3, #3]
 800b4fe:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	785b      	ldrb	r3, [r3, #1]
 800b504:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b506:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800b508:	68ba      	ldr	r2, [r7, #8]
 800b50a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b50c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b50e:	68bb      	ldr	r3, [r7, #8]
 800b510:	781b      	ldrb	r3, [r3, #0]
 800b512:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b514:	4313      	orrs	r3, r2
 800b516:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	22ca      	movs	r2, #202	; 0xca
 800b51e:	625a      	str	r2, [r3, #36]	; 0x24
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	2253      	movs	r2, #83	; 0x53
 800b526:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b528:	68f8      	ldr	r0, [r7, #12]
 800b52a:	f000 f89b 	bl	800b664 <RTC_EnterInitMode>
 800b52e:	4603      	mov	r3, r0
 800b530:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b532:	7cfb      	ldrb	r3, [r7, #19]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d10b      	bne.n	800b550 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800b538:	4a0f      	ldr	r2, [pc, #60]	; (800b578 <HAL_RTC_SetDate+0x10c>)
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b540:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b544:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b546:	68f8      	ldr	r0, [r7, #12]
 800b548:	f000 f8c2 	bl	800b6d0 <RTC_ExitInitMode>
 800b54c:	4603      	mov	r3, r0
 800b54e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	22ff      	movs	r2, #255	; 0xff
 800b556:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b558:	7cfb      	ldrb	r3, [r7, #19]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d103      	bne.n	800b566 <HAL_RTC_SetDate+0xfa>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	2201      	movs	r2, #1
 800b562:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	2200      	movs	r2, #0
 800b56a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800b56e:	7cfb      	ldrb	r3, [r7, #19]
}
 800b570:	4618      	mov	r0, r3
 800b572:	371c      	adds	r7, #28
 800b574:	46bd      	mov	sp, r7
 800b576:	bd90      	pop	{r4, r7, pc}
 800b578:	40002800 	.word	0x40002800

0800b57c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b086      	sub	sp, #24
 800b580:	af00      	add	r7, sp, #0
 800b582:	60f8      	str	r0, [r7, #12]
 800b584:	60b9      	str	r1, [r7, #8]
 800b586:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 800b588:	4b22      	ldr	r3, [pc, #136]	; (800b614 <HAL_RTC_GetDate+0x98>)
 800b58a:	685b      	ldr	r3, [r3, #4]
 800b58c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b590:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b594:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800b596:	697b      	ldr	r3, [r7, #20]
 800b598:	0c1b      	lsrs	r3, r3, #16
 800b59a:	b2da      	uxtb	r2, r3
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	0a1b      	lsrs	r3, r3, #8
 800b5a4:	b2db      	uxtb	r3, r3
 800b5a6:	f003 031f 	and.w	r3, r3, #31
 800b5aa:	b2da      	uxtb	r2, r3
 800b5ac:	68bb      	ldr	r3, [r7, #8]
 800b5ae:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800b5b0:	697b      	ldr	r3, [r7, #20]
 800b5b2:	b2db      	uxtb	r3, r3
 800b5b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b5b8:	b2da      	uxtb	r2, r3
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	0b5b      	lsrs	r3, r3, #13
 800b5c2:	b2db      	uxtb	r3, r3
 800b5c4:	f003 0307 	and.w	r3, r3, #7
 800b5c8:	b2da      	uxtb	r2, r3
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d11a      	bne.n	800b60a <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	78db      	ldrb	r3, [r3, #3]
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f000 f8d7 	bl	800b78c <RTC_Bcd2ToByte>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	461a      	mov	r2, r3
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	785b      	ldrb	r3, [r3, #1]
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f000 f8ce 	bl	800b78c <RTC_Bcd2ToByte>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800b5f8:	68bb      	ldr	r3, [r7, #8]
 800b5fa:	789b      	ldrb	r3, [r3, #2]
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	f000 f8c5 	bl	800b78c <RTC_Bcd2ToByte>
 800b602:	4603      	mov	r3, r0
 800b604:	461a      	mov	r2, r3
 800b606:	68bb      	ldr	r3, [r7, #8]
 800b608:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800b60a:	2300      	movs	r3, #0
}
 800b60c:	4618      	mov	r0, r3
 800b60e:	3718      	adds	r7, #24
 800b610:	46bd      	mov	sp, r7
 800b612:	bd80      	pop	{r7, pc}
 800b614:	40002800 	.word	0x40002800

0800b618 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b084      	sub	sp, #16
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	68da      	ldr	r2, [r3, #12]
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b62e:	60da      	str	r2, [r3, #12]
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
#endif

  tickstart = HAL_GetTick();
 800b630:	f7f9 fce6 	bl	8005000 <HAL_GetTick>
 800b634:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b636:	e009      	b.n	800b64c <HAL_RTC_WaitForSynchro+0x34>
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b638:	f7f9 fce2 	bl	8005000 <HAL_GetTick>
 800b63c:	4602      	mov	r2, r0
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	1ad3      	subs	r3, r2, r3
 800b642:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b646:	d901      	bls.n	800b64c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800b648:	2303      	movs	r3, #3
 800b64a:	e007      	b.n	800b65c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	68db      	ldr	r3, [r3, #12]
 800b652:	f003 0320 	and.w	r3, r3, #32
 800b656:	2b00      	cmp	r3, #0
 800b658:	d0ee      	beq.n	800b638 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800b65a:	2300      	movs	r3, #0
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3710      	adds	r7, #16
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}

0800b664 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b66c:	2300      	movs	r3, #0
 800b66e:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	68db      	ldr	r3, [r3, #12]
 800b676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d123      	bne.n	800b6c6 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	68da      	ldr	r2, [r3, #12]
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b68c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b68e:	f7f9 fcb7 	bl	8005000 <HAL_GetTick>
 800b692:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b694:	e00d      	b.n	800b6b2 <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b696:	f7f9 fcb3 	bl	8005000 <HAL_GetTick>
 800b69a:	4602      	mov	r2, r0
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	1ad3      	subs	r3, r2, r3
 800b6a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b6a4:	d905      	bls.n	800b6b2 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800b6a6:	2303      	movs	r3, #3
 800b6a8:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	2203      	movs	r2, #3
 800b6ae:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	68db      	ldr	r3, [r3, #12]
 800b6b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d102      	bne.n	800b6c6 <RTC_EnterInitMode+0x62>
 800b6c0:	7bfb      	ldrb	r3, [r7, #15]
 800b6c2:	2b03      	cmp	r3, #3
 800b6c4:	d1e7      	bne.n	800b696 <RTC_EnterInitMode+0x32>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800b6c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	3710      	adds	r7, #16
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}

0800b6d0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b084      	sub	sp, #16
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b6dc:	4b1a      	ldr	r3, [pc, #104]	; (800b748 <RTC_ExitInitMode+0x78>)
 800b6de:	68db      	ldr	r3, [r3, #12]
 800b6e0:	4a19      	ldr	r2, [pc, #100]	; (800b748 <RTC_ExitInitMode+0x78>)
 800b6e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b6e6:	60d3      	str	r3, [r2, #12]
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b6e8:	4b17      	ldr	r3, [pc, #92]	; (800b748 <RTC_ExitInitMode+0x78>)
 800b6ea:	699b      	ldr	r3, [r3, #24]
 800b6ec:	f003 0320 	and.w	r3, r3, #32
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d10c      	bne.n	800b70e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	f7ff ff8f 	bl	800b618 <HAL_RTC_WaitForSynchro>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d01e      	beq.n	800b73e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2203      	movs	r2, #3
 800b704:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      status = HAL_TIMEOUT;
 800b708:	2303      	movs	r3, #3
 800b70a:	73fb      	strb	r3, [r7, #15]
 800b70c:	e017      	b.n	800b73e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b70e:	4b0e      	ldr	r3, [pc, #56]	; (800b748 <RTC_ExitInitMode+0x78>)
 800b710:	699b      	ldr	r3, [r3, #24]
 800b712:	4a0d      	ldr	r2, [pc, #52]	; (800b748 <RTC_ExitInitMode+0x78>)
 800b714:	f023 0320 	bic.w	r3, r3, #32
 800b718:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f7ff ff7c 	bl	800b618 <HAL_RTC_WaitForSynchro>
 800b720:	4603      	mov	r3, r0
 800b722:	2b00      	cmp	r3, #0
 800b724:	d005      	beq.n	800b732 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2203      	movs	r2, #3
 800b72a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      status = HAL_TIMEOUT;
 800b72e:	2303      	movs	r3, #3
 800b730:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b732:	4b05      	ldr	r3, [pc, #20]	; (800b748 <RTC_ExitInitMode+0x78>)
 800b734:	699b      	ldr	r3, [r3, #24]
 800b736:	4a04      	ldr	r2, [pc, #16]	; (800b748 <RTC_ExitInitMode+0x78>)
 800b738:	f043 0320 	orr.w	r3, r3, #32
 800b73c:	6193      	str	r3, [r2, #24]
  }

  return status;
 800b73e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b740:	4618      	mov	r0, r3
 800b742:	3710      	adds	r7, #16
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}
 800b748:	40002800 	.word	0x40002800

0800b74c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b085      	sub	sp, #20
 800b750:	af00      	add	r7, sp, #0
 800b752:	4603      	mov	r3, r0
 800b754:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b756:	2300      	movs	r3, #0
 800b758:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800b75a:	79fb      	ldrb	r3, [r7, #7]
 800b75c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800b75e:	e005      	b.n	800b76c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	3301      	adds	r3, #1
 800b764:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800b766:	7afb      	ldrb	r3, [r7, #11]
 800b768:	3b0a      	subs	r3, #10
 800b76a:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800b76c:	7afb      	ldrb	r3, [r7, #11]
 800b76e:	2b09      	cmp	r3, #9
 800b770:	d8f6      	bhi.n	800b760 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	b2db      	uxtb	r3, r3
 800b776:	011b      	lsls	r3, r3, #4
 800b778:	b2da      	uxtb	r2, r3
 800b77a:	7afb      	ldrb	r3, [r7, #11]
 800b77c:	4313      	orrs	r3, r2
 800b77e:	b2db      	uxtb	r3, r3
}
 800b780:	4618      	mov	r0, r3
 800b782:	3714      	adds	r7, #20
 800b784:	46bd      	mov	sp, r7
 800b786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78a:	4770      	bx	lr

0800b78c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b085      	sub	sp, #20
 800b790:	af00      	add	r7, sp, #0
 800b792:	4603      	mov	r3, r0
 800b794:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800b796:	79fb      	ldrb	r3, [r7, #7]
 800b798:	091b      	lsrs	r3, r3, #4
 800b79a:	b2db      	uxtb	r3, r3
 800b79c:	461a      	mov	r2, r3
 800b79e:	0092      	lsls	r2, r2, #2
 800b7a0:	4413      	add	r3, r2
 800b7a2:	005b      	lsls	r3, r3, #1
 800b7a4:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800b7a6:	79fb      	ldrb	r3, [r7, #7]
 800b7a8:	f003 030f 	and.w	r3, r3, #15
 800b7ac:	b2da      	uxtb	r2, r3
 800b7ae:	7bfb      	ldrb	r3, [r7, #15]
 800b7b0:	4413      	add	r3, r2
 800b7b2:	b2db      	uxtb	r3, r3
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	3714      	adds	r7, #20
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7be:	4770      	bx	lr

0800b7c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b084      	sub	sp, #16
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d101      	bne.n	800b7d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	e095      	b.n	800b8fe <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d108      	bne.n	800b7ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b7e2:	d009      	beq.n	800b7f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	61da      	str	r2, [r3, #28]
 800b7ea:	e005      	b.n	800b7f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b804:	b2db      	uxtb	r3, r3
 800b806:	2b00      	cmp	r3, #0
 800b808:	d106      	bne.n	800b818 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2200      	movs	r2, #0
 800b80e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b812:	6878      	ldr	r0, [r7, #4]
 800b814:	f7f9 f95c 	bl	8004ad0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2202      	movs	r2, #2
 800b81c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	681a      	ldr	r2, [r3, #0]
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b82e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	68db      	ldr	r3, [r3, #12]
 800b834:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b838:	d902      	bls.n	800b840 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b83a:	2300      	movs	r3, #0
 800b83c:	60fb      	str	r3, [r7, #12]
 800b83e:	e002      	b.n	800b846 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b840:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b844:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	68db      	ldr	r3, [r3, #12]
 800b84a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b84e:	d007      	beq.n	800b860 <HAL_SPI_Init+0xa0>
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	68db      	ldr	r3, [r3, #12]
 800b854:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b858:	d002      	beq.n	800b860 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2200      	movs	r2, #0
 800b85e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	685b      	ldr	r3, [r3, #4]
 800b864:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	689b      	ldr	r3, [r3, #8]
 800b86c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b870:	431a      	orrs	r2, r3
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	691b      	ldr	r3, [r3, #16]
 800b876:	f003 0302 	and.w	r3, r3, #2
 800b87a:	431a      	orrs	r2, r3
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	695b      	ldr	r3, [r3, #20]
 800b880:	f003 0301 	and.w	r3, r3, #1
 800b884:	431a      	orrs	r2, r3
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	699b      	ldr	r3, [r3, #24]
 800b88a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b88e:	431a      	orrs	r2, r3
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	69db      	ldr	r3, [r3, #28]
 800b894:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b898:	431a      	orrs	r2, r3
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6a1b      	ldr	r3, [r3, #32]
 800b89e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8a2:	ea42 0103 	orr.w	r1, r2, r3
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8aa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	430a      	orrs	r2, r1
 800b8b4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	699b      	ldr	r3, [r3, #24]
 800b8ba:	0c1b      	lsrs	r3, r3, #16
 800b8bc:	f003 0204 	and.w	r2, r3, #4
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8c4:	f003 0310 	and.w	r3, r3, #16
 800b8c8:	431a      	orrs	r2, r3
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8ce:	f003 0308 	and.w	r3, r3, #8
 800b8d2:	431a      	orrs	r2, r3
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	68db      	ldr	r3, [r3, #12]
 800b8d8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800b8dc:	ea42 0103 	orr.w	r1, r2, r3
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	430a      	orrs	r2, r1
 800b8ec:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b8fc:	2300      	movs	r3, #0
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3710      	adds	r7, #16
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}

0800b906 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b906:	b580      	push	{r7, lr}
 800b908:	b088      	sub	sp, #32
 800b90a:	af00      	add	r7, sp, #0
 800b90c:	60f8      	str	r0, [r7, #12]
 800b90e:	60b9      	str	r1, [r7, #8]
 800b910:	603b      	str	r3, [r7, #0]
 800b912:	4613      	mov	r3, r2
 800b914:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b916:	2300      	movs	r3, #0
 800b918:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b920:	2b01      	cmp	r3, #1
 800b922:	d101      	bne.n	800b928 <HAL_SPI_Transmit+0x22>
 800b924:	2302      	movs	r3, #2
 800b926:	e158      	b.n	800bbda <HAL_SPI_Transmit+0x2d4>
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2201      	movs	r2, #1
 800b92c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b930:	f7f9 fb66 	bl	8005000 <HAL_GetTick>
 800b934:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b936:	88fb      	ldrh	r3, [r7, #6]
 800b938:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b940:	b2db      	uxtb	r3, r3
 800b942:	2b01      	cmp	r3, #1
 800b944:	d002      	beq.n	800b94c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b946:	2302      	movs	r3, #2
 800b948:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b94a:	e13d      	b.n	800bbc8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d002      	beq.n	800b958 <HAL_SPI_Transmit+0x52>
 800b952:	88fb      	ldrh	r3, [r7, #6]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d102      	bne.n	800b95e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b958:	2301      	movs	r3, #1
 800b95a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b95c:	e134      	b.n	800bbc8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	2203      	movs	r2, #3
 800b962:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2200      	movs	r2, #0
 800b96a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	68ba      	ldr	r2, [r7, #8]
 800b970:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	88fa      	ldrh	r2, [r7, #6]
 800b976:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	88fa      	ldrh	r2, [r7, #6]
 800b97c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	2200      	movs	r2, #0
 800b982:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	2200      	movs	r2, #0
 800b988:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	2200      	movs	r2, #0
 800b990:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2200      	movs	r2, #0
 800b998:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	2200      	movs	r2, #0
 800b99e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	689b      	ldr	r3, [r3, #8]
 800b9a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b9a8:	d10f      	bne.n	800b9ca <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	681a      	ldr	r2, [r3, #0]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b9b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	681a      	ldr	r2, [r3, #0]
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b9c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9d4:	2b40      	cmp	r3, #64	; 0x40
 800b9d6:	d007      	beq.n	800b9e8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	681a      	ldr	r2, [r3, #0]
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	68db      	ldr	r3, [r3, #12]
 800b9ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b9f0:	d94b      	bls.n	800ba8a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	685b      	ldr	r3, [r3, #4]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d002      	beq.n	800ba00 <HAL_SPI_Transmit+0xfa>
 800b9fa:	8afb      	ldrh	r3, [r7, #22]
 800b9fc:	2b01      	cmp	r3, #1
 800b9fe:	d13e      	bne.n	800ba7e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba04:	881a      	ldrh	r2, [r3, #0]
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba10:	1c9a      	adds	r2, r3, #2
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba1a:	b29b      	uxth	r3, r3
 800ba1c:	3b01      	subs	r3, #1
 800ba1e:	b29a      	uxth	r2, r3
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ba24:	e02b      	b.n	800ba7e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	689b      	ldr	r3, [r3, #8]
 800ba2c:	f003 0302 	and.w	r3, r3, #2
 800ba30:	2b02      	cmp	r3, #2
 800ba32:	d112      	bne.n	800ba5a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba38:	881a      	ldrh	r2, [r3, #0]
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba44:	1c9a      	adds	r2, r3, #2
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba4e:	b29b      	uxth	r3, r3
 800ba50:	3b01      	subs	r3, #1
 800ba52:	b29a      	uxth	r2, r3
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ba58:	e011      	b.n	800ba7e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ba5a:	f7f9 fad1 	bl	8005000 <HAL_GetTick>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	69bb      	ldr	r3, [r7, #24]
 800ba62:	1ad3      	subs	r3, r2, r3
 800ba64:	683a      	ldr	r2, [r7, #0]
 800ba66:	429a      	cmp	r2, r3
 800ba68:	d803      	bhi.n	800ba72 <HAL_SPI_Transmit+0x16c>
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba70:	d102      	bne.n	800ba78 <HAL_SPI_Transmit+0x172>
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d102      	bne.n	800ba7e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800ba78:	2303      	movs	r3, #3
 800ba7a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ba7c:	e0a4      	b.n	800bbc8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba82:	b29b      	uxth	r3, r3
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d1ce      	bne.n	800ba26 <HAL_SPI_Transmit+0x120>
 800ba88:	e07c      	b.n	800bb84 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	685b      	ldr	r3, [r3, #4]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d002      	beq.n	800ba98 <HAL_SPI_Transmit+0x192>
 800ba92:	8afb      	ldrh	r3, [r7, #22]
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	d170      	bne.n	800bb7a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ba9c:	b29b      	uxth	r3, r3
 800ba9e:	2b01      	cmp	r3, #1
 800baa0:	d912      	bls.n	800bac8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baa6:	881a      	ldrh	r2, [r3, #0]
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bab2:	1c9a      	adds	r2, r3, #2
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800babc:	b29b      	uxth	r3, r3
 800babe:	3b02      	subs	r3, #2
 800bac0:	b29a      	uxth	r2, r3
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bac6:	e058      	b.n	800bb7a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	330c      	adds	r3, #12
 800bad2:	7812      	ldrb	r2, [r2, #0]
 800bad4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bada:	1c5a      	adds	r2, r3, #1
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bae4:	b29b      	uxth	r3, r3
 800bae6:	3b01      	subs	r3, #1
 800bae8:	b29a      	uxth	r2, r3
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800baee:	e044      	b.n	800bb7a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	689b      	ldr	r3, [r3, #8]
 800baf6:	f003 0302 	and.w	r3, r3, #2
 800bafa:	2b02      	cmp	r3, #2
 800bafc:	d12b      	bne.n	800bb56 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb02:	b29b      	uxth	r3, r3
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	d912      	bls.n	800bb2e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb0c:	881a      	ldrh	r2, [r3, #0]
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb18:	1c9a      	adds	r2, r3, #2
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb22:	b29b      	uxth	r3, r3
 800bb24:	3b02      	subs	r3, #2
 800bb26:	b29a      	uxth	r2, r3
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb2c:	e025      	b.n	800bb7a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	330c      	adds	r3, #12
 800bb38:	7812      	ldrb	r2, [r2, #0]
 800bb3a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb40:	1c5a      	adds	r2, r3, #1
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb4a:	b29b      	uxth	r3, r3
 800bb4c:	3b01      	subs	r3, #1
 800bb4e:	b29a      	uxth	r2, r3
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bb54:	e011      	b.n	800bb7a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb56:	f7f9 fa53 	bl	8005000 <HAL_GetTick>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	69bb      	ldr	r3, [r7, #24]
 800bb5e:	1ad3      	subs	r3, r2, r3
 800bb60:	683a      	ldr	r2, [r7, #0]
 800bb62:	429a      	cmp	r2, r3
 800bb64:	d803      	bhi.n	800bb6e <HAL_SPI_Transmit+0x268>
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bb6c:	d102      	bne.n	800bb74 <HAL_SPI_Transmit+0x26e>
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d102      	bne.n	800bb7a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800bb74:	2303      	movs	r3, #3
 800bb76:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bb78:	e026      	b.n	800bbc8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb7e:	b29b      	uxth	r3, r3
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d1b5      	bne.n	800baf0 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bb84:	69ba      	ldr	r2, [r7, #24]
 800bb86:	6839      	ldr	r1, [r7, #0]
 800bb88:	68f8      	ldr	r0, [r7, #12]
 800bb8a:	f000 fb5b 	bl	800c244 <SPI_EndRxTxTransaction>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d002      	beq.n	800bb9a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	2220      	movs	r2, #32
 800bb98:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	689b      	ldr	r3, [r3, #8]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d10a      	bne.n	800bbb8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bba2:	2300      	movs	r3, #0
 800bba4:	613b      	str	r3, [r7, #16]
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	68db      	ldr	r3, [r3, #12]
 800bbac:	613b      	str	r3, [r7, #16]
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	689b      	ldr	r3, [r3, #8]
 800bbb4:	613b      	str	r3, [r7, #16]
 800bbb6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d002      	beq.n	800bbc6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	77fb      	strb	r3, [r7, #31]
 800bbc4:	e000      	b.n	800bbc8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800bbc6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2201      	movs	r2, #1
 800bbcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bbd8:	7ffb      	ldrb	r3, [r7, #31]
}
 800bbda:	4618      	mov	r0, r3
 800bbdc:	3720      	adds	r7, #32
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	bd80      	pop	{r7, pc}

0800bbe2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bbe2:	b580      	push	{r7, lr}
 800bbe4:	b08a      	sub	sp, #40	; 0x28
 800bbe6:	af00      	add	r7, sp, #0
 800bbe8:	60f8      	str	r0, [r7, #12]
 800bbea:	60b9      	str	r1, [r7, #8]
 800bbec:	607a      	str	r2, [r7, #4]
 800bbee:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d101      	bne.n	800bc08 <HAL_SPI_TransmitReceive+0x26>
 800bc04:	2302      	movs	r3, #2
 800bc06:	e1fb      	b.n	800c000 <HAL_SPI_TransmitReceive+0x41e>
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bc10:	f7f9 f9f6 	bl	8005000 <HAL_GetTick>
 800bc14:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bc1c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	685b      	ldr	r3, [r3, #4]
 800bc22:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800bc24:	887b      	ldrh	r3, [r7, #2]
 800bc26:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800bc28:	887b      	ldrh	r3, [r7, #2]
 800bc2a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bc2c:	7efb      	ldrb	r3, [r7, #27]
 800bc2e:	2b01      	cmp	r3, #1
 800bc30:	d00e      	beq.n	800bc50 <HAL_SPI_TransmitReceive+0x6e>
 800bc32:	697b      	ldr	r3, [r7, #20]
 800bc34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bc38:	d106      	bne.n	800bc48 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	689b      	ldr	r3, [r3, #8]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d102      	bne.n	800bc48 <HAL_SPI_TransmitReceive+0x66>
 800bc42:	7efb      	ldrb	r3, [r7, #27]
 800bc44:	2b04      	cmp	r3, #4
 800bc46:	d003      	beq.n	800bc50 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800bc48:	2302      	movs	r3, #2
 800bc4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800bc4e:	e1cd      	b.n	800bfec <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bc50:	68bb      	ldr	r3, [r7, #8]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d005      	beq.n	800bc62 <HAL_SPI_TransmitReceive+0x80>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d002      	beq.n	800bc62 <HAL_SPI_TransmitReceive+0x80>
 800bc5c:	887b      	ldrh	r3, [r7, #2]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d103      	bne.n	800bc6a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800bc62:	2301      	movs	r3, #1
 800bc64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800bc68:	e1c0      	b.n	800bfec <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	2b04      	cmp	r3, #4
 800bc74:	d003      	beq.n	800bc7e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	2205      	movs	r2, #5
 800bc7a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	2200      	movs	r2, #0
 800bc82:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	687a      	ldr	r2, [r7, #4]
 800bc88:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	887a      	ldrh	r2, [r7, #2]
 800bc8e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	887a      	ldrh	r2, [r7, #2]
 800bc96:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	68ba      	ldr	r2, [r7, #8]
 800bc9e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	887a      	ldrh	r2, [r7, #2]
 800bca4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	887a      	ldrh	r2, [r7, #2]
 800bcaa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	68db      	ldr	r3, [r3, #12]
 800bcbc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bcc0:	d802      	bhi.n	800bcc8 <HAL_SPI_TransmitReceive+0xe6>
 800bcc2:	8a3b      	ldrh	r3, [r7, #16]
 800bcc4:	2b01      	cmp	r3, #1
 800bcc6:	d908      	bls.n	800bcda <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	685a      	ldr	r2, [r3, #4]
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bcd6:	605a      	str	r2, [r3, #4]
 800bcd8:	e007      	b.n	800bcea <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	685a      	ldr	r2, [r3, #4]
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bce8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcf4:	2b40      	cmp	r3, #64	; 0x40
 800bcf6:	d007      	beq.n	800bd08 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	681a      	ldr	r2, [r3, #0]
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bd06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	68db      	ldr	r3, [r3, #12]
 800bd0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bd10:	d97c      	bls.n	800be0c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	685b      	ldr	r3, [r3, #4]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d002      	beq.n	800bd20 <HAL_SPI_TransmitReceive+0x13e>
 800bd1a:	8a7b      	ldrh	r3, [r7, #18]
 800bd1c:	2b01      	cmp	r3, #1
 800bd1e:	d169      	bne.n	800bdf4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd24:	881a      	ldrh	r2, [r3, #0]
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd30:	1c9a      	adds	r2, r3, #2
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd3a:	b29b      	uxth	r3, r3
 800bd3c:	3b01      	subs	r3, #1
 800bd3e:	b29a      	uxth	r2, r3
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bd44:	e056      	b.n	800bdf4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	689b      	ldr	r3, [r3, #8]
 800bd4c:	f003 0302 	and.w	r3, r3, #2
 800bd50:	2b02      	cmp	r3, #2
 800bd52:	d11b      	bne.n	800bd8c <HAL_SPI_TransmitReceive+0x1aa>
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd58:	b29b      	uxth	r3, r3
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d016      	beq.n	800bd8c <HAL_SPI_TransmitReceive+0x1aa>
 800bd5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd60:	2b01      	cmp	r3, #1
 800bd62:	d113      	bne.n	800bd8c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd68:	881a      	ldrh	r2, [r3, #0]
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd74:	1c9a      	adds	r2, r3, #2
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd7e:	b29b      	uxth	r3, r3
 800bd80:	3b01      	subs	r3, #1
 800bd82:	b29a      	uxth	r2, r3
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	689b      	ldr	r3, [r3, #8]
 800bd92:	f003 0301 	and.w	r3, r3, #1
 800bd96:	2b01      	cmp	r3, #1
 800bd98:	d11c      	bne.n	800bdd4 <HAL_SPI_TransmitReceive+0x1f2>
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bda0:	b29b      	uxth	r3, r3
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d016      	beq.n	800bdd4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	68da      	ldr	r2, [r3, #12]
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdb0:	b292      	uxth	r2, r2
 800bdb2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdb8:	1c9a      	adds	r2, r3, #2
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bdc4:	b29b      	uxth	r3, r3
 800bdc6:	3b01      	subs	r3, #1
 800bdc8:	b29a      	uxth	r2, r3
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bdd0:	2301      	movs	r3, #1
 800bdd2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bdd4:	f7f9 f914 	bl	8005000 <HAL_GetTick>
 800bdd8:	4602      	mov	r2, r0
 800bdda:	69fb      	ldr	r3, [r7, #28]
 800bddc:	1ad3      	subs	r3, r2, r3
 800bdde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d807      	bhi.n	800bdf4 <HAL_SPI_TransmitReceive+0x212>
 800bde4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bde6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bdea:	d003      	beq.n	800bdf4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800bdec:	2303      	movs	r3, #3
 800bdee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800bdf2:	e0fb      	b.n	800bfec <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdf8:	b29b      	uxth	r3, r3
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d1a3      	bne.n	800bd46 <HAL_SPI_TransmitReceive+0x164>
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800be04:	b29b      	uxth	r3, r3
 800be06:	2b00      	cmp	r3, #0
 800be08:	d19d      	bne.n	800bd46 <HAL_SPI_TransmitReceive+0x164>
 800be0a:	e0df      	b.n	800bfcc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	685b      	ldr	r3, [r3, #4]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d003      	beq.n	800be1c <HAL_SPI_TransmitReceive+0x23a>
 800be14:	8a7b      	ldrh	r3, [r7, #18]
 800be16:	2b01      	cmp	r3, #1
 800be18:	f040 80cb 	bne.w	800bfb2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be20:	b29b      	uxth	r3, r3
 800be22:	2b01      	cmp	r3, #1
 800be24:	d912      	bls.n	800be4c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be2a:	881a      	ldrh	r2, [r3, #0]
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be36:	1c9a      	adds	r2, r3, #2
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be40:	b29b      	uxth	r3, r3
 800be42:	3b02      	subs	r3, #2
 800be44:	b29a      	uxth	r2, r3
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	87da      	strh	r2, [r3, #62]	; 0x3e
 800be4a:	e0b2      	b.n	800bfb2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	330c      	adds	r3, #12
 800be56:	7812      	ldrb	r2, [r2, #0]
 800be58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be5e:	1c5a      	adds	r2, r3, #1
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be68:	b29b      	uxth	r3, r3
 800be6a:	3b01      	subs	r3, #1
 800be6c:	b29a      	uxth	r2, r3
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800be72:	e09e      	b.n	800bfb2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	689b      	ldr	r3, [r3, #8]
 800be7a:	f003 0302 	and.w	r3, r3, #2
 800be7e:	2b02      	cmp	r3, #2
 800be80:	d134      	bne.n	800beec <HAL_SPI_TransmitReceive+0x30a>
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be86:	b29b      	uxth	r3, r3
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d02f      	beq.n	800beec <HAL_SPI_TransmitReceive+0x30a>
 800be8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be8e:	2b01      	cmp	r3, #1
 800be90:	d12c      	bne.n	800beec <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be96:	b29b      	uxth	r3, r3
 800be98:	2b01      	cmp	r3, #1
 800be9a:	d912      	bls.n	800bec2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bea0:	881a      	ldrh	r2, [r3, #0]
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800beac:	1c9a      	adds	r2, r3, #2
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800beb6:	b29b      	uxth	r3, r3
 800beb8:	3b02      	subs	r3, #2
 800beba:	b29a      	uxth	r2, r3
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bec0:	e012      	b.n	800bee8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	330c      	adds	r3, #12
 800becc:	7812      	ldrb	r2, [r2, #0]
 800bece:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bed4:	1c5a      	adds	r2, r3, #1
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bede:	b29b      	uxth	r3, r3
 800bee0:	3b01      	subs	r3, #1
 800bee2:	b29a      	uxth	r2, r3
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bee8:	2300      	movs	r3, #0
 800beea:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	689b      	ldr	r3, [r3, #8]
 800bef2:	f003 0301 	and.w	r3, r3, #1
 800bef6:	2b01      	cmp	r3, #1
 800bef8:	d148      	bne.n	800bf8c <HAL_SPI_TransmitReceive+0x3aa>
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bf00:	b29b      	uxth	r3, r3
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d042      	beq.n	800bf8c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bf0c:	b29b      	uxth	r3, r3
 800bf0e:	2b01      	cmp	r3, #1
 800bf10:	d923      	bls.n	800bf5a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	68da      	ldr	r2, [r3, #12]
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf1c:	b292      	uxth	r2, r2
 800bf1e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf24:	1c9a      	adds	r2, r3, #2
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bf30:	b29b      	uxth	r3, r3
 800bf32:	3b02      	subs	r3, #2
 800bf34:	b29a      	uxth	r2, r3
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	2b01      	cmp	r3, #1
 800bf46:	d81f      	bhi.n	800bf88 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	685a      	ldr	r2, [r3, #4]
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bf56:	605a      	str	r2, [r3, #4]
 800bf58:	e016      	b.n	800bf88 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	f103 020c 	add.w	r2, r3, #12
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf66:	7812      	ldrb	r2, [r2, #0]
 800bf68:	b2d2      	uxtb	r2, r2
 800bf6a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf70:	1c5a      	adds	r2, r3, #1
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bf7c:	b29b      	uxth	r3, r3
 800bf7e:	3b01      	subs	r3, #1
 800bf80:	b29a      	uxth	r2, r3
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bf88:	2301      	movs	r3, #1
 800bf8a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800bf8c:	f7f9 f838 	bl	8005000 <HAL_GetTick>
 800bf90:	4602      	mov	r2, r0
 800bf92:	69fb      	ldr	r3, [r7, #28]
 800bf94:	1ad3      	subs	r3, r2, r3
 800bf96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf98:	429a      	cmp	r2, r3
 800bf9a:	d803      	bhi.n	800bfa4 <HAL_SPI_TransmitReceive+0x3c2>
 800bf9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bfa2:	d102      	bne.n	800bfaa <HAL_SPI_TransmitReceive+0x3c8>
 800bfa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d103      	bne.n	800bfb2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800bfaa:	2303      	movs	r3, #3
 800bfac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800bfb0:	e01c      	b.n	800bfec <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bfb6:	b29b      	uxth	r3, r3
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	f47f af5b 	bne.w	800be74 <HAL_SPI_TransmitReceive+0x292>
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800bfc4:	b29b      	uxth	r3, r3
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	f47f af54 	bne.w	800be74 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bfcc:	69fa      	ldr	r2, [r7, #28]
 800bfce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bfd0:	68f8      	ldr	r0, [r7, #12]
 800bfd2:	f000 f937 	bl	800c244 <SPI_EndRxTxTransaction>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d006      	beq.n	800bfea <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	2220      	movs	r2, #32
 800bfe6:	661a      	str	r2, [r3, #96]	; 0x60
 800bfe8:	e000      	b.n	800bfec <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800bfea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2201      	movs	r2, #1
 800bff0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	2200      	movs	r2, #0
 800bff8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800bffc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800c000:	4618      	mov	r0, r3
 800c002:	3728      	adds	r7, #40	; 0x28
 800c004:	46bd      	mov	sp, r7
 800c006:	bd80      	pop	{r7, pc}

0800c008 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c008:	b580      	push	{r7, lr}
 800c00a:	b088      	sub	sp, #32
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	60f8      	str	r0, [r7, #12]
 800c010:	60b9      	str	r1, [r7, #8]
 800c012:	603b      	str	r3, [r7, #0]
 800c014:	4613      	mov	r3, r2
 800c016:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c018:	f7f8 fff2 	bl	8005000 <HAL_GetTick>
 800c01c:	4602      	mov	r2, r0
 800c01e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c020:	1a9b      	subs	r3, r3, r2
 800c022:	683a      	ldr	r2, [r7, #0]
 800c024:	4413      	add	r3, r2
 800c026:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c028:	f7f8 ffea 	bl	8005000 <HAL_GetTick>
 800c02c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c02e:	4b39      	ldr	r3, [pc, #228]	; (800c114 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	015b      	lsls	r3, r3, #5
 800c034:	0d1b      	lsrs	r3, r3, #20
 800c036:	69fa      	ldr	r2, [r7, #28]
 800c038:	fb02 f303 	mul.w	r3, r2, r3
 800c03c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c03e:	e054      	b.n	800c0ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c046:	d050      	beq.n	800c0ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c048:	f7f8 ffda 	bl	8005000 <HAL_GetTick>
 800c04c:	4602      	mov	r2, r0
 800c04e:	69bb      	ldr	r3, [r7, #24]
 800c050:	1ad3      	subs	r3, r2, r3
 800c052:	69fa      	ldr	r2, [r7, #28]
 800c054:	429a      	cmp	r2, r3
 800c056:	d902      	bls.n	800c05e <SPI_WaitFlagStateUntilTimeout+0x56>
 800c058:	69fb      	ldr	r3, [r7, #28]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d13d      	bne.n	800c0da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	685a      	ldr	r2, [r3, #4]
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c06c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	685b      	ldr	r3, [r3, #4]
 800c072:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c076:	d111      	bne.n	800c09c <SPI_WaitFlagStateUntilTimeout+0x94>
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	689b      	ldr	r3, [r3, #8]
 800c07c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c080:	d004      	beq.n	800c08c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	689b      	ldr	r3, [r3, #8]
 800c086:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c08a:	d107      	bne.n	800c09c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	681a      	ldr	r2, [r3, #0]
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c09a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c0a4:	d10f      	bne.n	800c0c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	681a      	ldr	r2, [r3, #0]
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c0b4:	601a      	str	r2, [r3, #0]
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c0c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	2201      	movs	r2, #1
 800c0ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c0d6:	2303      	movs	r3, #3
 800c0d8:	e017      	b.n	800c10a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c0da:	697b      	ldr	r3, [r7, #20]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d101      	bne.n	800c0e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c0e4:	697b      	ldr	r3, [r7, #20]
 800c0e6:	3b01      	subs	r3, #1
 800c0e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	689a      	ldr	r2, [r3, #8]
 800c0f0:	68bb      	ldr	r3, [r7, #8]
 800c0f2:	4013      	ands	r3, r2
 800c0f4:	68ba      	ldr	r2, [r7, #8]
 800c0f6:	429a      	cmp	r2, r3
 800c0f8:	bf0c      	ite	eq
 800c0fa:	2301      	moveq	r3, #1
 800c0fc:	2300      	movne	r3, #0
 800c0fe:	b2db      	uxtb	r3, r3
 800c100:	461a      	mov	r2, r3
 800c102:	79fb      	ldrb	r3, [r7, #7]
 800c104:	429a      	cmp	r2, r3
 800c106:	d19b      	bne.n	800c040 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c108:	2300      	movs	r3, #0
}
 800c10a:	4618      	mov	r0, r3
 800c10c:	3720      	adds	r7, #32
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}
 800c112:	bf00      	nop
 800c114:	20000208 	.word	0x20000208

0800c118 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b08a      	sub	sp, #40	; 0x28
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	60f8      	str	r0, [r7, #12]
 800c120:	60b9      	str	r1, [r7, #8]
 800c122:	607a      	str	r2, [r7, #4]
 800c124:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c126:	2300      	movs	r3, #0
 800c128:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c12a:	f7f8 ff69 	bl	8005000 <HAL_GetTick>
 800c12e:	4602      	mov	r2, r0
 800c130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c132:	1a9b      	subs	r3, r3, r2
 800c134:	683a      	ldr	r2, [r7, #0]
 800c136:	4413      	add	r3, r2
 800c138:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c13a:	f7f8 ff61 	bl	8005000 <HAL_GetTick>
 800c13e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	330c      	adds	r3, #12
 800c146:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c148:	4b3d      	ldr	r3, [pc, #244]	; (800c240 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c14a:	681a      	ldr	r2, [r3, #0]
 800c14c:	4613      	mov	r3, r2
 800c14e:	009b      	lsls	r3, r3, #2
 800c150:	4413      	add	r3, r2
 800c152:	00da      	lsls	r2, r3, #3
 800c154:	1ad3      	subs	r3, r2, r3
 800c156:	0d1b      	lsrs	r3, r3, #20
 800c158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c15a:	fb02 f303 	mul.w	r3, r2, r3
 800c15e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c160:	e060      	b.n	800c224 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c168:	d107      	bne.n	800c17a <SPI_WaitFifoStateUntilTimeout+0x62>
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d104      	bne.n	800c17a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c170:	69fb      	ldr	r3, [r7, #28]
 800c172:	781b      	ldrb	r3, [r3, #0]
 800c174:	b2db      	uxtb	r3, r3
 800c176:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c178:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c17a:	683b      	ldr	r3, [r7, #0]
 800c17c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c180:	d050      	beq.n	800c224 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c182:	f7f8 ff3d 	bl	8005000 <HAL_GetTick>
 800c186:	4602      	mov	r2, r0
 800c188:	6a3b      	ldr	r3, [r7, #32]
 800c18a:	1ad3      	subs	r3, r2, r3
 800c18c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c18e:	429a      	cmp	r2, r3
 800c190:	d902      	bls.n	800c198 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c194:	2b00      	cmp	r3, #0
 800c196:	d13d      	bne.n	800c214 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	685a      	ldr	r2, [r3, #4]
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c1a6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	685b      	ldr	r3, [r3, #4]
 800c1ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c1b0:	d111      	bne.n	800c1d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	689b      	ldr	r3, [r3, #8]
 800c1b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1ba:	d004      	beq.n	800c1c6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	689b      	ldr	r3, [r3, #8]
 800c1c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c1c4:	d107      	bne.n	800c1d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	681a      	ldr	r2, [r3, #0]
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c1d4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c1da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c1de:	d10f      	bne.n	800c200 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	681a      	ldr	r2, [r3, #0]
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c1ee:	601a      	str	r2, [r3, #0]
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	681a      	ldr	r2, [r3, #0]
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c1fe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2201      	movs	r2, #1
 800c204:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	2200      	movs	r2, #0
 800c20c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c210:	2303      	movs	r3, #3
 800c212:	e010      	b.n	800c236 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c214:	69bb      	ldr	r3, [r7, #24]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d101      	bne.n	800c21e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c21a:	2300      	movs	r3, #0
 800c21c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800c21e:	69bb      	ldr	r3, [r7, #24]
 800c220:	3b01      	subs	r3, #1
 800c222:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	689a      	ldr	r2, [r3, #8]
 800c22a:	68bb      	ldr	r3, [r7, #8]
 800c22c:	4013      	ands	r3, r2
 800c22e:	687a      	ldr	r2, [r7, #4]
 800c230:	429a      	cmp	r2, r3
 800c232:	d196      	bne.n	800c162 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c234:	2300      	movs	r3, #0
}
 800c236:	4618      	mov	r0, r3
 800c238:	3728      	adds	r7, #40	; 0x28
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}
 800c23e:	bf00      	nop
 800c240:	20000208 	.word	0x20000208

0800c244 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b086      	sub	sp, #24
 800c248:	af02      	add	r7, sp, #8
 800c24a:	60f8      	str	r0, [r7, #12]
 800c24c:	60b9      	str	r1, [r7, #8]
 800c24e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	9300      	str	r3, [sp, #0]
 800c254:	68bb      	ldr	r3, [r7, #8]
 800c256:	2200      	movs	r2, #0
 800c258:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800c25c:	68f8      	ldr	r0, [r7, #12]
 800c25e:	f7ff ff5b 	bl	800c118 <SPI_WaitFifoStateUntilTimeout>
 800c262:	4603      	mov	r3, r0
 800c264:	2b00      	cmp	r3, #0
 800c266:	d007      	beq.n	800c278 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c26c:	f043 0220 	orr.w	r2, r3, #32
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c274:	2303      	movs	r3, #3
 800c276:	e027      	b.n	800c2c8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	9300      	str	r3, [sp, #0]
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	2200      	movs	r2, #0
 800c280:	2180      	movs	r1, #128	; 0x80
 800c282:	68f8      	ldr	r0, [r7, #12]
 800c284:	f7ff fec0 	bl	800c008 <SPI_WaitFlagStateUntilTimeout>
 800c288:	4603      	mov	r3, r0
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d007      	beq.n	800c29e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c292:	f043 0220 	orr.w	r2, r3, #32
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c29a:	2303      	movs	r3, #3
 800c29c:	e014      	b.n	800c2c8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	9300      	str	r3, [sp, #0]
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c2aa:	68f8      	ldr	r0, [r7, #12]
 800c2ac:	f7ff ff34 	bl	800c118 <SPI_WaitFifoStateUntilTimeout>
 800c2b0:	4603      	mov	r3, r0
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d007      	beq.n	800c2c6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c2ba:	f043 0220 	orr.w	r2, r3, #32
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c2c2:	2303      	movs	r3, #3
 800c2c4:	e000      	b.n	800c2c8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c2c6:	2300      	movs	r3, #0
}
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	3710      	adds	r7, #16
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	bd80      	pop	{r7, pc}

0800c2d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b082      	sub	sp, #8
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d101      	bne.n	800c2e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	e049      	b.n	800c376 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c2e8:	b2db      	uxtb	r3, r3
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d106      	bne.n	800c2fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f7f8 fc3e 	bl	8004b78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2202      	movs	r2, #2
 800c300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681a      	ldr	r2, [r3, #0]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	3304      	adds	r3, #4
 800c30c:	4619      	mov	r1, r3
 800c30e:	4610      	mov	r0, r2
 800c310:	f000 fb1e 	bl	800c950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2201      	movs	r2, #1
 800c318:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2201      	movs	r2, #1
 800c320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2201      	movs	r2, #1
 800c328:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2201      	movs	r2, #1
 800c330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2201      	movs	r2, #1
 800c338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2201      	movs	r2, #1
 800c340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	2201      	movs	r2, #1
 800c348:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2201      	movs	r2, #1
 800c350:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2201      	movs	r2, #1
 800c358:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	2201      	movs	r2, #1
 800c360:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	2201      	movs	r2, #1
 800c368:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2201      	movs	r2, #1
 800c370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c374:	2300      	movs	r3, #0
}
 800c376:	4618      	mov	r0, r3
 800c378:	3708      	adds	r7, #8
 800c37a:	46bd      	mov	sp, r7
 800c37c:	bd80      	pop	{r7, pc}
	...

0800c380 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c380:	b480      	push	{r7}
 800c382:	b085      	sub	sp, #20
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	2b01      	cmp	r3, #1
 800c392:	d001      	beq.n	800c398 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c394:	2301      	movs	r3, #1
 800c396:	e047      	b.n	800c428 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2202      	movs	r2, #2
 800c39c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	4a23      	ldr	r2, [pc, #140]	; (800c434 <HAL_TIM_Base_Start+0xb4>)
 800c3a6:	4293      	cmp	r3, r2
 800c3a8:	d01d      	beq.n	800c3e6 <HAL_TIM_Base_Start+0x66>
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3b2:	d018      	beq.n	800c3e6 <HAL_TIM_Base_Start+0x66>
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4a1f      	ldr	r2, [pc, #124]	; (800c438 <HAL_TIM_Base_Start+0xb8>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	d013      	beq.n	800c3e6 <HAL_TIM_Base_Start+0x66>
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	4a1e      	ldr	r2, [pc, #120]	; (800c43c <HAL_TIM_Base_Start+0xbc>)
 800c3c4:	4293      	cmp	r3, r2
 800c3c6:	d00e      	beq.n	800c3e6 <HAL_TIM_Base_Start+0x66>
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	4a1c      	ldr	r2, [pc, #112]	; (800c440 <HAL_TIM_Base_Start+0xc0>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d009      	beq.n	800c3e6 <HAL_TIM_Base_Start+0x66>
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	4a1b      	ldr	r2, [pc, #108]	; (800c444 <HAL_TIM_Base_Start+0xc4>)
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d004      	beq.n	800c3e6 <HAL_TIM_Base_Start+0x66>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4a19      	ldr	r2, [pc, #100]	; (800c448 <HAL_TIM_Base_Start+0xc8>)
 800c3e2:	4293      	cmp	r3, r2
 800c3e4:	d115      	bne.n	800c412 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	689a      	ldr	r2, [r3, #8]
 800c3ec:	4b17      	ldr	r3, [pc, #92]	; (800c44c <HAL_TIM_Base_Start+0xcc>)
 800c3ee:	4013      	ands	r3, r2
 800c3f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	2b06      	cmp	r3, #6
 800c3f6:	d015      	beq.n	800c424 <HAL_TIM_Base_Start+0xa4>
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c3fe:	d011      	beq.n	800c424 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	681a      	ldr	r2, [r3, #0]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f042 0201 	orr.w	r2, r2, #1
 800c40e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c410:	e008      	b.n	800c424 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	681a      	ldr	r2, [r3, #0]
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f042 0201 	orr.w	r2, r2, #1
 800c420:	601a      	str	r2, [r3, #0]
 800c422:	e000      	b.n	800c426 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c424:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c426:	2300      	movs	r3, #0
}
 800c428:	4618      	mov	r0, r3
 800c42a:	3714      	adds	r7, #20
 800c42c:	46bd      	mov	sp, r7
 800c42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c432:	4770      	bx	lr
 800c434:	40012c00 	.word	0x40012c00
 800c438:	40000400 	.word	0x40000400
 800c43c:	40000800 	.word	0x40000800
 800c440:	40000c00 	.word	0x40000c00
 800c444:	40013400 	.word	0x40013400
 800c448:	40014000 	.word	0x40014000
 800c44c:	00010007 	.word	0x00010007

0800c450 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c450:	b480      	push	{r7}
 800c452:	b085      	sub	sp, #20
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c45e:	b2db      	uxtb	r3, r3
 800c460:	2b01      	cmp	r3, #1
 800c462:	d001      	beq.n	800c468 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c464:	2301      	movs	r3, #1
 800c466:	e04f      	b.n	800c508 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2202      	movs	r2, #2
 800c46c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	68da      	ldr	r2, [r3, #12]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f042 0201 	orr.w	r2, r2, #1
 800c47e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	4a23      	ldr	r2, [pc, #140]	; (800c514 <HAL_TIM_Base_Start_IT+0xc4>)
 800c486:	4293      	cmp	r3, r2
 800c488:	d01d      	beq.n	800c4c6 <HAL_TIM_Base_Start_IT+0x76>
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c492:	d018      	beq.n	800c4c6 <HAL_TIM_Base_Start_IT+0x76>
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	4a1f      	ldr	r2, [pc, #124]	; (800c518 <HAL_TIM_Base_Start_IT+0xc8>)
 800c49a:	4293      	cmp	r3, r2
 800c49c:	d013      	beq.n	800c4c6 <HAL_TIM_Base_Start_IT+0x76>
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	4a1e      	ldr	r2, [pc, #120]	; (800c51c <HAL_TIM_Base_Start_IT+0xcc>)
 800c4a4:	4293      	cmp	r3, r2
 800c4a6:	d00e      	beq.n	800c4c6 <HAL_TIM_Base_Start_IT+0x76>
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	4a1c      	ldr	r2, [pc, #112]	; (800c520 <HAL_TIM_Base_Start_IT+0xd0>)
 800c4ae:	4293      	cmp	r3, r2
 800c4b0:	d009      	beq.n	800c4c6 <HAL_TIM_Base_Start_IT+0x76>
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	4a1b      	ldr	r2, [pc, #108]	; (800c524 <HAL_TIM_Base_Start_IT+0xd4>)
 800c4b8:	4293      	cmp	r3, r2
 800c4ba:	d004      	beq.n	800c4c6 <HAL_TIM_Base_Start_IT+0x76>
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	4a19      	ldr	r2, [pc, #100]	; (800c528 <HAL_TIM_Base_Start_IT+0xd8>)
 800c4c2:	4293      	cmp	r3, r2
 800c4c4:	d115      	bne.n	800c4f2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	689a      	ldr	r2, [r3, #8]
 800c4cc:	4b17      	ldr	r3, [pc, #92]	; (800c52c <HAL_TIM_Base_Start_IT+0xdc>)
 800c4ce:	4013      	ands	r3, r2
 800c4d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	2b06      	cmp	r3, #6
 800c4d6:	d015      	beq.n	800c504 <HAL_TIM_Base_Start_IT+0xb4>
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c4de:	d011      	beq.n	800c504 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	681a      	ldr	r2, [r3, #0]
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f042 0201 	orr.w	r2, r2, #1
 800c4ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4f0:	e008      	b.n	800c504 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	681a      	ldr	r2, [r3, #0]
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	f042 0201 	orr.w	r2, r2, #1
 800c500:	601a      	str	r2, [r3, #0]
 800c502:	e000      	b.n	800c506 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c504:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c506:	2300      	movs	r3, #0
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3714      	adds	r7, #20
 800c50c:	46bd      	mov	sp, r7
 800c50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c512:	4770      	bx	lr
 800c514:	40012c00 	.word	0x40012c00
 800c518:	40000400 	.word	0x40000400
 800c51c:	40000800 	.word	0x40000800
 800c520:	40000c00 	.word	0x40000c00
 800c524:	40013400 	.word	0x40013400
 800c528:	40014000 	.word	0x40014000
 800c52c:	00010007 	.word	0x00010007

0800c530 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b082      	sub	sp, #8
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	691b      	ldr	r3, [r3, #16]
 800c53e:	f003 0302 	and.w	r3, r3, #2
 800c542:	2b02      	cmp	r3, #2
 800c544:	d122      	bne.n	800c58c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	68db      	ldr	r3, [r3, #12]
 800c54c:	f003 0302 	and.w	r3, r3, #2
 800c550:	2b02      	cmp	r3, #2
 800c552:	d11b      	bne.n	800c58c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	f06f 0202 	mvn.w	r2, #2
 800c55c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	2201      	movs	r2, #1
 800c562:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	699b      	ldr	r3, [r3, #24]
 800c56a:	f003 0303 	and.w	r3, r3, #3
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d003      	beq.n	800c57a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f000 f9ce 	bl	800c914 <HAL_TIM_IC_CaptureCallback>
 800c578:	e005      	b.n	800c586 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c57a:	6878      	ldr	r0, [r7, #4]
 800c57c:	f000 f9c0 	bl	800c900 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c580:	6878      	ldr	r0, [r7, #4]
 800c582:	f000 f9d1 	bl	800c928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	2200      	movs	r2, #0
 800c58a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	691b      	ldr	r3, [r3, #16]
 800c592:	f003 0304 	and.w	r3, r3, #4
 800c596:	2b04      	cmp	r3, #4
 800c598:	d122      	bne.n	800c5e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	68db      	ldr	r3, [r3, #12]
 800c5a0:	f003 0304 	and.w	r3, r3, #4
 800c5a4:	2b04      	cmp	r3, #4
 800c5a6:	d11b      	bne.n	800c5e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f06f 0204 	mvn.w	r2, #4
 800c5b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	2202      	movs	r2, #2
 800c5b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	699b      	ldr	r3, [r3, #24]
 800c5be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d003      	beq.n	800c5ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c5c6:	6878      	ldr	r0, [r7, #4]
 800c5c8:	f000 f9a4 	bl	800c914 <HAL_TIM_IC_CaptureCallback>
 800c5cc:	e005      	b.n	800c5da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5ce:	6878      	ldr	r0, [r7, #4]
 800c5d0:	f000 f996 	bl	800c900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5d4:	6878      	ldr	r0, [r7, #4]
 800c5d6:	f000 f9a7 	bl	800c928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	2200      	movs	r2, #0
 800c5de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	691b      	ldr	r3, [r3, #16]
 800c5e6:	f003 0308 	and.w	r3, r3, #8
 800c5ea:	2b08      	cmp	r3, #8
 800c5ec:	d122      	bne.n	800c634 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	68db      	ldr	r3, [r3, #12]
 800c5f4:	f003 0308 	and.w	r3, r3, #8
 800c5f8:	2b08      	cmp	r3, #8
 800c5fa:	d11b      	bne.n	800c634 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f06f 0208 	mvn.w	r2, #8
 800c604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2204      	movs	r2, #4
 800c60a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	69db      	ldr	r3, [r3, #28]
 800c612:	f003 0303 	and.w	r3, r3, #3
 800c616:	2b00      	cmp	r3, #0
 800c618:	d003      	beq.n	800c622 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c61a:	6878      	ldr	r0, [r7, #4]
 800c61c:	f000 f97a 	bl	800c914 <HAL_TIM_IC_CaptureCallback>
 800c620:	e005      	b.n	800c62e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f000 f96c 	bl	800c900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c628:	6878      	ldr	r0, [r7, #4]
 800c62a:	f000 f97d 	bl	800c928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	2200      	movs	r2, #0
 800c632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	691b      	ldr	r3, [r3, #16]
 800c63a:	f003 0310 	and.w	r3, r3, #16
 800c63e:	2b10      	cmp	r3, #16
 800c640:	d122      	bne.n	800c688 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	68db      	ldr	r3, [r3, #12]
 800c648:	f003 0310 	and.w	r3, r3, #16
 800c64c:	2b10      	cmp	r3, #16
 800c64e:	d11b      	bne.n	800c688 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	f06f 0210 	mvn.w	r2, #16
 800c658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	2208      	movs	r2, #8
 800c65e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	69db      	ldr	r3, [r3, #28]
 800c666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d003      	beq.n	800c676 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c66e:	6878      	ldr	r0, [r7, #4]
 800c670:	f000 f950 	bl	800c914 <HAL_TIM_IC_CaptureCallback>
 800c674:	e005      	b.n	800c682 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c676:	6878      	ldr	r0, [r7, #4]
 800c678:	f000 f942 	bl	800c900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c67c:	6878      	ldr	r0, [r7, #4]
 800c67e:	f000 f953 	bl	800c928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	2200      	movs	r2, #0
 800c686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	691b      	ldr	r3, [r3, #16]
 800c68e:	f003 0301 	and.w	r3, r3, #1
 800c692:	2b01      	cmp	r3, #1
 800c694:	d10e      	bne.n	800c6b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	68db      	ldr	r3, [r3, #12]
 800c69c:	f003 0301 	and.w	r3, r3, #1
 800c6a0:	2b01      	cmp	r3, #1
 800c6a2:	d107      	bne.n	800c6b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f06f 0201 	mvn.w	r2, #1
 800c6ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c6ae:	6878      	ldr	r0, [r7, #4]
 800c6b0:	f7f7 fa7c 	bl	8003bac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	691b      	ldr	r3, [r3, #16]
 800c6ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6be:	2b80      	cmp	r3, #128	; 0x80
 800c6c0:	d10e      	bne.n	800c6e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	68db      	ldr	r3, [r3, #12]
 800c6c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6cc:	2b80      	cmp	r3, #128	; 0x80
 800c6ce:	d107      	bne.n	800c6e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c6d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c6da:	6878      	ldr	r0, [r7, #4]
 800c6dc:	f000 fafe 	bl	800ccdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	691b      	ldr	r3, [r3, #16]
 800c6e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c6ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c6ee:	d10e      	bne.n	800c70e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	68db      	ldr	r3, [r3, #12]
 800c6f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6fa:	2b80      	cmp	r3, #128	; 0x80
 800c6fc:	d107      	bne.n	800c70e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c708:	6878      	ldr	r0, [r7, #4]
 800c70a:	f000 faf1 	bl	800ccf0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	691b      	ldr	r3, [r3, #16]
 800c714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c718:	2b40      	cmp	r3, #64	; 0x40
 800c71a:	d10e      	bne.n	800c73a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	68db      	ldr	r3, [r3, #12]
 800c722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c726:	2b40      	cmp	r3, #64	; 0x40
 800c728:	d107      	bne.n	800c73a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c732:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c734:	6878      	ldr	r0, [r7, #4]
 800c736:	f000 f901 	bl	800c93c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	691b      	ldr	r3, [r3, #16]
 800c740:	f003 0320 	and.w	r3, r3, #32
 800c744:	2b20      	cmp	r3, #32
 800c746:	d10e      	bne.n	800c766 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	68db      	ldr	r3, [r3, #12]
 800c74e:	f003 0320 	and.w	r3, r3, #32
 800c752:	2b20      	cmp	r3, #32
 800c754:	d107      	bne.n	800c766 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	f06f 0220 	mvn.w	r2, #32
 800c75e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f000 fab1 	bl	800ccc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c766:	bf00      	nop
 800c768:	3708      	adds	r7, #8
 800c76a:	46bd      	mov	sp, r7
 800c76c:	bd80      	pop	{r7, pc}

0800c76e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c76e:	b580      	push	{r7, lr}
 800c770:	b084      	sub	sp, #16
 800c772:	af00      	add	r7, sp, #0
 800c774:	6078      	str	r0, [r7, #4]
 800c776:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c778:	2300      	movs	r3, #0
 800c77a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c782:	2b01      	cmp	r3, #1
 800c784:	d101      	bne.n	800c78a <HAL_TIM_ConfigClockSource+0x1c>
 800c786:	2302      	movs	r3, #2
 800c788:	e0b6      	b.n	800c8f8 <HAL_TIM_ConfigClockSource+0x18a>
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2201      	movs	r2, #1
 800c78e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	2202      	movs	r2, #2
 800c796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	689b      	ldr	r3, [r3, #8]
 800c7a0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c7a8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c7ac:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c7b4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	68ba      	ldr	r2, [r7, #8]
 800c7bc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c7be:	683b      	ldr	r3, [r7, #0]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c7c6:	d03e      	beq.n	800c846 <HAL_TIM_ConfigClockSource+0xd8>
 800c7c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c7cc:	f200 8087 	bhi.w	800c8de <HAL_TIM_ConfigClockSource+0x170>
 800c7d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7d4:	f000 8086 	beq.w	800c8e4 <HAL_TIM_ConfigClockSource+0x176>
 800c7d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7dc:	d87f      	bhi.n	800c8de <HAL_TIM_ConfigClockSource+0x170>
 800c7de:	2b70      	cmp	r3, #112	; 0x70
 800c7e0:	d01a      	beq.n	800c818 <HAL_TIM_ConfigClockSource+0xaa>
 800c7e2:	2b70      	cmp	r3, #112	; 0x70
 800c7e4:	d87b      	bhi.n	800c8de <HAL_TIM_ConfigClockSource+0x170>
 800c7e6:	2b60      	cmp	r3, #96	; 0x60
 800c7e8:	d050      	beq.n	800c88c <HAL_TIM_ConfigClockSource+0x11e>
 800c7ea:	2b60      	cmp	r3, #96	; 0x60
 800c7ec:	d877      	bhi.n	800c8de <HAL_TIM_ConfigClockSource+0x170>
 800c7ee:	2b50      	cmp	r3, #80	; 0x50
 800c7f0:	d03c      	beq.n	800c86c <HAL_TIM_ConfigClockSource+0xfe>
 800c7f2:	2b50      	cmp	r3, #80	; 0x50
 800c7f4:	d873      	bhi.n	800c8de <HAL_TIM_ConfigClockSource+0x170>
 800c7f6:	2b40      	cmp	r3, #64	; 0x40
 800c7f8:	d058      	beq.n	800c8ac <HAL_TIM_ConfigClockSource+0x13e>
 800c7fa:	2b40      	cmp	r3, #64	; 0x40
 800c7fc:	d86f      	bhi.n	800c8de <HAL_TIM_ConfigClockSource+0x170>
 800c7fe:	2b30      	cmp	r3, #48	; 0x30
 800c800:	d064      	beq.n	800c8cc <HAL_TIM_ConfigClockSource+0x15e>
 800c802:	2b30      	cmp	r3, #48	; 0x30
 800c804:	d86b      	bhi.n	800c8de <HAL_TIM_ConfigClockSource+0x170>
 800c806:	2b20      	cmp	r3, #32
 800c808:	d060      	beq.n	800c8cc <HAL_TIM_ConfigClockSource+0x15e>
 800c80a:	2b20      	cmp	r3, #32
 800c80c:	d867      	bhi.n	800c8de <HAL_TIM_ConfigClockSource+0x170>
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d05c      	beq.n	800c8cc <HAL_TIM_ConfigClockSource+0x15e>
 800c812:	2b10      	cmp	r3, #16
 800c814:	d05a      	beq.n	800c8cc <HAL_TIM_ConfigClockSource+0x15e>
 800c816:	e062      	b.n	800c8de <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	6818      	ldr	r0, [r3, #0]
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	6899      	ldr	r1, [r3, #8]
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	685a      	ldr	r2, [r3, #4]
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	68db      	ldr	r3, [r3, #12]
 800c828:	f000 f9a6 	bl	800cb78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	689b      	ldr	r3, [r3, #8]
 800c832:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c834:	68bb      	ldr	r3, [r7, #8]
 800c836:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c83a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	68ba      	ldr	r2, [r7, #8]
 800c842:	609a      	str	r2, [r3, #8]
      break;
 800c844:	e04f      	b.n	800c8e6 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	6818      	ldr	r0, [r3, #0]
 800c84a:	683b      	ldr	r3, [r7, #0]
 800c84c:	6899      	ldr	r1, [r3, #8]
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	685a      	ldr	r2, [r3, #4]
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	68db      	ldr	r3, [r3, #12]
 800c856:	f000 f98f 	bl	800cb78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	689a      	ldr	r2, [r3, #8]
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c868:	609a      	str	r2, [r3, #8]
      break;
 800c86a:	e03c      	b.n	800c8e6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	6818      	ldr	r0, [r3, #0]
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	6859      	ldr	r1, [r3, #4]
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	68db      	ldr	r3, [r3, #12]
 800c878:	461a      	mov	r2, r3
 800c87a:	f000 f903 	bl	800ca84 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	2150      	movs	r1, #80	; 0x50
 800c884:	4618      	mov	r0, r3
 800c886:	f000 f95c 	bl	800cb42 <TIM_ITRx_SetConfig>
      break;
 800c88a:	e02c      	b.n	800c8e6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6818      	ldr	r0, [r3, #0]
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	6859      	ldr	r1, [r3, #4]
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	68db      	ldr	r3, [r3, #12]
 800c898:	461a      	mov	r2, r3
 800c89a:	f000 f922 	bl	800cae2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	2160      	movs	r1, #96	; 0x60
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	f000 f94c 	bl	800cb42 <TIM_ITRx_SetConfig>
      break;
 800c8aa:	e01c      	b.n	800c8e6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	6818      	ldr	r0, [r3, #0]
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	6859      	ldr	r1, [r3, #4]
 800c8b4:	683b      	ldr	r3, [r7, #0]
 800c8b6:	68db      	ldr	r3, [r3, #12]
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	f000 f8e3 	bl	800ca84 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	2140      	movs	r1, #64	; 0x40
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	f000 f93c 	bl	800cb42 <TIM_ITRx_SetConfig>
      break;
 800c8ca:	e00c      	b.n	800c8e6 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681a      	ldr	r2, [r3, #0]
 800c8d0:	683b      	ldr	r3, [r7, #0]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	4610      	mov	r0, r2
 800c8d8:	f000 f933 	bl	800cb42 <TIM_ITRx_SetConfig>
      break;
 800c8dc:	e003      	b.n	800c8e6 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800c8de:	2301      	movs	r3, #1
 800c8e0:	73fb      	strb	r3, [r7, #15]
      break;
 800c8e2:	e000      	b.n	800c8e6 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800c8e4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2201      	movs	r2, #1
 800c8ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c8f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	3710      	adds	r7, #16
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	bd80      	pop	{r7, pc}

0800c900 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c900:	b480      	push	{r7}
 800c902:	b083      	sub	sp, #12
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c908:	bf00      	nop
 800c90a:	370c      	adds	r7, #12
 800c90c:	46bd      	mov	sp, r7
 800c90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c912:	4770      	bx	lr

0800c914 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c914:	b480      	push	{r7}
 800c916:	b083      	sub	sp, #12
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c91c:	bf00      	nop
 800c91e:	370c      	adds	r7, #12
 800c920:	46bd      	mov	sp, r7
 800c922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c926:	4770      	bx	lr

0800c928 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c928:	b480      	push	{r7}
 800c92a:	b083      	sub	sp, #12
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c930:	bf00      	nop
 800c932:	370c      	adds	r7, #12
 800c934:	46bd      	mov	sp, r7
 800c936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93a:	4770      	bx	lr

0800c93c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c93c:	b480      	push	{r7}
 800c93e:	b083      	sub	sp, #12
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c944:	bf00      	nop
 800c946:	370c      	adds	r7, #12
 800c948:	46bd      	mov	sp, r7
 800c94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94e:	4770      	bx	lr

0800c950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c950:	b480      	push	{r7}
 800c952:	b085      	sub	sp, #20
 800c954:	af00      	add	r7, sp, #0
 800c956:	6078      	str	r0, [r7, #4]
 800c958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	4a40      	ldr	r2, [pc, #256]	; (800ca64 <TIM_Base_SetConfig+0x114>)
 800c964:	4293      	cmp	r3, r2
 800c966:	d013      	beq.n	800c990 <TIM_Base_SetConfig+0x40>
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c96e:	d00f      	beq.n	800c990 <TIM_Base_SetConfig+0x40>
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	4a3d      	ldr	r2, [pc, #244]	; (800ca68 <TIM_Base_SetConfig+0x118>)
 800c974:	4293      	cmp	r3, r2
 800c976:	d00b      	beq.n	800c990 <TIM_Base_SetConfig+0x40>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	4a3c      	ldr	r2, [pc, #240]	; (800ca6c <TIM_Base_SetConfig+0x11c>)
 800c97c:	4293      	cmp	r3, r2
 800c97e:	d007      	beq.n	800c990 <TIM_Base_SetConfig+0x40>
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	4a3b      	ldr	r2, [pc, #236]	; (800ca70 <TIM_Base_SetConfig+0x120>)
 800c984:	4293      	cmp	r3, r2
 800c986:	d003      	beq.n	800c990 <TIM_Base_SetConfig+0x40>
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	4a3a      	ldr	r2, [pc, #232]	; (800ca74 <TIM_Base_SetConfig+0x124>)
 800c98c:	4293      	cmp	r3, r2
 800c98e:	d108      	bne.n	800c9a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	685b      	ldr	r3, [r3, #4]
 800c99c:	68fa      	ldr	r2, [r7, #12]
 800c99e:	4313      	orrs	r3, r2
 800c9a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	4a2f      	ldr	r2, [pc, #188]	; (800ca64 <TIM_Base_SetConfig+0x114>)
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	d01f      	beq.n	800c9ea <TIM_Base_SetConfig+0x9a>
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c9b0:	d01b      	beq.n	800c9ea <TIM_Base_SetConfig+0x9a>
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	4a2c      	ldr	r2, [pc, #176]	; (800ca68 <TIM_Base_SetConfig+0x118>)
 800c9b6:	4293      	cmp	r3, r2
 800c9b8:	d017      	beq.n	800c9ea <TIM_Base_SetConfig+0x9a>
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	4a2b      	ldr	r2, [pc, #172]	; (800ca6c <TIM_Base_SetConfig+0x11c>)
 800c9be:	4293      	cmp	r3, r2
 800c9c0:	d013      	beq.n	800c9ea <TIM_Base_SetConfig+0x9a>
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	4a2a      	ldr	r2, [pc, #168]	; (800ca70 <TIM_Base_SetConfig+0x120>)
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d00f      	beq.n	800c9ea <TIM_Base_SetConfig+0x9a>
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	4a29      	ldr	r2, [pc, #164]	; (800ca74 <TIM_Base_SetConfig+0x124>)
 800c9ce:	4293      	cmp	r3, r2
 800c9d0:	d00b      	beq.n	800c9ea <TIM_Base_SetConfig+0x9a>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	4a28      	ldr	r2, [pc, #160]	; (800ca78 <TIM_Base_SetConfig+0x128>)
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d007      	beq.n	800c9ea <TIM_Base_SetConfig+0x9a>
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	4a27      	ldr	r2, [pc, #156]	; (800ca7c <TIM_Base_SetConfig+0x12c>)
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	d003      	beq.n	800c9ea <TIM_Base_SetConfig+0x9a>
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	4a26      	ldr	r2, [pc, #152]	; (800ca80 <TIM_Base_SetConfig+0x130>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d108      	bne.n	800c9fc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c9f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	68db      	ldr	r3, [r3, #12]
 800c9f6:	68fa      	ldr	r2, [r7, #12]
 800c9f8:	4313      	orrs	r3, r2
 800c9fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ca02:	683b      	ldr	r3, [r7, #0]
 800ca04:	695b      	ldr	r3, [r3, #20]
 800ca06:	4313      	orrs	r3, r2
 800ca08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	68fa      	ldr	r2, [r7, #12]
 800ca0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	689a      	ldr	r2, [r3, #8]
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	681a      	ldr	r2, [r3, #0]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	4a10      	ldr	r2, [pc, #64]	; (800ca64 <TIM_Base_SetConfig+0x114>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d00f      	beq.n	800ca48 <TIM_Base_SetConfig+0xf8>
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	4a12      	ldr	r2, [pc, #72]	; (800ca74 <TIM_Base_SetConfig+0x124>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d00b      	beq.n	800ca48 <TIM_Base_SetConfig+0xf8>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	4a11      	ldr	r2, [pc, #68]	; (800ca78 <TIM_Base_SetConfig+0x128>)
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d007      	beq.n	800ca48 <TIM_Base_SetConfig+0xf8>
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	4a10      	ldr	r2, [pc, #64]	; (800ca7c <TIM_Base_SetConfig+0x12c>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d003      	beq.n	800ca48 <TIM_Base_SetConfig+0xf8>
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	4a0f      	ldr	r2, [pc, #60]	; (800ca80 <TIM_Base_SetConfig+0x130>)
 800ca44:	4293      	cmp	r3, r2
 800ca46:	d103      	bne.n	800ca50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	691a      	ldr	r2, [r3, #16]
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2201      	movs	r2, #1
 800ca54:	615a      	str	r2, [r3, #20]
}
 800ca56:	bf00      	nop
 800ca58:	3714      	adds	r7, #20
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca60:	4770      	bx	lr
 800ca62:	bf00      	nop
 800ca64:	40012c00 	.word	0x40012c00
 800ca68:	40000400 	.word	0x40000400
 800ca6c:	40000800 	.word	0x40000800
 800ca70:	40000c00 	.word	0x40000c00
 800ca74:	40013400 	.word	0x40013400
 800ca78:	40014000 	.word	0x40014000
 800ca7c:	40014400 	.word	0x40014400
 800ca80:	40014800 	.word	0x40014800

0800ca84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ca84:	b480      	push	{r7}
 800ca86:	b087      	sub	sp, #28
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	60f8      	str	r0, [r7, #12]
 800ca8c:	60b9      	str	r1, [r7, #8]
 800ca8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	6a1b      	ldr	r3, [r3, #32]
 800ca94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	6a1b      	ldr	r3, [r3, #32]
 800ca9a:	f023 0201 	bic.w	r2, r3, #1
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	699b      	ldr	r3, [r3, #24]
 800caa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800caa8:	693b      	ldr	r3, [r7, #16]
 800caaa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800caae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	011b      	lsls	r3, r3, #4
 800cab4:	693a      	ldr	r2, [r7, #16]
 800cab6:	4313      	orrs	r3, r2
 800cab8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	f023 030a 	bic.w	r3, r3, #10
 800cac0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cac2:	697a      	ldr	r2, [r7, #20]
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	4313      	orrs	r3, r2
 800cac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	693a      	ldr	r2, [r7, #16]
 800cace:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	697a      	ldr	r2, [r7, #20]
 800cad4:	621a      	str	r2, [r3, #32]
}
 800cad6:	bf00      	nop
 800cad8:	371c      	adds	r7, #28
 800cada:	46bd      	mov	sp, r7
 800cadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae0:	4770      	bx	lr

0800cae2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cae2:	b480      	push	{r7}
 800cae4:	b087      	sub	sp, #28
 800cae6:	af00      	add	r7, sp, #0
 800cae8:	60f8      	str	r0, [r7, #12]
 800caea:	60b9      	str	r1, [r7, #8]
 800caec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	6a1b      	ldr	r3, [r3, #32]
 800caf2:	f023 0210 	bic.w	r2, r3, #16
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	699b      	ldr	r3, [r3, #24]
 800cafe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	6a1b      	ldr	r3, [r3, #32]
 800cb04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cb06:	697b      	ldr	r3, [r7, #20]
 800cb08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cb0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	031b      	lsls	r3, r3, #12
 800cb12:	697a      	ldr	r2, [r7, #20]
 800cb14:	4313      	orrs	r3, r2
 800cb16:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cb18:	693b      	ldr	r3, [r7, #16]
 800cb1a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cb1e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	011b      	lsls	r3, r3, #4
 800cb24:	693a      	ldr	r2, [r7, #16]
 800cb26:	4313      	orrs	r3, r2
 800cb28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	697a      	ldr	r2, [r7, #20]
 800cb2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	693a      	ldr	r2, [r7, #16]
 800cb34:	621a      	str	r2, [r3, #32]
}
 800cb36:	bf00      	nop
 800cb38:	371c      	adds	r7, #28
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb40:	4770      	bx	lr

0800cb42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cb42:	b480      	push	{r7}
 800cb44:	b085      	sub	sp, #20
 800cb46:	af00      	add	r7, sp, #0
 800cb48:	6078      	str	r0, [r7, #4]
 800cb4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	689b      	ldr	r3, [r3, #8]
 800cb50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cb5a:	683a      	ldr	r2, [r7, #0]
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	4313      	orrs	r3, r2
 800cb60:	f043 0307 	orr.w	r3, r3, #7
 800cb64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	68fa      	ldr	r2, [r7, #12]
 800cb6a:	609a      	str	r2, [r3, #8]
}
 800cb6c:	bf00      	nop
 800cb6e:	3714      	adds	r7, #20
 800cb70:	46bd      	mov	sp, r7
 800cb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb76:	4770      	bx	lr

0800cb78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cb78:	b480      	push	{r7}
 800cb7a:	b087      	sub	sp, #28
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	60f8      	str	r0, [r7, #12]
 800cb80:	60b9      	str	r1, [r7, #8]
 800cb82:	607a      	str	r2, [r7, #4]
 800cb84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	689b      	ldr	r3, [r3, #8]
 800cb8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cb92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	021a      	lsls	r2, r3, #8
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	431a      	orrs	r2, r3
 800cb9c:	68bb      	ldr	r3, [r7, #8]
 800cb9e:	4313      	orrs	r3, r2
 800cba0:	697a      	ldr	r2, [r7, #20]
 800cba2:	4313      	orrs	r3, r2
 800cba4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	697a      	ldr	r2, [r7, #20]
 800cbaa:	609a      	str	r2, [r3, #8]
}
 800cbac:	bf00      	nop
 800cbae:	371c      	adds	r7, #28
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb6:	4770      	bx	lr

0800cbb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cbb8:	b480      	push	{r7}
 800cbba:	b085      	sub	sp, #20
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	6078      	str	r0, [r7, #4]
 800cbc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cbc8:	2b01      	cmp	r3, #1
 800cbca:	d101      	bne.n	800cbd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cbcc:	2302      	movs	r3, #2
 800cbce:	e068      	b.n	800cca2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2201      	movs	r2, #1
 800cbd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2202      	movs	r2, #2
 800cbdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	685b      	ldr	r3, [r3, #4]
 800cbe6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	689b      	ldr	r3, [r3, #8]
 800cbee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	4a2e      	ldr	r2, [pc, #184]	; (800ccb0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800cbf6:	4293      	cmp	r3, r2
 800cbf8:	d004      	beq.n	800cc04 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	4a2d      	ldr	r2, [pc, #180]	; (800ccb4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d108      	bne.n	800cc16 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800cc0a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	685b      	ldr	r3, [r3, #4]
 800cc10:	68fa      	ldr	r2, [r7, #12]
 800cc12:	4313      	orrs	r3, r2
 800cc14:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc1c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cc1e:	683b      	ldr	r3, [r7, #0]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	68fa      	ldr	r2, [r7, #12]
 800cc24:	4313      	orrs	r3, r2
 800cc26:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	68fa      	ldr	r2, [r7, #12]
 800cc2e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	4a1e      	ldr	r2, [pc, #120]	; (800ccb0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800cc36:	4293      	cmp	r3, r2
 800cc38:	d01d      	beq.n	800cc76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc42:	d018      	beq.n	800cc76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	4a1b      	ldr	r2, [pc, #108]	; (800ccb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	d013      	beq.n	800cc76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	4a1a      	ldr	r2, [pc, #104]	; (800ccbc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cc54:	4293      	cmp	r3, r2
 800cc56:	d00e      	beq.n	800cc76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	4a18      	ldr	r2, [pc, #96]	; (800ccc0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800cc5e:	4293      	cmp	r3, r2
 800cc60:	d009      	beq.n	800cc76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	4a13      	ldr	r2, [pc, #76]	; (800ccb4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800cc68:	4293      	cmp	r3, r2
 800cc6a:	d004      	beq.n	800cc76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	4a14      	ldr	r2, [pc, #80]	; (800ccc4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800cc72:	4293      	cmp	r3, r2
 800cc74:	d10c      	bne.n	800cc90 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cc7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cc7e:	683b      	ldr	r3, [r7, #0]
 800cc80:	689b      	ldr	r3, [r3, #8]
 800cc82:	68ba      	ldr	r2, [r7, #8]
 800cc84:	4313      	orrs	r3, r2
 800cc86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	68ba      	ldr	r2, [r7, #8]
 800cc8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2201      	movs	r2, #1
 800cc94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cca0:	2300      	movs	r3, #0
}
 800cca2:	4618      	mov	r0, r3
 800cca4:	3714      	adds	r7, #20
 800cca6:	46bd      	mov	sp, r7
 800cca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccac:	4770      	bx	lr
 800ccae:	bf00      	nop
 800ccb0:	40012c00 	.word	0x40012c00
 800ccb4:	40013400 	.word	0x40013400
 800ccb8:	40000400 	.word	0x40000400
 800ccbc:	40000800 	.word	0x40000800
 800ccc0:	40000c00 	.word	0x40000c00
 800ccc4:	40014000 	.word	0x40014000

0800ccc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ccc8:	b480      	push	{r7}
 800ccca:	b083      	sub	sp, #12
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ccd0:	bf00      	nop
 800ccd2:	370c      	adds	r7, #12
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccda:	4770      	bx	lr

0800ccdc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ccdc:	b480      	push	{r7}
 800ccde:	b083      	sub	sp, #12
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cce4:	bf00      	nop
 800cce6:	370c      	adds	r7, #12
 800cce8:	46bd      	mov	sp, r7
 800ccea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccee:	4770      	bx	lr

0800ccf0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b083      	sub	sp, #12
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ccf8:	bf00      	nop
 800ccfa:	370c      	adds	r7, #12
 800ccfc:	46bd      	mov	sp, r7
 800ccfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd02:	4770      	bx	lr

0800cd04 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cd04:	b084      	sub	sp, #16
 800cd06:	b580      	push	{r7, lr}
 800cd08:	b084      	sub	sp, #16
 800cd0a:	af00      	add	r7, sp, #0
 800cd0c:	6078      	str	r0, [r7, #4]
 800cd0e:	f107 001c 	add.w	r0, r7, #28
 800cd12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	68db      	ldr	r3, [r3, #12]
 800cd1a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f001 faf6 	bl	800e314 <USB_CoreReset>
 800cd28:	4603      	mov	r3, r0
 800cd2a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800cd2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d106      	bne.n	800cd40 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd36:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	639a      	str	r2, [r3, #56]	; 0x38
 800cd3e:	e005      	b.n	800cd4c <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd44:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800cd4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd4e:	4618      	mov	r0, r3
 800cd50:	3710      	adds	r7, #16
 800cd52:	46bd      	mov	sp, r7
 800cd54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cd58:	b004      	add	sp, #16
 800cd5a:	4770      	bx	lr

0800cd5c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b087      	sub	sp, #28
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	60f8      	str	r0, [r7, #12]
 800cd64:	60b9      	str	r1, [r7, #8]
 800cd66:	4613      	mov	r3, r2
 800cd68:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800cd6a:	79fb      	ldrb	r3, [r7, #7]
 800cd6c:	2b02      	cmp	r3, #2
 800cd6e:	d165      	bne.n	800ce3c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	4a3e      	ldr	r2, [pc, #248]	; (800ce6c <USB_SetTurnaroundTime+0x110>)
 800cd74:	4293      	cmp	r3, r2
 800cd76:	d906      	bls.n	800cd86 <USB_SetTurnaroundTime+0x2a>
 800cd78:	68bb      	ldr	r3, [r7, #8]
 800cd7a:	4a3d      	ldr	r2, [pc, #244]	; (800ce70 <USB_SetTurnaroundTime+0x114>)
 800cd7c:	4293      	cmp	r3, r2
 800cd7e:	d202      	bcs.n	800cd86 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800cd80:	230f      	movs	r3, #15
 800cd82:	617b      	str	r3, [r7, #20]
 800cd84:	e05c      	b.n	800ce40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	4a39      	ldr	r2, [pc, #228]	; (800ce70 <USB_SetTurnaroundTime+0x114>)
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d306      	bcc.n	800cd9c <USB_SetTurnaroundTime+0x40>
 800cd8e:	68bb      	ldr	r3, [r7, #8]
 800cd90:	4a38      	ldr	r2, [pc, #224]	; (800ce74 <USB_SetTurnaroundTime+0x118>)
 800cd92:	4293      	cmp	r3, r2
 800cd94:	d202      	bcs.n	800cd9c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800cd96:	230e      	movs	r3, #14
 800cd98:	617b      	str	r3, [r7, #20]
 800cd9a:	e051      	b.n	800ce40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	4a35      	ldr	r2, [pc, #212]	; (800ce74 <USB_SetTurnaroundTime+0x118>)
 800cda0:	4293      	cmp	r3, r2
 800cda2:	d306      	bcc.n	800cdb2 <USB_SetTurnaroundTime+0x56>
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	4a34      	ldr	r2, [pc, #208]	; (800ce78 <USB_SetTurnaroundTime+0x11c>)
 800cda8:	4293      	cmp	r3, r2
 800cdaa:	d202      	bcs.n	800cdb2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800cdac:	230d      	movs	r3, #13
 800cdae:	617b      	str	r3, [r7, #20]
 800cdb0:	e046      	b.n	800ce40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800cdb2:	68bb      	ldr	r3, [r7, #8]
 800cdb4:	4a30      	ldr	r2, [pc, #192]	; (800ce78 <USB_SetTurnaroundTime+0x11c>)
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	d306      	bcc.n	800cdc8 <USB_SetTurnaroundTime+0x6c>
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	4a2f      	ldr	r2, [pc, #188]	; (800ce7c <USB_SetTurnaroundTime+0x120>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d802      	bhi.n	800cdc8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800cdc2:	230c      	movs	r3, #12
 800cdc4:	617b      	str	r3, [r7, #20]
 800cdc6:	e03b      	b.n	800ce40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800cdc8:	68bb      	ldr	r3, [r7, #8]
 800cdca:	4a2c      	ldr	r2, [pc, #176]	; (800ce7c <USB_SetTurnaroundTime+0x120>)
 800cdcc:	4293      	cmp	r3, r2
 800cdce:	d906      	bls.n	800cdde <USB_SetTurnaroundTime+0x82>
 800cdd0:	68bb      	ldr	r3, [r7, #8]
 800cdd2:	4a2b      	ldr	r2, [pc, #172]	; (800ce80 <USB_SetTurnaroundTime+0x124>)
 800cdd4:	4293      	cmp	r3, r2
 800cdd6:	d802      	bhi.n	800cdde <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800cdd8:	230b      	movs	r3, #11
 800cdda:	617b      	str	r3, [r7, #20]
 800cddc:	e030      	b.n	800ce40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	4a27      	ldr	r2, [pc, #156]	; (800ce80 <USB_SetTurnaroundTime+0x124>)
 800cde2:	4293      	cmp	r3, r2
 800cde4:	d906      	bls.n	800cdf4 <USB_SetTurnaroundTime+0x98>
 800cde6:	68bb      	ldr	r3, [r7, #8]
 800cde8:	4a26      	ldr	r2, [pc, #152]	; (800ce84 <USB_SetTurnaroundTime+0x128>)
 800cdea:	4293      	cmp	r3, r2
 800cdec:	d802      	bhi.n	800cdf4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800cdee:	230a      	movs	r3, #10
 800cdf0:	617b      	str	r3, [r7, #20]
 800cdf2:	e025      	b.n	800ce40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	4a23      	ldr	r2, [pc, #140]	; (800ce84 <USB_SetTurnaroundTime+0x128>)
 800cdf8:	4293      	cmp	r3, r2
 800cdfa:	d906      	bls.n	800ce0a <USB_SetTurnaroundTime+0xae>
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	4a22      	ldr	r2, [pc, #136]	; (800ce88 <USB_SetTurnaroundTime+0x12c>)
 800ce00:	4293      	cmp	r3, r2
 800ce02:	d202      	bcs.n	800ce0a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800ce04:	2309      	movs	r3, #9
 800ce06:	617b      	str	r3, [r7, #20]
 800ce08:	e01a      	b.n	800ce40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ce0a:	68bb      	ldr	r3, [r7, #8]
 800ce0c:	4a1e      	ldr	r2, [pc, #120]	; (800ce88 <USB_SetTurnaroundTime+0x12c>)
 800ce0e:	4293      	cmp	r3, r2
 800ce10:	d306      	bcc.n	800ce20 <USB_SetTurnaroundTime+0xc4>
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	4a1d      	ldr	r2, [pc, #116]	; (800ce8c <USB_SetTurnaroundTime+0x130>)
 800ce16:	4293      	cmp	r3, r2
 800ce18:	d802      	bhi.n	800ce20 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ce1a:	2308      	movs	r3, #8
 800ce1c:	617b      	str	r3, [r7, #20]
 800ce1e:	e00f      	b.n	800ce40 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ce20:	68bb      	ldr	r3, [r7, #8]
 800ce22:	4a1a      	ldr	r2, [pc, #104]	; (800ce8c <USB_SetTurnaroundTime+0x130>)
 800ce24:	4293      	cmp	r3, r2
 800ce26:	d906      	bls.n	800ce36 <USB_SetTurnaroundTime+0xda>
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	4a19      	ldr	r2, [pc, #100]	; (800ce90 <USB_SetTurnaroundTime+0x134>)
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	d202      	bcs.n	800ce36 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800ce30:	2307      	movs	r3, #7
 800ce32:	617b      	str	r3, [r7, #20]
 800ce34:	e004      	b.n	800ce40 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800ce36:	2306      	movs	r3, #6
 800ce38:	617b      	str	r3, [r7, #20]
 800ce3a:	e001      	b.n	800ce40 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800ce3c:	2309      	movs	r3, #9
 800ce3e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	68db      	ldr	r3, [r3, #12]
 800ce44:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	68da      	ldr	r2, [r3, #12]
 800ce50:	697b      	ldr	r3, [r7, #20]
 800ce52:	029b      	lsls	r3, r3, #10
 800ce54:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800ce58:	431a      	orrs	r2, r3
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ce5e:	2300      	movs	r3, #0
}
 800ce60:	4618      	mov	r0, r3
 800ce62:	371c      	adds	r7, #28
 800ce64:	46bd      	mov	sp, r7
 800ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6a:	4770      	bx	lr
 800ce6c:	00d8acbf 	.word	0x00d8acbf
 800ce70:	00e4e1c0 	.word	0x00e4e1c0
 800ce74:	00f42400 	.word	0x00f42400
 800ce78:	01067380 	.word	0x01067380
 800ce7c:	011a499f 	.word	0x011a499f
 800ce80:	01312cff 	.word	0x01312cff
 800ce84:	014ca43f 	.word	0x014ca43f
 800ce88:	016e3600 	.word	0x016e3600
 800ce8c:	01a6ab1f 	.word	0x01a6ab1f
 800ce90:	01e84800 	.word	0x01e84800

0800ce94 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ce94:	b480      	push	{r7}
 800ce96:	b083      	sub	sp, #12
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	689b      	ldr	r3, [r3, #8]
 800cea0:	f043 0201 	orr.w	r2, r3, #1
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800cea8:	2300      	movs	r3, #0
}
 800ceaa:	4618      	mov	r0, r3
 800ceac:	370c      	adds	r7, #12
 800ceae:	46bd      	mov	sp, r7
 800ceb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb4:	4770      	bx	lr

0800ceb6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ceb6:	b480      	push	{r7}
 800ceb8:	b083      	sub	sp, #12
 800ceba:	af00      	add	r7, sp, #0
 800cebc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	689b      	ldr	r3, [r3, #8]
 800cec2:	f023 0201 	bic.w	r2, r3, #1
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ceca:	2300      	movs	r3, #0
}
 800cecc:	4618      	mov	r0, r3
 800cece:	370c      	adds	r7, #12
 800ced0:	46bd      	mov	sp, r7
 800ced2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced6:	4770      	bx	lr

0800ced8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b084      	sub	sp, #16
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
 800cee0:	460b      	mov	r3, r1
 800cee2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800cee4:	2300      	movs	r3, #0
 800cee6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	68db      	ldr	r3, [r3, #12]
 800ceec:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800cef4:	78fb      	ldrb	r3, [r7, #3]
 800cef6:	2b01      	cmp	r3, #1
 800cef8:	d115      	bne.n	800cf26 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	68db      	ldr	r3, [r3, #12]
 800cefe:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cf06:	2001      	movs	r0, #1
 800cf08:	f7f8 f886 	bl	8005018 <HAL_Delay>
      ms++;
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	3301      	adds	r3, #1
 800cf10:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800cf12:	6878      	ldr	r0, [r7, #4]
 800cf14:	f001 f985 	bl	800e222 <USB_GetMode>
 800cf18:	4603      	mov	r3, r0
 800cf1a:	2b01      	cmp	r3, #1
 800cf1c:	d01e      	beq.n	800cf5c <USB_SetCurrentMode+0x84>
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	2b31      	cmp	r3, #49	; 0x31
 800cf22:	d9f0      	bls.n	800cf06 <USB_SetCurrentMode+0x2e>
 800cf24:	e01a      	b.n	800cf5c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800cf26:	78fb      	ldrb	r3, [r7, #3]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d115      	bne.n	800cf58 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	68db      	ldr	r3, [r3, #12]
 800cf30:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800cf38:	2001      	movs	r0, #1
 800cf3a:	f7f8 f86d 	bl	8005018 <HAL_Delay>
      ms++;
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	3301      	adds	r3, #1
 800cf42:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800cf44:	6878      	ldr	r0, [r7, #4]
 800cf46:	f001 f96c 	bl	800e222 <USB_GetMode>
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d005      	beq.n	800cf5c <USB_SetCurrentMode+0x84>
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	2b31      	cmp	r3, #49	; 0x31
 800cf54:	d9f0      	bls.n	800cf38 <USB_SetCurrentMode+0x60>
 800cf56:	e001      	b.n	800cf5c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800cf58:	2301      	movs	r3, #1
 800cf5a:	e005      	b.n	800cf68 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	2b32      	cmp	r3, #50	; 0x32
 800cf60:	d101      	bne.n	800cf66 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800cf62:	2301      	movs	r3, #1
 800cf64:	e000      	b.n	800cf68 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800cf66:	2300      	movs	r3, #0
}
 800cf68:	4618      	mov	r0, r3
 800cf6a:	3710      	adds	r7, #16
 800cf6c:	46bd      	mov	sp, r7
 800cf6e:	bd80      	pop	{r7, pc}

0800cf70 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cf70:	b084      	sub	sp, #16
 800cf72:	b580      	push	{r7, lr}
 800cf74:	b086      	sub	sp, #24
 800cf76:	af00      	add	r7, sp, #0
 800cf78:	6078      	str	r0, [r7, #4]
 800cf7a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800cf7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800cf82:	2300      	movs	r3, #0
 800cf84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	613b      	str	r3, [r7, #16]
 800cf8e:	e009      	b.n	800cfa4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800cf90:	687a      	ldr	r2, [r7, #4]
 800cf92:	693b      	ldr	r3, [r7, #16]
 800cf94:	3340      	adds	r3, #64	; 0x40
 800cf96:	009b      	lsls	r3, r3, #2
 800cf98:	4413      	add	r3, r2
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800cf9e:	693b      	ldr	r3, [r7, #16]
 800cfa0:	3301      	adds	r3, #1
 800cfa2:	613b      	str	r3, [r7, #16]
 800cfa4:	693b      	ldr	r3, [r7, #16]
 800cfa6:	2b0e      	cmp	r3, #14
 800cfa8:	d9f2      	bls.n	800cf90 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800cfaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d11c      	bne.n	800cfea <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	68fa      	ldr	r2, [r7, #12]
 800cfba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800cfbe:	f043 0302 	orr.w	r3, r3, #2
 800cfc2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfc8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	601a      	str	r2, [r3, #0]
 800cfe8:	e005      	b.n	800cff6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cffc:	461a      	mov	r2, r3
 800cffe:	2300      	movs	r3, #0
 800d000:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d008:	4619      	mov	r1, r3
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d010:	461a      	mov	r2, r3
 800d012:	680b      	ldr	r3, [r1, #0]
 800d014:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d016:	2103      	movs	r1, #3
 800d018:	6878      	ldr	r0, [r7, #4]
 800d01a:	f000 f959 	bl	800d2d0 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d01e:	2110      	movs	r1, #16
 800d020:	6878      	ldr	r0, [r7, #4]
 800d022:	f000 f8f1 	bl	800d208 <USB_FlushTxFifo>
 800d026:	4603      	mov	r3, r0
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d001      	beq.n	800d030 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800d02c:	2301      	movs	r3, #1
 800d02e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f000 f91d 	bl	800d270 <USB_FlushRxFifo>
 800d036:	4603      	mov	r3, r0
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d001      	beq.n	800d040 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800d03c:	2301      	movs	r3, #1
 800d03e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d046:	461a      	mov	r2, r3
 800d048:	2300      	movs	r3, #0
 800d04a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d052:	461a      	mov	r2, r3
 800d054:	2300      	movs	r3, #0
 800d056:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d05e:	461a      	mov	r2, r3
 800d060:	2300      	movs	r3, #0
 800d062:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d064:	2300      	movs	r3, #0
 800d066:	613b      	str	r3, [r7, #16]
 800d068:	e043      	b.n	800d0f2 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d06a:	693b      	ldr	r3, [r7, #16]
 800d06c:	015a      	lsls	r2, r3, #5
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	4413      	add	r3, r2
 800d072:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d07c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d080:	d118      	bne.n	800d0b4 <USB_DevInit+0x144>
    {
      if (i == 0U)
 800d082:	693b      	ldr	r3, [r7, #16]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d10a      	bne.n	800d09e <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d088:	693b      	ldr	r3, [r7, #16]
 800d08a:	015a      	lsls	r2, r3, #5
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	4413      	add	r3, r2
 800d090:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d094:	461a      	mov	r2, r3
 800d096:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d09a:	6013      	str	r3, [r2, #0]
 800d09c:	e013      	b.n	800d0c6 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d09e:	693b      	ldr	r3, [r7, #16]
 800d0a0:	015a      	lsls	r2, r3, #5
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	4413      	add	r3, r2
 800d0a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0aa:	461a      	mov	r2, r3
 800d0ac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d0b0:	6013      	str	r3, [r2, #0]
 800d0b2:	e008      	b.n	800d0c6 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d0b4:	693b      	ldr	r3, [r7, #16]
 800d0b6:	015a      	lsls	r2, r3, #5
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	4413      	add	r3, r2
 800d0bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0c0:	461a      	mov	r2, r3
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d0c6:	693b      	ldr	r3, [r7, #16]
 800d0c8:	015a      	lsls	r2, r3, #5
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	4413      	add	r3, r2
 800d0ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0d2:	461a      	mov	r2, r3
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	015a      	lsls	r2, r3, #5
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	4413      	add	r3, r2
 800d0e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0e4:	461a      	mov	r2, r3
 800d0e6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d0ea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d0ec:	693b      	ldr	r3, [r7, #16]
 800d0ee:	3301      	adds	r3, #1
 800d0f0:	613b      	str	r3, [r7, #16]
 800d0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f4:	693a      	ldr	r2, [r7, #16]
 800d0f6:	429a      	cmp	r2, r3
 800d0f8:	d3b7      	bcc.n	800d06a <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	613b      	str	r3, [r7, #16]
 800d0fe:	e043      	b.n	800d188 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	015a      	lsls	r2, r3, #5
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	4413      	add	r3, r2
 800d108:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d112:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d116:	d118      	bne.n	800d14a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d10a      	bne.n	800d134 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d11e:	693b      	ldr	r3, [r7, #16]
 800d120:	015a      	lsls	r2, r3, #5
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	4413      	add	r3, r2
 800d126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d12a:	461a      	mov	r2, r3
 800d12c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d130:	6013      	str	r3, [r2, #0]
 800d132:	e013      	b.n	800d15c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d134:	693b      	ldr	r3, [r7, #16]
 800d136:	015a      	lsls	r2, r3, #5
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	4413      	add	r3, r2
 800d13c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d140:	461a      	mov	r2, r3
 800d142:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d146:	6013      	str	r3, [r2, #0]
 800d148:	e008      	b.n	800d15c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	015a      	lsls	r2, r3, #5
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	4413      	add	r3, r2
 800d152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d156:	461a      	mov	r2, r3
 800d158:	2300      	movs	r3, #0
 800d15a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	015a      	lsls	r2, r3, #5
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	4413      	add	r3, r2
 800d164:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d168:	461a      	mov	r2, r3
 800d16a:	2300      	movs	r3, #0
 800d16c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d16e:	693b      	ldr	r3, [r7, #16]
 800d170:	015a      	lsls	r2, r3, #5
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	4413      	add	r3, r2
 800d176:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d17a:	461a      	mov	r2, r3
 800d17c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d180:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d182:	693b      	ldr	r3, [r7, #16]
 800d184:	3301      	adds	r3, #1
 800d186:	613b      	str	r3, [r7, #16]
 800d188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d18a:	693a      	ldr	r2, [r7, #16]
 800d18c:	429a      	cmp	r2, r3
 800d18e:	d3b7      	bcc.n	800d100 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d196:	691b      	ldr	r3, [r3, #16]
 800d198:	68fa      	ldr	r2, [r7, #12]
 800d19a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d19e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d1a2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800d1b0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	699b      	ldr	r3, [r3, #24]
 800d1b6:	f043 0210 	orr.w	r2, r3, #16
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	699a      	ldr	r2, [r3, #24]
 800d1c2:	4b10      	ldr	r3, [pc, #64]	; (800d204 <USB_DevInit+0x294>)
 800d1c4:	4313      	orrs	r3, r2
 800d1c6:	687a      	ldr	r2, [r7, #4]
 800d1c8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d1ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d005      	beq.n	800d1dc <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	699b      	ldr	r3, [r3, #24]
 800d1d4:	f043 0208 	orr.w	r2, r3, #8
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d1dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d1de:	2b01      	cmp	r3, #1
 800d1e0:	d107      	bne.n	800d1f2 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	699b      	ldr	r3, [r3, #24]
 800d1e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d1ea:	f043 0304 	orr.w	r3, r3, #4
 800d1ee:	687a      	ldr	r2, [r7, #4]
 800d1f0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d1f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	3718      	adds	r7, #24
 800d1f8:	46bd      	mov	sp, r7
 800d1fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d1fe:	b004      	add	sp, #16
 800d200:	4770      	bx	lr
 800d202:	bf00      	nop
 800d204:	803c3800 	.word	0x803c3800

0800d208 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d208:	b480      	push	{r7}
 800d20a:	b085      	sub	sp, #20
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	6078      	str	r0, [r7, #4]
 800d210:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d212:	2300      	movs	r3, #0
 800d214:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	3301      	adds	r3, #1
 800d21a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	4a13      	ldr	r2, [pc, #76]	; (800d26c <USB_FlushTxFifo+0x64>)
 800d220:	4293      	cmp	r3, r2
 800d222:	d901      	bls.n	800d228 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d224:	2303      	movs	r3, #3
 800d226:	e01b      	b.n	800d260 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	691b      	ldr	r3, [r3, #16]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	daf2      	bge.n	800d216 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d230:	2300      	movs	r3, #0
 800d232:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d234:	683b      	ldr	r3, [r7, #0]
 800d236:	019b      	lsls	r3, r3, #6
 800d238:	f043 0220 	orr.w	r2, r3, #32
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	3301      	adds	r3, #1
 800d244:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	4a08      	ldr	r2, [pc, #32]	; (800d26c <USB_FlushTxFifo+0x64>)
 800d24a:	4293      	cmp	r3, r2
 800d24c:	d901      	bls.n	800d252 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d24e:	2303      	movs	r3, #3
 800d250:	e006      	b.n	800d260 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	691b      	ldr	r3, [r3, #16]
 800d256:	f003 0320 	and.w	r3, r3, #32
 800d25a:	2b20      	cmp	r3, #32
 800d25c:	d0f0      	beq.n	800d240 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d25e:	2300      	movs	r3, #0
}
 800d260:	4618      	mov	r0, r3
 800d262:	3714      	adds	r7, #20
 800d264:	46bd      	mov	sp, r7
 800d266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26a:	4770      	bx	lr
 800d26c:	00030d40 	.word	0x00030d40

0800d270 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d270:	b480      	push	{r7}
 800d272:	b085      	sub	sp, #20
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d278:	2300      	movs	r3, #0
 800d27a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	3301      	adds	r3, #1
 800d280:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	4a11      	ldr	r2, [pc, #68]	; (800d2cc <USB_FlushRxFifo+0x5c>)
 800d286:	4293      	cmp	r3, r2
 800d288:	d901      	bls.n	800d28e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d28a:	2303      	movs	r3, #3
 800d28c:	e018      	b.n	800d2c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	691b      	ldr	r3, [r3, #16]
 800d292:	2b00      	cmp	r3, #0
 800d294:	daf2      	bge.n	800d27c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d296:	2300      	movs	r3, #0
 800d298:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	2210      	movs	r2, #16
 800d29e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	3301      	adds	r3, #1
 800d2a4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	4a08      	ldr	r2, [pc, #32]	; (800d2cc <USB_FlushRxFifo+0x5c>)
 800d2aa:	4293      	cmp	r3, r2
 800d2ac:	d901      	bls.n	800d2b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d2ae:	2303      	movs	r3, #3
 800d2b0:	e006      	b.n	800d2c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	691b      	ldr	r3, [r3, #16]
 800d2b6:	f003 0310 	and.w	r3, r3, #16
 800d2ba:	2b10      	cmp	r3, #16
 800d2bc:	d0f0      	beq.n	800d2a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d2be:	2300      	movs	r3, #0
}
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	3714      	adds	r7, #20
 800d2c4:	46bd      	mov	sp, r7
 800d2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ca:	4770      	bx	lr
 800d2cc:	00030d40 	.word	0x00030d40

0800d2d0 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d2d0:	b480      	push	{r7}
 800d2d2:	b085      	sub	sp, #20
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
 800d2d8:	460b      	mov	r3, r1
 800d2da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d2e6:	681a      	ldr	r2, [r3, #0]
 800d2e8:	78fb      	ldrb	r3, [r7, #3]
 800d2ea:	68f9      	ldr	r1, [r7, #12]
 800d2ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d2f0:	4313      	orrs	r3, r2
 800d2f2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d2f4:	2300      	movs	r3, #0
}
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	3714      	adds	r7, #20
 800d2fa:	46bd      	mov	sp, r7
 800d2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d300:	4770      	bx	lr

0800d302 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800d302:	b480      	push	{r7}
 800d304:	b087      	sub	sp, #28
 800d306:	af00      	add	r7, sp, #0
 800d308:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800d30e:	693b      	ldr	r3, [r7, #16]
 800d310:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d314:	689b      	ldr	r3, [r3, #8]
 800d316:	f003 0306 	and.w	r3, r3, #6
 800d31a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	2b02      	cmp	r3, #2
 800d320:	d002      	beq.n	800d328 <USB_GetDevSpeed+0x26>
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	2b06      	cmp	r3, #6
 800d326:	d102      	bne.n	800d32e <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800d328:	2302      	movs	r3, #2
 800d32a:	75fb      	strb	r3, [r7, #23]
 800d32c:	e001      	b.n	800d332 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800d32e:	230f      	movs	r3, #15
 800d330:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800d332:	7dfb      	ldrb	r3, [r7, #23]
}
 800d334:	4618      	mov	r0, r3
 800d336:	371c      	adds	r7, #28
 800d338:	46bd      	mov	sp, r7
 800d33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33e:	4770      	bx	lr

0800d340 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d340:	b480      	push	{r7}
 800d342:	b085      	sub	sp, #20
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	781b      	ldrb	r3, [r3, #0]
 800d352:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	785b      	ldrb	r3, [r3, #1]
 800d358:	2b01      	cmp	r3, #1
 800d35a:	d13a      	bne.n	800d3d2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d362:	69da      	ldr	r2, [r3, #28]
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	781b      	ldrb	r3, [r3, #0]
 800d368:	f003 030f 	and.w	r3, r3, #15
 800d36c:	2101      	movs	r1, #1
 800d36e:	fa01 f303 	lsl.w	r3, r1, r3
 800d372:	b29b      	uxth	r3, r3
 800d374:	68f9      	ldr	r1, [r7, #12]
 800d376:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d37a:	4313      	orrs	r3, r2
 800d37c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800d37e:	68bb      	ldr	r3, [r7, #8]
 800d380:	015a      	lsls	r2, r3, #5
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	4413      	add	r3, r2
 800d386:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d390:	2b00      	cmp	r3, #0
 800d392:	d155      	bne.n	800d440 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	015a      	lsls	r2, r3, #5
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	4413      	add	r3, r2
 800d39c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d3a0:	681a      	ldr	r2, [r3, #0]
 800d3a2:	683b      	ldr	r3, [r7, #0]
 800d3a4:	68db      	ldr	r3, [r3, #12]
 800d3a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d3aa:	683b      	ldr	r3, [r7, #0]
 800d3ac:	791b      	ldrb	r3, [r3, #4]
 800d3ae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d3b0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	059b      	lsls	r3, r3, #22
 800d3b6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d3b8:	4313      	orrs	r3, r2
 800d3ba:	68ba      	ldr	r2, [r7, #8]
 800d3bc:	0151      	lsls	r1, r2, #5
 800d3be:	68fa      	ldr	r2, [r7, #12]
 800d3c0:	440a      	add	r2, r1
 800d3c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d3c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d3ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d3ce:	6013      	str	r3, [r2, #0]
 800d3d0:	e036      	b.n	800d440 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3d8:	69da      	ldr	r2, [r3, #28]
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	781b      	ldrb	r3, [r3, #0]
 800d3de:	f003 030f 	and.w	r3, r3, #15
 800d3e2:	2101      	movs	r1, #1
 800d3e4:	fa01 f303 	lsl.w	r3, r1, r3
 800d3e8:	041b      	lsls	r3, r3, #16
 800d3ea:	68f9      	ldr	r1, [r7, #12]
 800d3ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d3f0:	4313      	orrs	r3, r2
 800d3f2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800d3f4:	68bb      	ldr	r3, [r7, #8]
 800d3f6:	015a      	lsls	r2, r3, #5
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	4413      	add	r3, r2
 800d3fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d406:	2b00      	cmp	r3, #0
 800d408:	d11a      	bne.n	800d440 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d40a:	68bb      	ldr	r3, [r7, #8]
 800d40c:	015a      	lsls	r2, r3, #5
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	4413      	add	r3, r2
 800d412:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d416:	681a      	ldr	r2, [r3, #0]
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	68db      	ldr	r3, [r3, #12]
 800d41c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800d420:	683b      	ldr	r3, [r7, #0]
 800d422:	791b      	ldrb	r3, [r3, #4]
 800d424:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d426:	430b      	orrs	r3, r1
 800d428:	4313      	orrs	r3, r2
 800d42a:	68ba      	ldr	r2, [r7, #8]
 800d42c:	0151      	lsls	r1, r2, #5
 800d42e:	68fa      	ldr	r2, [r7, #12]
 800d430:	440a      	add	r2, r1
 800d432:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d436:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d43a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d43e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800d440:	2300      	movs	r3, #0
}
 800d442:	4618      	mov	r0, r3
 800d444:	3714      	adds	r7, #20
 800d446:	46bd      	mov	sp, r7
 800d448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44c:	4770      	bx	lr
	...

0800d450 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d450:	b480      	push	{r7}
 800d452:	b085      	sub	sp, #20
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
 800d458:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	781b      	ldrb	r3, [r3, #0]
 800d462:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800d464:	683b      	ldr	r3, [r7, #0]
 800d466:	785b      	ldrb	r3, [r3, #1]
 800d468:	2b01      	cmp	r3, #1
 800d46a:	d161      	bne.n	800d530 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d46c:	68bb      	ldr	r3, [r7, #8]
 800d46e:	015a      	lsls	r2, r3, #5
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	4413      	add	r3, r2
 800d474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d47e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d482:	d11f      	bne.n	800d4c4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d484:	68bb      	ldr	r3, [r7, #8]
 800d486:	015a      	lsls	r2, r3, #5
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	4413      	add	r3, r2
 800d48c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	68ba      	ldr	r2, [r7, #8]
 800d494:	0151      	lsls	r1, r2, #5
 800d496:	68fa      	ldr	r2, [r7, #12]
 800d498:	440a      	add	r2, r1
 800d49a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d49e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d4a2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d4a4:	68bb      	ldr	r3, [r7, #8]
 800d4a6:	015a      	lsls	r2, r3, #5
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	4413      	add	r3, r2
 800d4ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	68ba      	ldr	r2, [r7, #8]
 800d4b4:	0151      	lsls	r1, r2, #5
 800d4b6:	68fa      	ldr	r2, [r7, #12]
 800d4b8:	440a      	add	r2, r1
 800d4ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d4be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d4c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d4ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	781b      	ldrb	r3, [r3, #0]
 800d4d0:	f003 030f 	and.w	r3, r3, #15
 800d4d4:	2101      	movs	r1, #1
 800d4d6:	fa01 f303 	lsl.w	r3, r1, r3
 800d4da:	b29b      	uxth	r3, r3
 800d4dc:	43db      	mvns	r3, r3
 800d4de:	68f9      	ldr	r1, [r7, #12]
 800d4e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d4e4:	4013      	ands	r3, r2
 800d4e6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d4ee:	69da      	ldr	r2, [r3, #28]
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	781b      	ldrb	r3, [r3, #0]
 800d4f4:	f003 030f 	and.w	r3, r3, #15
 800d4f8:	2101      	movs	r1, #1
 800d4fa:	fa01 f303 	lsl.w	r3, r1, r3
 800d4fe:	b29b      	uxth	r3, r3
 800d500:	43db      	mvns	r3, r3
 800d502:	68f9      	ldr	r1, [r7, #12]
 800d504:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d508:	4013      	ands	r3, r2
 800d50a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	015a      	lsls	r2, r3, #5
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	4413      	add	r3, r2
 800d514:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d518:	681a      	ldr	r2, [r3, #0]
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	0159      	lsls	r1, r3, #5
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	440b      	add	r3, r1
 800d522:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d526:	4619      	mov	r1, r3
 800d528:	4b35      	ldr	r3, [pc, #212]	; (800d600 <USB_DeactivateEndpoint+0x1b0>)
 800d52a:	4013      	ands	r3, r2
 800d52c:	600b      	str	r3, [r1, #0]
 800d52e:	e060      	b.n	800d5f2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d530:	68bb      	ldr	r3, [r7, #8]
 800d532:	015a      	lsls	r2, r3, #5
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	4413      	add	r3, r2
 800d538:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d542:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d546:	d11f      	bne.n	800d588 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	015a      	lsls	r2, r3, #5
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	4413      	add	r3, r2
 800d550:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	68ba      	ldr	r2, [r7, #8]
 800d558:	0151      	lsls	r1, r2, #5
 800d55a:	68fa      	ldr	r2, [r7, #12]
 800d55c:	440a      	add	r2, r1
 800d55e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d562:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d566:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d568:	68bb      	ldr	r3, [r7, #8]
 800d56a:	015a      	lsls	r2, r3, #5
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	4413      	add	r3, r2
 800d570:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	68ba      	ldr	r2, [r7, #8]
 800d578:	0151      	lsls	r1, r2, #5
 800d57a:	68fa      	ldr	r2, [r7, #12]
 800d57c:	440a      	add	r2, r1
 800d57e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d582:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d586:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d58e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	781b      	ldrb	r3, [r3, #0]
 800d594:	f003 030f 	and.w	r3, r3, #15
 800d598:	2101      	movs	r1, #1
 800d59a:	fa01 f303 	lsl.w	r3, r1, r3
 800d59e:	041b      	lsls	r3, r3, #16
 800d5a0:	43db      	mvns	r3, r3
 800d5a2:	68f9      	ldr	r1, [r7, #12]
 800d5a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d5a8:	4013      	ands	r3, r2
 800d5aa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d5b2:	69da      	ldr	r2, [r3, #28]
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	781b      	ldrb	r3, [r3, #0]
 800d5b8:	f003 030f 	and.w	r3, r3, #15
 800d5bc:	2101      	movs	r1, #1
 800d5be:	fa01 f303 	lsl.w	r3, r1, r3
 800d5c2:	041b      	lsls	r3, r3, #16
 800d5c4:	43db      	mvns	r3, r3
 800d5c6:	68f9      	ldr	r1, [r7, #12]
 800d5c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d5cc:	4013      	ands	r3, r2
 800d5ce:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	015a      	lsls	r2, r3, #5
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	4413      	add	r3, r2
 800d5d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d5dc:	681a      	ldr	r2, [r3, #0]
 800d5de:	68bb      	ldr	r3, [r7, #8]
 800d5e0:	0159      	lsls	r1, r3, #5
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	440b      	add	r3, r1
 800d5e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d5ea:	4619      	mov	r1, r3
 800d5ec:	4b05      	ldr	r3, [pc, #20]	; (800d604 <USB_DeactivateEndpoint+0x1b4>)
 800d5ee:	4013      	ands	r3, r2
 800d5f0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d5f2:	2300      	movs	r3, #0
}
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	3714      	adds	r7, #20
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fe:	4770      	bx	lr
 800d600:	ec337800 	.word	0xec337800
 800d604:	eff37800 	.word	0xeff37800

0800d608 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	b086      	sub	sp, #24
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
 800d610:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	781b      	ldrb	r3, [r3, #0]
 800d61a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	785b      	ldrb	r3, [r3, #1]
 800d620:	2b01      	cmp	r3, #1
 800d622:	f040 810a 	bne.w	800d83a <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	699b      	ldr	r3, [r3, #24]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d132      	bne.n	800d694 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d62e:	693b      	ldr	r3, [r7, #16]
 800d630:	015a      	lsls	r2, r3, #5
 800d632:	697b      	ldr	r3, [r7, #20]
 800d634:	4413      	add	r3, r2
 800d636:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d63a:	691b      	ldr	r3, [r3, #16]
 800d63c:	693a      	ldr	r2, [r7, #16]
 800d63e:	0151      	lsls	r1, r2, #5
 800d640:	697a      	ldr	r2, [r7, #20]
 800d642:	440a      	add	r2, r1
 800d644:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d648:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d64c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d650:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d652:	693b      	ldr	r3, [r7, #16]
 800d654:	015a      	lsls	r2, r3, #5
 800d656:	697b      	ldr	r3, [r7, #20]
 800d658:	4413      	add	r3, r2
 800d65a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d65e:	691b      	ldr	r3, [r3, #16]
 800d660:	693a      	ldr	r2, [r7, #16]
 800d662:	0151      	lsls	r1, r2, #5
 800d664:	697a      	ldr	r2, [r7, #20]
 800d666:	440a      	add	r2, r1
 800d668:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d66c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d670:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d672:	693b      	ldr	r3, [r7, #16]
 800d674:	015a      	lsls	r2, r3, #5
 800d676:	697b      	ldr	r3, [r7, #20]
 800d678:	4413      	add	r3, r2
 800d67a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d67e:	691b      	ldr	r3, [r3, #16]
 800d680:	693a      	ldr	r2, [r7, #16]
 800d682:	0151      	lsls	r1, r2, #5
 800d684:	697a      	ldr	r2, [r7, #20]
 800d686:	440a      	add	r2, r1
 800d688:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d68c:	0cdb      	lsrs	r3, r3, #19
 800d68e:	04db      	lsls	r3, r3, #19
 800d690:	6113      	str	r3, [r2, #16]
 800d692:	e074      	b.n	800d77e <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d694:	693b      	ldr	r3, [r7, #16]
 800d696:	015a      	lsls	r2, r3, #5
 800d698:	697b      	ldr	r3, [r7, #20]
 800d69a:	4413      	add	r3, r2
 800d69c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6a0:	691b      	ldr	r3, [r3, #16]
 800d6a2:	693a      	ldr	r2, [r7, #16]
 800d6a4:	0151      	lsls	r1, r2, #5
 800d6a6:	697a      	ldr	r2, [r7, #20]
 800d6a8:	440a      	add	r2, r1
 800d6aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d6ae:	0cdb      	lsrs	r3, r3, #19
 800d6b0:	04db      	lsls	r3, r3, #19
 800d6b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d6b4:	693b      	ldr	r3, [r7, #16]
 800d6b6:	015a      	lsls	r2, r3, #5
 800d6b8:	697b      	ldr	r3, [r7, #20]
 800d6ba:	4413      	add	r3, r2
 800d6bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6c0:	691b      	ldr	r3, [r3, #16]
 800d6c2:	693a      	ldr	r2, [r7, #16]
 800d6c4:	0151      	lsls	r1, r2, #5
 800d6c6:	697a      	ldr	r2, [r7, #20]
 800d6c8:	440a      	add	r2, r1
 800d6ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d6ce:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d6d2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d6d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d6d8:	693b      	ldr	r3, [r7, #16]
 800d6da:	015a      	lsls	r2, r3, #5
 800d6dc:	697b      	ldr	r3, [r7, #20]
 800d6de:	4413      	add	r3, r2
 800d6e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6e4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	6999      	ldr	r1, [r3, #24]
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	68db      	ldr	r3, [r3, #12]
 800d6ee:	440b      	add	r3, r1
 800d6f0:	1e59      	subs	r1, r3, #1
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	68db      	ldr	r3, [r3, #12]
 800d6f6:	fbb1 f3f3 	udiv	r3, r1, r3
 800d6fa:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d6fc:	4b9e      	ldr	r3, [pc, #632]	; (800d978 <USB_EPStartXfer+0x370>)
 800d6fe:	400b      	ands	r3, r1
 800d700:	6939      	ldr	r1, [r7, #16]
 800d702:	0148      	lsls	r0, r1, #5
 800d704:	6979      	ldr	r1, [r7, #20]
 800d706:	4401      	add	r1, r0
 800d708:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d70c:	4313      	orrs	r3, r2
 800d70e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d710:	693b      	ldr	r3, [r7, #16]
 800d712:	015a      	lsls	r2, r3, #5
 800d714:	697b      	ldr	r3, [r7, #20]
 800d716:	4413      	add	r3, r2
 800d718:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d71c:	691a      	ldr	r2, [r3, #16]
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	699b      	ldr	r3, [r3, #24]
 800d722:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d726:	6939      	ldr	r1, [r7, #16]
 800d728:	0148      	lsls	r0, r1, #5
 800d72a:	6979      	ldr	r1, [r7, #20]
 800d72c:	4401      	add	r1, r0
 800d72e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d732:	4313      	orrs	r3, r2
 800d734:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	791b      	ldrb	r3, [r3, #4]
 800d73a:	2b01      	cmp	r3, #1
 800d73c:	d11f      	bne.n	800d77e <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d73e:	693b      	ldr	r3, [r7, #16]
 800d740:	015a      	lsls	r2, r3, #5
 800d742:	697b      	ldr	r3, [r7, #20]
 800d744:	4413      	add	r3, r2
 800d746:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d74a:	691b      	ldr	r3, [r3, #16]
 800d74c:	693a      	ldr	r2, [r7, #16]
 800d74e:	0151      	lsls	r1, r2, #5
 800d750:	697a      	ldr	r2, [r7, #20]
 800d752:	440a      	add	r2, r1
 800d754:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d758:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800d75c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800d75e:	693b      	ldr	r3, [r7, #16]
 800d760:	015a      	lsls	r2, r3, #5
 800d762:	697b      	ldr	r3, [r7, #20]
 800d764:	4413      	add	r3, r2
 800d766:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d76a:	691b      	ldr	r3, [r3, #16]
 800d76c:	693a      	ldr	r2, [r7, #16]
 800d76e:	0151      	lsls	r1, r2, #5
 800d770:	697a      	ldr	r2, [r7, #20]
 800d772:	440a      	add	r2, r1
 800d774:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d778:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d77c:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d77e:	693b      	ldr	r3, [r7, #16]
 800d780:	015a      	lsls	r2, r3, #5
 800d782:	697b      	ldr	r3, [r7, #20]
 800d784:	4413      	add	r3, r2
 800d786:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	693a      	ldr	r2, [r7, #16]
 800d78e:	0151      	lsls	r1, r2, #5
 800d790:	697a      	ldr	r2, [r7, #20]
 800d792:	440a      	add	r2, r1
 800d794:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d798:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d79c:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	791b      	ldrb	r3, [r3, #4]
 800d7a2:	2b01      	cmp	r3, #1
 800d7a4:	d015      	beq.n	800d7d2 <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	699b      	ldr	r3, [r3, #24]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	f000 8106 	beq.w	800d9bc <USB_EPStartXfer+0x3b4>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d7b0:	697b      	ldr	r3, [r7, #20]
 800d7b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	781b      	ldrb	r3, [r3, #0]
 800d7bc:	f003 030f 	and.w	r3, r3, #15
 800d7c0:	2101      	movs	r1, #1
 800d7c2:	fa01 f303 	lsl.w	r3, r1, r3
 800d7c6:	6979      	ldr	r1, [r7, #20]
 800d7c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d7cc:	4313      	orrs	r3, r2
 800d7ce:	634b      	str	r3, [r1, #52]	; 0x34
 800d7d0:	e0f4      	b.n	800d9bc <USB_EPStartXfer+0x3b4>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d7d2:	697b      	ldr	r3, [r7, #20]
 800d7d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7d8:	689b      	ldr	r3, [r3, #8]
 800d7da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d110      	bne.n	800d804 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d7e2:	693b      	ldr	r3, [r7, #16]
 800d7e4:	015a      	lsls	r2, r3, #5
 800d7e6:	697b      	ldr	r3, [r7, #20]
 800d7e8:	4413      	add	r3, r2
 800d7ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	693a      	ldr	r2, [r7, #16]
 800d7f2:	0151      	lsls	r1, r2, #5
 800d7f4:	697a      	ldr	r2, [r7, #20]
 800d7f6:	440a      	add	r2, r1
 800d7f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d7fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d800:	6013      	str	r3, [r2, #0]
 800d802:	e00f      	b.n	800d824 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	015a      	lsls	r2, r3, #5
 800d808:	697b      	ldr	r3, [r7, #20]
 800d80a:	4413      	add	r3, r2
 800d80c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	693a      	ldr	r2, [r7, #16]
 800d814:	0151      	lsls	r1, r2, #5
 800d816:	697a      	ldr	r2, [r7, #20]
 800d818:	440a      	add	r2, r1
 800d81a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d81e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d822:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	6919      	ldr	r1, [r3, #16]
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	781a      	ldrb	r2, [r3, #0]
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	699b      	ldr	r3, [r3, #24]
 800d830:	b29b      	uxth	r3, r3
 800d832:	6878      	ldr	r0, [r7, #4]
 800d834:	f000 fa94 	bl	800dd60 <USB_WritePacket>
 800d838:	e0c0      	b.n	800d9bc <USB_EPStartXfer+0x3b4>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	015a      	lsls	r2, r3, #5
 800d83e:	697b      	ldr	r3, [r7, #20]
 800d840:	4413      	add	r3, r2
 800d842:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d846:	691b      	ldr	r3, [r3, #16]
 800d848:	693a      	ldr	r2, [r7, #16]
 800d84a:	0151      	lsls	r1, r2, #5
 800d84c:	697a      	ldr	r2, [r7, #20]
 800d84e:	440a      	add	r2, r1
 800d850:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d854:	0cdb      	lsrs	r3, r3, #19
 800d856:	04db      	lsls	r3, r3, #19
 800d858:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d85a:	693b      	ldr	r3, [r7, #16]
 800d85c:	015a      	lsls	r2, r3, #5
 800d85e:	697b      	ldr	r3, [r7, #20]
 800d860:	4413      	add	r3, r2
 800d862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d866:	691b      	ldr	r3, [r3, #16]
 800d868:	693a      	ldr	r2, [r7, #16]
 800d86a:	0151      	lsls	r1, r2, #5
 800d86c:	697a      	ldr	r2, [r7, #20]
 800d86e:	440a      	add	r2, r1
 800d870:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d874:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d878:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d87c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800d87e:	683b      	ldr	r3, [r7, #0]
 800d880:	699b      	ldr	r3, [r3, #24]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d123      	bne.n	800d8ce <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	015a      	lsls	r2, r3, #5
 800d88a:	697b      	ldr	r3, [r7, #20]
 800d88c:	4413      	add	r3, r2
 800d88e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d892:	691a      	ldr	r2, [r3, #16]
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	68db      	ldr	r3, [r3, #12]
 800d898:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d89c:	6939      	ldr	r1, [r7, #16]
 800d89e:	0148      	lsls	r0, r1, #5
 800d8a0:	6979      	ldr	r1, [r7, #20]
 800d8a2:	4401      	add	r1, r0
 800d8a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d8a8:	4313      	orrs	r3, r2
 800d8aa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d8ac:	693b      	ldr	r3, [r7, #16]
 800d8ae:	015a      	lsls	r2, r3, #5
 800d8b0:	697b      	ldr	r3, [r7, #20]
 800d8b2:	4413      	add	r3, r2
 800d8b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8b8:	691b      	ldr	r3, [r3, #16]
 800d8ba:	693a      	ldr	r2, [r7, #16]
 800d8bc:	0151      	lsls	r1, r2, #5
 800d8be:	697a      	ldr	r2, [r7, #20]
 800d8c0:	440a      	add	r2, r1
 800d8c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d8c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d8ca:	6113      	str	r3, [r2, #16]
 800d8cc:	e037      	b.n	800d93e <USB_EPStartXfer+0x336>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	699a      	ldr	r2, [r3, #24]
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	68db      	ldr	r3, [r3, #12]
 800d8d6:	4413      	add	r3, r2
 800d8d8:	1e5a      	subs	r2, r3, #1
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	68db      	ldr	r3, [r3, #12]
 800d8de:	fbb2 f3f3 	udiv	r3, r2, r3
 800d8e2:	81fb      	strh	r3, [r7, #14]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	68db      	ldr	r3, [r3, #12]
 800d8e8:	89fa      	ldrh	r2, [r7, #14]
 800d8ea:	fb03 f202 	mul.w	r2, r3, r2
 800d8ee:	683b      	ldr	r3, [r7, #0]
 800d8f0:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d8f2:	693b      	ldr	r3, [r7, #16]
 800d8f4:	015a      	lsls	r2, r3, #5
 800d8f6:	697b      	ldr	r3, [r7, #20]
 800d8f8:	4413      	add	r3, r2
 800d8fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8fe:	691a      	ldr	r2, [r3, #16]
 800d900:	89fb      	ldrh	r3, [r7, #14]
 800d902:	04d9      	lsls	r1, r3, #19
 800d904:	4b1c      	ldr	r3, [pc, #112]	; (800d978 <USB_EPStartXfer+0x370>)
 800d906:	400b      	ands	r3, r1
 800d908:	6939      	ldr	r1, [r7, #16]
 800d90a:	0148      	lsls	r0, r1, #5
 800d90c:	6979      	ldr	r1, [r7, #20]
 800d90e:	4401      	add	r1, r0
 800d910:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d914:	4313      	orrs	r3, r2
 800d916:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d918:	693b      	ldr	r3, [r7, #16]
 800d91a:	015a      	lsls	r2, r3, #5
 800d91c:	697b      	ldr	r3, [r7, #20]
 800d91e:	4413      	add	r3, r2
 800d920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d924:	691a      	ldr	r2, [r3, #16]
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	69db      	ldr	r3, [r3, #28]
 800d92a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d92e:	6939      	ldr	r1, [r7, #16]
 800d930:	0148      	lsls	r0, r1, #5
 800d932:	6979      	ldr	r1, [r7, #20]
 800d934:	4401      	add	r1, r0
 800d936:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d93a:	4313      	orrs	r3, r2
 800d93c:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	791b      	ldrb	r3, [r3, #4]
 800d942:	2b01      	cmp	r3, #1
 800d944:	d12a      	bne.n	800d99c <USB_EPStartXfer+0x394>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d946:	697b      	ldr	r3, [r7, #20]
 800d948:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d94c:	689b      	ldr	r3, [r3, #8]
 800d94e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d952:	2b00      	cmp	r3, #0
 800d954:	d112      	bne.n	800d97c <USB_EPStartXfer+0x374>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d956:	693b      	ldr	r3, [r7, #16]
 800d958:	015a      	lsls	r2, r3, #5
 800d95a:	697b      	ldr	r3, [r7, #20]
 800d95c:	4413      	add	r3, r2
 800d95e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	693a      	ldr	r2, [r7, #16]
 800d966:	0151      	lsls	r1, r2, #5
 800d968:	697a      	ldr	r2, [r7, #20]
 800d96a:	440a      	add	r2, r1
 800d96c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d970:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d974:	6013      	str	r3, [r2, #0]
 800d976:	e011      	b.n	800d99c <USB_EPStartXfer+0x394>
 800d978:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	015a      	lsls	r2, r3, #5
 800d980:	697b      	ldr	r3, [r7, #20]
 800d982:	4413      	add	r3, r2
 800d984:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	693a      	ldr	r2, [r7, #16]
 800d98c:	0151      	lsls	r1, r2, #5
 800d98e:	697a      	ldr	r2, [r7, #20]
 800d990:	440a      	add	r2, r1
 800d992:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d99a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d99c:	693b      	ldr	r3, [r7, #16]
 800d99e:	015a      	lsls	r2, r3, #5
 800d9a0:	697b      	ldr	r3, [r7, #20]
 800d9a2:	4413      	add	r3, r2
 800d9a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	693a      	ldr	r2, [r7, #16]
 800d9ac:	0151      	lsls	r1, r2, #5
 800d9ae:	697a      	ldr	r2, [r7, #20]
 800d9b0:	440a      	add	r2, r1
 800d9b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d9b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d9ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d9bc:	2300      	movs	r3, #0
}
 800d9be:	4618      	mov	r0, r3
 800d9c0:	3718      	adds	r7, #24
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	bd80      	pop	{r7, pc}
 800d9c6:	bf00      	nop

0800d9c8 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d9c8:	b480      	push	{r7}
 800d9ca:	b085      	sub	sp, #20
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
 800d9d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d9d6:	683b      	ldr	r3, [r7, #0]
 800d9d8:	781b      	ldrb	r3, [r3, #0]
 800d9da:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d9dc:	683b      	ldr	r3, [r7, #0]
 800d9de:	785b      	ldrb	r3, [r3, #1]
 800d9e0:	2b01      	cmp	r3, #1
 800d9e2:	f040 80ab 	bne.w	800db3c <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	699b      	ldr	r3, [r3, #24]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d132      	bne.n	800da54 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d9ee:	68bb      	ldr	r3, [r7, #8]
 800d9f0:	015a      	lsls	r2, r3, #5
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	4413      	add	r3, r2
 800d9f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d9fa:	691b      	ldr	r3, [r3, #16]
 800d9fc:	68ba      	ldr	r2, [r7, #8]
 800d9fe:	0151      	lsls	r1, r2, #5
 800da00:	68fa      	ldr	r2, [r7, #12]
 800da02:	440a      	add	r2, r1
 800da04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800da08:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800da0c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800da10:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800da12:	68bb      	ldr	r3, [r7, #8]
 800da14:	015a      	lsls	r2, r3, #5
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	4413      	add	r3, r2
 800da1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800da1e:	691b      	ldr	r3, [r3, #16]
 800da20:	68ba      	ldr	r2, [r7, #8]
 800da22:	0151      	lsls	r1, r2, #5
 800da24:	68fa      	ldr	r2, [r7, #12]
 800da26:	440a      	add	r2, r1
 800da28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800da2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800da30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	015a      	lsls	r2, r3, #5
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	4413      	add	r3, r2
 800da3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800da3e:	691b      	ldr	r3, [r3, #16]
 800da40:	68ba      	ldr	r2, [r7, #8]
 800da42:	0151      	lsls	r1, r2, #5
 800da44:	68fa      	ldr	r2, [r7, #12]
 800da46:	440a      	add	r2, r1
 800da48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800da4c:	0cdb      	lsrs	r3, r3, #19
 800da4e:	04db      	lsls	r3, r3, #19
 800da50:	6113      	str	r3, [r2, #16]
 800da52:	e04e      	b.n	800daf2 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800da54:	68bb      	ldr	r3, [r7, #8]
 800da56:	015a      	lsls	r2, r3, #5
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	4413      	add	r3, r2
 800da5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800da60:	691b      	ldr	r3, [r3, #16]
 800da62:	68ba      	ldr	r2, [r7, #8]
 800da64:	0151      	lsls	r1, r2, #5
 800da66:	68fa      	ldr	r2, [r7, #12]
 800da68:	440a      	add	r2, r1
 800da6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800da6e:	0cdb      	lsrs	r3, r3, #19
 800da70:	04db      	lsls	r3, r3, #19
 800da72:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800da74:	68bb      	ldr	r3, [r7, #8]
 800da76:	015a      	lsls	r2, r3, #5
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	4413      	add	r3, r2
 800da7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800da80:	691b      	ldr	r3, [r3, #16]
 800da82:	68ba      	ldr	r2, [r7, #8]
 800da84:	0151      	lsls	r1, r2, #5
 800da86:	68fa      	ldr	r2, [r7, #12]
 800da88:	440a      	add	r2, r1
 800da8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800da8e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800da92:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800da96:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	699a      	ldr	r2, [r3, #24]
 800da9c:	683b      	ldr	r3, [r7, #0]
 800da9e:	68db      	ldr	r3, [r3, #12]
 800daa0:	429a      	cmp	r2, r3
 800daa2:	d903      	bls.n	800daac <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	68da      	ldr	r2, [r3, #12]
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800daac:	68bb      	ldr	r3, [r7, #8]
 800daae:	015a      	lsls	r2, r3, #5
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	4413      	add	r3, r2
 800dab4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dab8:	691b      	ldr	r3, [r3, #16]
 800daba:	68ba      	ldr	r2, [r7, #8]
 800dabc:	0151      	lsls	r1, r2, #5
 800dabe:	68fa      	ldr	r2, [r7, #12]
 800dac0:	440a      	add	r2, r1
 800dac2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dac6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800daca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800dacc:	68bb      	ldr	r3, [r7, #8]
 800dace:	015a      	lsls	r2, r3, #5
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	4413      	add	r3, r2
 800dad4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dad8:	691a      	ldr	r2, [r3, #16]
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	699b      	ldr	r3, [r3, #24]
 800dade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dae2:	68b9      	ldr	r1, [r7, #8]
 800dae4:	0148      	lsls	r0, r1, #5
 800dae6:	68f9      	ldr	r1, [r7, #12]
 800dae8:	4401      	add	r1, r0
 800daea:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800daee:	4313      	orrs	r3, r2
 800daf0:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800daf2:	68bb      	ldr	r3, [r7, #8]
 800daf4:	015a      	lsls	r2, r3, #5
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	4413      	add	r3, r2
 800dafa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	68ba      	ldr	r2, [r7, #8]
 800db02:	0151      	lsls	r1, r2, #5
 800db04:	68fa      	ldr	r2, [r7, #12]
 800db06:	440a      	add	r2, r1
 800db08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800db0c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800db10:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	699b      	ldr	r3, [r3, #24]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d071      	beq.n	800dbfe <USB_EP0StartXfer+0x236>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800db20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	781b      	ldrb	r3, [r3, #0]
 800db26:	f003 030f 	and.w	r3, r3, #15
 800db2a:	2101      	movs	r1, #1
 800db2c:	fa01 f303 	lsl.w	r3, r1, r3
 800db30:	68f9      	ldr	r1, [r7, #12]
 800db32:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800db36:	4313      	orrs	r3, r2
 800db38:	634b      	str	r3, [r1, #52]	; 0x34
 800db3a:	e060      	b.n	800dbfe <USB_EP0StartXfer+0x236>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	015a      	lsls	r2, r3, #5
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	4413      	add	r3, r2
 800db44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800db48:	691b      	ldr	r3, [r3, #16]
 800db4a:	68ba      	ldr	r2, [r7, #8]
 800db4c:	0151      	lsls	r1, r2, #5
 800db4e:	68fa      	ldr	r2, [r7, #12]
 800db50:	440a      	add	r2, r1
 800db52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800db56:	0cdb      	lsrs	r3, r3, #19
 800db58:	04db      	lsls	r3, r3, #19
 800db5a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	015a      	lsls	r2, r3, #5
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	4413      	add	r3, r2
 800db64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800db68:	691b      	ldr	r3, [r3, #16]
 800db6a:	68ba      	ldr	r2, [r7, #8]
 800db6c:	0151      	lsls	r1, r2, #5
 800db6e:	68fa      	ldr	r2, [r7, #12]
 800db70:	440a      	add	r2, r1
 800db72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800db76:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800db7a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800db7e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800db80:	683b      	ldr	r3, [r7, #0]
 800db82:	699b      	ldr	r3, [r3, #24]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d003      	beq.n	800db90 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	68da      	ldr	r2, [r3, #12]
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	68da      	ldr	r2, [r3, #12]
 800db94:	683b      	ldr	r3, [r7, #0]
 800db96:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800db98:	68bb      	ldr	r3, [r7, #8]
 800db9a:	015a      	lsls	r2, r3, #5
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	4413      	add	r3, r2
 800dba0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dba4:	691b      	ldr	r3, [r3, #16]
 800dba6:	68ba      	ldr	r2, [r7, #8]
 800dba8:	0151      	lsls	r1, r2, #5
 800dbaa:	68fa      	ldr	r2, [r7, #12]
 800dbac:	440a      	add	r2, r1
 800dbae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dbb2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800dbb6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800dbb8:	68bb      	ldr	r3, [r7, #8]
 800dbba:	015a      	lsls	r2, r3, #5
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	4413      	add	r3, r2
 800dbc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbc4:	691a      	ldr	r2, [r3, #16]
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	69db      	ldr	r3, [r3, #28]
 800dbca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dbce:	68b9      	ldr	r1, [r7, #8]
 800dbd0:	0148      	lsls	r0, r1, #5
 800dbd2:	68f9      	ldr	r1, [r7, #12]
 800dbd4:	4401      	add	r1, r0
 800dbd6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800dbda:	4313      	orrs	r3, r2
 800dbdc:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800dbde:	68bb      	ldr	r3, [r7, #8]
 800dbe0:	015a      	lsls	r2, r3, #5
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	4413      	add	r3, r2
 800dbe6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	68ba      	ldr	r2, [r7, #8]
 800dbee:	0151      	lsls	r1, r2, #5
 800dbf0:	68fa      	ldr	r2, [r7, #12]
 800dbf2:	440a      	add	r2, r1
 800dbf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dbf8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800dbfc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800dbfe:	2300      	movs	r3, #0
}
 800dc00:	4618      	mov	r0, r3
 800dc02:	3714      	adds	r7, #20
 800dc04:	46bd      	mov	sp, r7
 800dc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0a:	4770      	bx	lr

0800dc0c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	b087      	sub	sp, #28
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	6078      	str	r0, [r7, #4]
 800dc14:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800dc16:	2300      	movs	r3, #0
 800dc18:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	785b      	ldrb	r3, [r3, #1]
 800dc26:	2b01      	cmp	r3, #1
 800dc28:	d14a      	bne.n	800dcc0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	781b      	ldrb	r3, [r3, #0]
 800dc2e:	015a      	lsls	r2, r3, #5
 800dc30:	693b      	ldr	r3, [r7, #16]
 800dc32:	4413      	add	r3, r2
 800dc34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dc3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dc42:	f040 8086 	bne.w	800dd52 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	781b      	ldrb	r3, [r3, #0]
 800dc4a:	015a      	lsls	r2, r3, #5
 800dc4c:	693b      	ldr	r3, [r7, #16]
 800dc4e:	4413      	add	r3, r2
 800dc50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	683a      	ldr	r2, [r7, #0]
 800dc58:	7812      	ldrb	r2, [r2, #0]
 800dc5a:	0151      	lsls	r1, r2, #5
 800dc5c:	693a      	ldr	r2, [r7, #16]
 800dc5e:	440a      	add	r2, r1
 800dc60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dc64:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800dc68:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	781b      	ldrb	r3, [r3, #0]
 800dc6e:	015a      	lsls	r2, r3, #5
 800dc70:	693b      	ldr	r3, [r7, #16]
 800dc72:	4413      	add	r3, r2
 800dc74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	683a      	ldr	r2, [r7, #0]
 800dc7c:	7812      	ldrb	r2, [r2, #0]
 800dc7e:	0151      	lsls	r1, r2, #5
 800dc80:	693a      	ldr	r2, [r7, #16]
 800dc82:	440a      	add	r2, r1
 800dc84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dc88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dc8c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	3301      	adds	r3, #1
 800dc92:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	f242 7210 	movw	r2, #10000	; 0x2710
 800dc9a:	4293      	cmp	r3, r2
 800dc9c:	d902      	bls.n	800dca4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800dc9e:	2301      	movs	r3, #1
 800dca0:	75fb      	strb	r3, [r7, #23]
          break;
 800dca2:	e056      	b.n	800dd52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	781b      	ldrb	r3, [r3, #0]
 800dca8:	015a      	lsls	r2, r3, #5
 800dcaa:	693b      	ldr	r3, [r7, #16]
 800dcac:	4413      	add	r3, r2
 800dcae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dcb8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dcbc:	d0e7      	beq.n	800dc8e <USB_EPStopXfer+0x82>
 800dcbe:	e048      	b.n	800dd52 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	781b      	ldrb	r3, [r3, #0]
 800dcc4:	015a      	lsls	r2, r3, #5
 800dcc6:	693b      	ldr	r3, [r7, #16]
 800dcc8:	4413      	add	r3, r2
 800dcca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dcd4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dcd8:	d13b      	bne.n	800dd52 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	015a      	lsls	r2, r3, #5
 800dce0:	693b      	ldr	r3, [r7, #16]
 800dce2:	4413      	add	r3, r2
 800dce4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	683a      	ldr	r2, [r7, #0]
 800dcec:	7812      	ldrb	r2, [r2, #0]
 800dcee:	0151      	lsls	r1, r2, #5
 800dcf0:	693a      	ldr	r2, [r7, #16]
 800dcf2:	440a      	add	r2, r1
 800dcf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dcf8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800dcfc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800dcfe:	683b      	ldr	r3, [r7, #0]
 800dd00:	781b      	ldrb	r3, [r3, #0]
 800dd02:	015a      	lsls	r2, r3, #5
 800dd04:	693b      	ldr	r3, [r7, #16]
 800dd06:	4413      	add	r3, r2
 800dd08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	683a      	ldr	r2, [r7, #0]
 800dd10:	7812      	ldrb	r2, [r2, #0]
 800dd12:	0151      	lsls	r1, r2, #5
 800dd14:	693a      	ldr	r2, [r7, #16]
 800dd16:	440a      	add	r2, r1
 800dd18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dd1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dd20:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	3301      	adds	r3, #1
 800dd26:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	f242 7210 	movw	r2, #10000	; 0x2710
 800dd2e:	4293      	cmp	r3, r2
 800dd30:	d902      	bls.n	800dd38 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800dd32:	2301      	movs	r3, #1
 800dd34:	75fb      	strb	r3, [r7, #23]
          break;
 800dd36:	e00c      	b.n	800dd52 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	781b      	ldrb	r3, [r3, #0]
 800dd3c:	015a      	lsls	r2, r3, #5
 800dd3e:	693b      	ldr	r3, [r7, #16]
 800dd40:	4413      	add	r3, r2
 800dd42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dd4c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dd50:	d0e7      	beq.n	800dd22 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800dd52:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd54:	4618      	mov	r0, r3
 800dd56:	371c      	adds	r7, #28
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5e:	4770      	bx	lr

0800dd60 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800dd60:	b480      	push	{r7}
 800dd62:	b089      	sub	sp, #36	; 0x24
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	60f8      	str	r0, [r7, #12]
 800dd68:	60b9      	str	r1, [r7, #8]
 800dd6a:	4611      	mov	r1, r2
 800dd6c:	461a      	mov	r2, r3
 800dd6e:	460b      	mov	r3, r1
 800dd70:	71fb      	strb	r3, [r7, #7]
 800dd72:	4613      	mov	r3, r2
 800dd74:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800dd7e:	88bb      	ldrh	r3, [r7, #4]
 800dd80:	3303      	adds	r3, #3
 800dd82:	089b      	lsrs	r3, r3, #2
 800dd84:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800dd86:	2300      	movs	r3, #0
 800dd88:	61bb      	str	r3, [r7, #24]
 800dd8a:	e018      	b.n	800ddbe <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800dd8c:	79fb      	ldrb	r3, [r7, #7]
 800dd8e:	031a      	lsls	r2, r3, #12
 800dd90:	697b      	ldr	r3, [r7, #20]
 800dd92:	4413      	add	r3, r2
 800dd94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800dd98:	461a      	mov	r2, r3
 800dd9a:	69fb      	ldr	r3, [r7, #28]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	6013      	str	r3, [r2, #0]
    pSrc++;
 800dda0:	69fb      	ldr	r3, [r7, #28]
 800dda2:	3301      	adds	r3, #1
 800dda4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800dda6:	69fb      	ldr	r3, [r7, #28]
 800dda8:	3301      	adds	r3, #1
 800ddaa:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800ddac:	69fb      	ldr	r3, [r7, #28]
 800ddae:	3301      	adds	r3, #1
 800ddb0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800ddb2:	69fb      	ldr	r3, [r7, #28]
 800ddb4:	3301      	adds	r3, #1
 800ddb6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800ddb8:	69bb      	ldr	r3, [r7, #24]
 800ddba:	3301      	adds	r3, #1
 800ddbc:	61bb      	str	r3, [r7, #24]
 800ddbe:	69ba      	ldr	r2, [r7, #24]
 800ddc0:	693b      	ldr	r3, [r7, #16]
 800ddc2:	429a      	cmp	r2, r3
 800ddc4:	d3e2      	bcc.n	800dd8c <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800ddc6:	2300      	movs	r3, #0
}
 800ddc8:	4618      	mov	r0, r3
 800ddca:	3724      	adds	r7, #36	; 0x24
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd2:	4770      	bx	lr

0800ddd4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ddd4:	b480      	push	{r7}
 800ddd6:	b08b      	sub	sp, #44	; 0x2c
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	60f8      	str	r0, [r7, #12]
 800dddc:	60b9      	str	r1, [r7, #8]
 800ddde:	4613      	mov	r3, r2
 800dde0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800dde6:	68bb      	ldr	r3, [r7, #8]
 800dde8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800ddea:	88fb      	ldrh	r3, [r7, #6]
 800ddec:	089b      	lsrs	r3, r3, #2
 800ddee:	b29b      	uxth	r3, r3
 800ddf0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ddf2:	88fb      	ldrh	r3, [r7, #6]
 800ddf4:	f003 0303 	and.w	r3, r3, #3
 800ddf8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	623b      	str	r3, [r7, #32]
 800ddfe:	e014      	b.n	800de2a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800de00:	69bb      	ldr	r3, [r7, #24]
 800de02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de06:	681a      	ldr	r2, [r3, #0]
 800de08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de0a:	601a      	str	r2, [r3, #0]
    pDest++;
 800de0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de0e:	3301      	adds	r3, #1
 800de10:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800de12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de14:	3301      	adds	r3, #1
 800de16:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800de18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de1a:	3301      	adds	r3, #1
 800de1c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800de1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de20:	3301      	adds	r3, #1
 800de22:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800de24:	6a3b      	ldr	r3, [r7, #32]
 800de26:	3301      	adds	r3, #1
 800de28:	623b      	str	r3, [r7, #32]
 800de2a:	6a3a      	ldr	r2, [r7, #32]
 800de2c:	697b      	ldr	r3, [r7, #20]
 800de2e:	429a      	cmp	r2, r3
 800de30:	d3e6      	bcc.n	800de00 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800de32:	8bfb      	ldrh	r3, [r7, #30]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d01e      	beq.n	800de76 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800de38:	2300      	movs	r3, #0
 800de3a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800de3c:	69bb      	ldr	r3, [r7, #24]
 800de3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800de42:	461a      	mov	r2, r3
 800de44:	f107 0310 	add.w	r3, r7, #16
 800de48:	6812      	ldr	r2, [r2, #0]
 800de4a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800de4c:	693a      	ldr	r2, [r7, #16]
 800de4e:	6a3b      	ldr	r3, [r7, #32]
 800de50:	b2db      	uxtb	r3, r3
 800de52:	00db      	lsls	r3, r3, #3
 800de54:	fa22 f303 	lsr.w	r3, r2, r3
 800de58:	b2da      	uxtb	r2, r3
 800de5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de5c:	701a      	strb	r2, [r3, #0]
      i++;
 800de5e:	6a3b      	ldr	r3, [r7, #32]
 800de60:	3301      	adds	r3, #1
 800de62:	623b      	str	r3, [r7, #32]
      pDest++;
 800de64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de66:	3301      	adds	r3, #1
 800de68:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800de6a:	8bfb      	ldrh	r3, [r7, #30]
 800de6c:	3b01      	subs	r3, #1
 800de6e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800de70:	8bfb      	ldrh	r3, [r7, #30]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d1ea      	bne.n	800de4c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800de76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800de78:	4618      	mov	r0, r3
 800de7a:	372c      	adds	r7, #44	; 0x2c
 800de7c:	46bd      	mov	sp, r7
 800de7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de82:	4770      	bx	lr

0800de84 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800de84:	b480      	push	{r7}
 800de86:	b085      	sub	sp, #20
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
 800de8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800de92:	683b      	ldr	r3, [r7, #0]
 800de94:	781b      	ldrb	r3, [r3, #0]
 800de96:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800de98:	683b      	ldr	r3, [r7, #0]
 800de9a:	785b      	ldrb	r3, [r3, #1]
 800de9c:	2b01      	cmp	r3, #1
 800de9e:	d12c      	bne.n	800defa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800dea0:	68bb      	ldr	r3, [r7, #8]
 800dea2:	015a      	lsls	r2, r3, #5
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	4413      	add	r3, r2
 800dea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	db12      	blt.n	800ded8 <USB_EPSetStall+0x54>
 800deb2:	68bb      	ldr	r3, [r7, #8]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d00f      	beq.n	800ded8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800deb8:	68bb      	ldr	r3, [r7, #8]
 800deba:	015a      	lsls	r2, r3, #5
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	4413      	add	r3, r2
 800dec0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	68ba      	ldr	r2, [r7, #8]
 800dec8:	0151      	lsls	r1, r2, #5
 800deca:	68fa      	ldr	r2, [r7, #12]
 800decc:	440a      	add	r2, r1
 800dece:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ded2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ded6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ded8:	68bb      	ldr	r3, [r7, #8]
 800deda:	015a      	lsls	r2, r3, #5
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	4413      	add	r3, r2
 800dee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	68ba      	ldr	r2, [r7, #8]
 800dee8:	0151      	lsls	r1, r2, #5
 800deea:	68fa      	ldr	r2, [r7, #12]
 800deec:	440a      	add	r2, r1
 800deee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800def2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800def6:	6013      	str	r3, [r2, #0]
 800def8:	e02b      	b.n	800df52 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800defa:	68bb      	ldr	r3, [r7, #8]
 800defc:	015a      	lsls	r2, r3, #5
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	4413      	add	r3, r2
 800df02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	db12      	blt.n	800df32 <USB_EPSetStall+0xae>
 800df0c:	68bb      	ldr	r3, [r7, #8]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d00f      	beq.n	800df32 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800df12:	68bb      	ldr	r3, [r7, #8]
 800df14:	015a      	lsls	r2, r3, #5
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	4413      	add	r3, r2
 800df1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	68ba      	ldr	r2, [r7, #8]
 800df22:	0151      	lsls	r1, r2, #5
 800df24:	68fa      	ldr	r2, [r7, #12]
 800df26:	440a      	add	r2, r1
 800df28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800df2c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800df30:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800df32:	68bb      	ldr	r3, [r7, #8]
 800df34:	015a      	lsls	r2, r3, #5
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	4413      	add	r3, r2
 800df3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	68ba      	ldr	r2, [r7, #8]
 800df42:	0151      	lsls	r1, r2, #5
 800df44:	68fa      	ldr	r2, [r7, #12]
 800df46:	440a      	add	r2, r1
 800df48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800df4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800df50:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800df52:	2300      	movs	r3, #0
}
 800df54:	4618      	mov	r0, r3
 800df56:	3714      	adds	r7, #20
 800df58:	46bd      	mov	sp, r7
 800df5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5e:	4770      	bx	lr

0800df60 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800df60:	b480      	push	{r7}
 800df62:	b085      	sub	sp, #20
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
 800df68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	781b      	ldrb	r3, [r3, #0]
 800df72:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	785b      	ldrb	r3, [r3, #1]
 800df78:	2b01      	cmp	r3, #1
 800df7a:	d128      	bne.n	800dfce <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	015a      	lsls	r2, r3, #5
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	4413      	add	r3, r2
 800df84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	68ba      	ldr	r2, [r7, #8]
 800df8c:	0151      	lsls	r1, r2, #5
 800df8e:	68fa      	ldr	r2, [r7, #12]
 800df90:	440a      	add	r2, r1
 800df92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df96:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800df9a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	791b      	ldrb	r3, [r3, #4]
 800dfa0:	2b03      	cmp	r3, #3
 800dfa2:	d003      	beq.n	800dfac <USB_EPClearStall+0x4c>
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	791b      	ldrb	r3, [r3, #4]
 800dfa8:	2b02      	cmp	r3, #2
 800dfaa:	d138      	bne.n	800e01e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	015a      	lsls	r2, r3, #5
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	4413      	add	r3, r2
 800dfb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	68ba      	ldr	r2, [r7, #8]
 800dfbc:	0151      	lsls	r1, r2, #5
 800dfbe:	68fa      	ldr	r2, [r7, #12]
 800dfc0:	440a      	add	r2, r1
 800dfc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dfc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dfca:	6013      	str	r3, [r2, #0]
 800dfcc:	e027      	b.n	800e01e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800dfce:	68bb      	ldr	r3, [r7, #8]
 800dfd0:	015a      	lsls	r2, r3, #5
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	4413      	add	r3, r2
 800dfd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	68ba      	ldr	r2, [r7, #8]
 800dfde:	0151      	lsls	r1, r2, #5
 800dfe0:	68fa      	ldr	r2, [r7, #12]
 800dfe2:	440a      	add	r2, r1
 800dfe4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dfe8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800dfec:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800dfee:	683b      	ldr	r3, [r7, #0]
 800dff0:	791b      	ldrb	r3, [r3, #4]
 800dff2:	2b03      	cmp	r3, #3
 800dff4:	d003      	beq.n	800dffe <USB_EPClearStall+0x9e>
 800dff6:	683b      	ldr	r3, [r7, #0]
 800dff8:	791b      	ldrb	r3, [r3, #4]
 800dffa:	2b02      	cmp	r3, #2
 800dffc:	d10f      	bne.n	800e01e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800dffe:	68bb      	ldr	r3, [r7, #8]
 800e000:	015a      	lsls	r2, r3, #5
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	4413      	add	r3, r2
 800e006:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	68ba      	ldr	r2, [r7, #8]
 800e00e:	0151      	lsls	r1, r2, #5
 800e010:	68fa      	ldr	r2, [r7, #12]
 800e012:	440a      	add	r2, r1
 800e014:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e01c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800e01e:	2300      	movs	r3, #0
}
 800e020:	4618      	mov	r0, r3
 800e022:	3714      	adds	r7, #20
 800e024:	46bd      	mov	sp, r7
 800e026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e02a:	4770      	bx	lr

0800e02c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800e02c:	b480      	push	{r7}
 800e02e:	b085      	sub	sp, #20
 800e030:	af00      	add	r7, sp, #0
 800e032:	6078      	str	r0, [r7, #4]
 800e034:	460b      	mov	r3, r1
 800e036:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	68fa      	ldr	r2, [r7, #12]
 800e046:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e04a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800e04e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e056:	681a      	ldr	r2, [r3, #0]
 800e058:	78fb      	ldrb	r3, [r7, #3]
 800e05a:	011b      	lsls	r3, r3, #4
 800e05c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800e060:	68f9      	ldr	r1, [r7, #12]
 800e062:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e066:	4313      	orrs	r3, r2
 800e068:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800e06a:	2300      	movs	r3, #0
}
 800e06c:	4618      	mov	r0, r3
 800e06e:	3714      	adds	r7, #20
 800e070:	46bd      	mov	sp, r7
 800e072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e076:	4770      	bx	lr

0800e078 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800e078:	b480      	push	{r7}
 800e07a:	b085      	sub	sp, #20
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	68fa      	ldr	r2, [r7, #12]
 800e08e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e092:	f023 0303 	bic.w	r3, r3, #3
 800e096:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e09e:	685b      	ldr	r3, [r3, #4]
 800e0a0:	68fa      	ldr	r2, [r7, #12]
 800e0a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e0a6:	f023 0302 	bic.w	r3, r3, #2
 800e0aa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e0ac:	2300      	movs	r3, #0
}
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	3714      	adds	r7, #20
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b8:	4770      	bx	lr

0800e0ba <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800e0ba:	b480      	push	{r7}
 800e0bc:	b085      	sub	sp, #20
 800e0be:	af00      	add	r7, sp, #0
 800e0c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	68fa      	ldr	r2, [r7, #12]
 800e0d0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e0d4:	f023 0303 	bic.w	r3, r3, #3
 800e0d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0e0:	685b      	ldr	r3, [r3, #4]
 800e0e2:	68fa      	ldr	r2, [r7, #12]
 800e0e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e0e8:	f043 0302 	orr.w	r3, r3, #2
 800e0ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e0ee:	2300      	movs	r3, #0
}
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	3714      	adds	r7, #20
 800e0f4:	46bd      	mov	sp, r7
 800e0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0fa:	4770      	bx	lr

0800e0fc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800e0fc:	b480      	push	{r7}
 800e0fe:	b085      	sub	sp, #20
 800e100:	af00      	add	r7, sp, #0
 800e102:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	695b      	ldr	r3, [r3, #20]
 800e108:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	699b      	ldr	r3, [r3, #24]
 800e10e:	68fa      	ldr	r2, [r7, #12]
 800e110:	4013      	ands	r3, r2
 800e112:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800e114:	68fb      	ldr	r3, [r7, #12]
}
 800e116:	4618      	mov	r0, r3
 800e118:	3714      	adds	r7, #20
 800e11a:	46bd      	mov	sp, r7
 800e11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e120:	4770      	bx	lr

0800e122 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e122:	b480      	push	{r7}
 800e124:	b085      	sub	sp, #20
 800e126:	af00      	add	r7, sp, #0
 800e128:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e134:	699b      	ldr	r3, [r3, #24]
 800e136:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e13e:	69db      	ldr	r3, [r3, #28]
 800e140:	68ba      	ldr	r2, [r7, #8]
 800e142:	4013      	ands	r3, r2
 800e144:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800e146:	68bb      	ldr	r3, [r7, #8]
 800e148:	0c1b      	lsrs	r3, r3, #16
}
 800e14a:	4618      	mov	r0, r3
 800e14c:	3714      	adds	r7, #20
 800e14e:	46bd      	mov	sp, r7
 800e150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e154:	4770      	bx	lr

0800e156 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e156:	b480      	push	{r7}
 800e158:	b085      	sub	sp, #20
 800e15a:	af00      	add	r7, sp, #0
 800e15c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e168:	699b      	ldr	r3, [r3, #24]
 800e16a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e172:	69db      	ldr	r3, [r3, #28]
 800e174:	68ba      	ldr	r2, [r7, #8]
 800e176:	4013      	ands	r3, r2
 800e178:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800e17a:	68bb      	ldr	r3, [r7, #8]
 800e17c:	b29b      	uxth	r3, r3
}
 800e17e:	4618      	mov	r0, r3
 800e180:	3714      	adds	r7, #20
 800e182:	46bd      	mov	sp, r7
 800e184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e188:	4770      	bx	lr

0800e18a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e18a:	b480      	push	{r7}
 800e18c:	b085      	sub	sp, #20
 800e18e:	af00      	add	r7, sp, #0
 800e190:	6078      	str	r0, [r7, #4]
 800e192:	460b      	mov	r3, r1
 800e194:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800e19a:	78fb      	ldrb	r3, [r7, #3]
 800e19c:	015a      	lsls	r2, r3, #5
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	4413      	add	r3, r2
 800e1a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1a6:	689b      	ldr	r3, [r3, #8]
 800e1a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e1b0:	695b      	ldr	r3, [r3, #20]
 800e1b2:	68ba      	ldr	r2, [r7, #8]
 800e1b4:	4013      	ands	r3, r2
 800e1b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e1b8:	68bb      	ldr	r3, [r7, #8]
}
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	3714      	adds	r7, #20
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c4:	4770      	bx	lr

0800e1c6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e1c6:	b480      	push	{r7}
 800e1c8:	b087      	sub	sp, #28
 800e1ca:	af00      	add	r7, sp, #0
 800e1cc:	6078      	str	r0, [r7, #4]
 800e1ce:	460b      	mov	r3, r1
 800e1d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800e1d6:	697b      	ldr	r3, [r7, #20]
 800e1d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e1dc:	691b      	ldr	r3, [r3, #16]
 800e1de:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800e1e0:	697b      	ldr	r3, [r7, #20]
 800e1e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e1e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e1e8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800e1ea:	78fb      	ldrb	r3, [r7, #3]
 800e1ec:	f003 030f 	and.w	r3, r3, #15
 800e1f0:	68fa      	ldr	r2, [r7, #12]
 800e1f2:	fa22 f303 	lsr.w	r3, r2, r3
 800e1f6:	01db      	lsls	r3, r3, #7
 800e1f8:	b2db      	uxtb	r3, r3
 800e1fa:	693a      	ldr	r2, [r7, #16]
 800e1fc:	4313      	orrs	r3, r2
 800e1fe:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800e200:	78fb      	ldrb	r3, [r7, #3]
 800e202:	015a      	lsls	r2, r3, #5
 800e204:	697b      	ldr	r3, [r7, #20]
 800e206:	4413      	add	r3, r2
 800e208:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e20c:	689b      	ldr	r3, [r3, #8]
 800e20e:	693a      	ldr	r2, [r7, #16]
 800e210:	4013      	ands	r3, r2
 800e212:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e214:	68bb      	ldr	r3, [r7, #8]
}
 800e216:	4618      	mov	r0, r3
 800e218:	371c      	adds	r7, #28
 800e21a:	46bd      	mov	sp, r7
 800e21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e220:	4770      	bx	lr

0800e222 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800e222:	b480      	push	{r7}
 800e224:	b083      	sub	sp, #12
 800e226:	af00      	add	r7, sp, #0
 800e228:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	695b      	ldr	r3, [r3, #20]
 800e22e:	f003 0301 	and.w	r3, r3, #1
}
 800e232:	4618      	mov	r0, r3
 800e234:	370c      	adds	r7, #12
 800e236:	46bd      	mov	sp, r7
 800e238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23c:	4770      	bx	lr

0800e23e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800e23e:	b480      	push	{r7}
 800e240:	b085      	sub	sp, #20
 800e242:	af00      	add	r7, sp, #0
 800e244:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	68fa      	ldr	r2, [r7, #12]
 800e254:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e258:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800e25c:	f023 0307 	bic.w	r3, r3, #7
 800e260:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e268:	685b      	ldr	r3, [r3, #4]
 800e26a:	68fa      	ldr	r2, [r7, #12]
 800e26c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e274:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e276:	2300      	movs	r3, #0
}
 800e278:	4618      	mov	r0, r3
 800e27a:	3714      	adds	r7, #20
 800e27c:	46bd      	mov	sp, r7
 800e27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e282:	4770      	bx	lr

0800e284 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800e284:	b480      	push	{r7}
 800e286:	b085      	sub	sp, #20
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]
 800e28c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	333c      	adds	r3, #60	; 0x3c
 800e296:	3304      	adds	r3, #4
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800e29c:	68bb      	ldr	r3, [r7, #8]
 800e29e:	4a1c      	ldr	r2, [pc, #112]	; (800e310 <USB_EP0_OutStart+0x8c>)
 800e2a0:	4293      	cmp	r3, r2
 800e2a2:	d90a      	bls.n	800e2ba <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e2b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e2b4:	d101      	bne.n	800e2ba <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	e024      	b.n	800e304 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2c0:	461a      	mov	r2, r3
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2cc:	691b      	ldr	r3, [r3, #16]
 800e2ce:	68fa      	ldr	r2, [r7, #12]
 800e2d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e2d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e2d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2e0:	691b      	ldr	r3, [r3, #16]
 800e2e2:	68fa      	ldr	r2, [r7, #12]
 800e2e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e2e8:	f043 0318 	orr.w	r3, r3, #24
 800e2ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e2f4:	691b      	ldr	r3, [r3, #16]
 800e2f6:	68fa      	ldr	r2, [r7, #12]
 800e2f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e2fc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800e300:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800e302:	2300      	movs	r3, #0
}
 800e304:	4618      	mov	r0, r3
 800e306:	3714      	adds	r7, #20
 800e308:	46bd      	mov	sp, r7
 800e30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30e:	4770      	bx	lr
 800e310:	4f54300a 	.word	0x4f54300a

0800e314 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e314:	b480      	push	{r7}
 800e316:	b085      	sub	sp, #20
 800e318:	af00      	add	r7, sp, #0
 800e31a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e31c:	2300      	movs	r3, #0
 800e31e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	3301      	adds	r3, #1
 800e324:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	4a13      	ldr	r2, [pc, #76]	; (800e378 <USB_CoreReset+0x64>)
 800e32a:	4293      	cmp	r3, r2
 800e32c:	d901      	bls.n	800e332 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800e32e:	2303      	movs	r3, #3
 800e330:	e01b      	b.n	800e36a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	691b      	ldr	r3, [r3, #16]
 800e336:	2b00      	cmp	r3, #0
 800e338:	daf2      	bge.n	800e320 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800e33a:	2300      	movs	r3, #0
 800e33c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	691b      	ldr	r3, [r3, #16]
 800e342:	f043 0201 	orr.w	r2, r3, #1
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	3301      	adds	r3, #1
 800e34e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	4a09      	ldr	r2, [pc, #36]	; (800e378 <USB_CoreReset+0x64>)
 800e354:	4293      	cmp	r3, r2
 800e356:	d901      	bls.n	800e35c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800e358:	2303      	movs	r3, #3
 800e35a:	e006      	b.n	800e36a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	691b      	ldr	r3, [r3, #16]
 800e360:	f003 0301 	and.w	r3, r3, #1
 800e364:	2b01      	cmp	r3, #1
 800e366:	d0f0      	beq.n	800e34a <USB_CoreReset+0x36>

  return HAL_OK;
 800e368:	2300      	movs	r3, #0
}
 800e36a:	4618      	mov	r0, r3
 800e36c:	3714      	adds	r7, #20
 800e36e:	46bd      	mov	sp, r7
 800e370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e374:	4770      	bx	lr
 800e376:	bf00      	nop
 800e378:	00030d40 	.word	0x00030d40

0800e37c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b084      	sub	sp, #16
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
 800e384:	460b      	mov	r3, r1
 800e386:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e388:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e38c:	f005 f89a 	bl	80134c4 <USBD_static_malloc>
 800e390:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d105      	bne.n	800e3a4 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	2200      	movs	r2, #0
 800e39c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800e3a0:	2302      	movs	r3, #2
 800e3a2:	e066      	b.n	800e472 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	68fa      	ldr	r2, [r7, #12]
 800e3a8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	7c1b      	ldrb	r3, [r3, #16]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d119      	bne.n	800e3e8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e3b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e3b8:	2202      	movs	r2, #2
 800e3ba:	2181      	movs	r1, #129	; 0x81
 800e3bc:	6878      	ldr	r0, [r7, #4]
 800e3be:	f004 fe6d 	bl	801309c <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	2201      	movs	r2, #1
 800e3c6:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e3c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e3cc:	2202      	movs	r2, #2
 800e3ce:	2101      	movs	r1, #1
 800e3d0:	6878      	ldr	r0, [r7, #4]
 800e3d2:	f004 fe63 	bl	801309c <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	2201      	movs	r2, #1
 800e3da:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	2210      	movs	r2, #16
 800e3e2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800e3e6:	e016      	b.n	800e416 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e3e8:	2340      	movs	r3, #64	; 0x40
 800e3ea:	2202      	movs	r2, #2
 800e3ec:	2181      	movs	r1, #129	; 0x81
 800e3ee:	6878      	ldr	r0, [r7, #4]
 800e3f0:	f004 fe54 	bl	801309c <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2201      	movs	r2, #1
 800e3f8:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e3fa:	2340      	movs	r3, #64	; 0x40
 800e3fc:	2202      	movs	r2, #2
 800e3fe:	2101      	movs	r1, #1
 800e400:	6878      	ldr	r0, [r7, #4]
 800e402:	f004 fe4b 	bl	801309c <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	2201      	movs	r2, #1
 800e40a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	2210      	movs	r2, #16
 800e412:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e416:	2308      	movs	r3, #8
 800e418:	2203      	movs	r2, #3
 800e41a:	2182      	movs	r1, #130	; 0x82
 800e41c:	6878      	ldr	r0, [r7, #4]
 800e41e:	f004 fe3d 	bl	801309c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	2201      	movs	r2, #1
 800e426:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	2200      	movs	r2, #0
 800e438:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	2200      	movs	r2, #0
 800e440:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	7c1b      	ldrb	r3, [r3, #16]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d109      	bne.n	800e460 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e452:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e456:	2101      	movs	r1, #1
 800e458:	6878      	ldr	r0, [r7, #4]
 800e45a:	f004 ff99 	bl	8013390 <USBD_LL_PrepareReceive>
 800e45e:	e007      	b.n	800e470 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e466:	2340      	movs	r3, #64	; 0x40
 800e468:	2101      	movs	r1, #1
 800e46a:	6878      	ldr	r0, [r7, #4]
 800e46c:	f004 ff90 	bl	8013390 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e470:	2300      	movs	r3, #0
}
 800e472:	4618      	mov	r0, r3
 800e474:	3710      	adds	r7, #16
 800e476:	46bd      	mov	sp, r7
 800e478:	bd80      	pop	{r7, pc}

0800e47a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e47a:	b580      	push	{r7, lr}
 800e47c:	b082      	sub	sp, #8
 800e47e:	af00      	add	r7, sp, #0
 800e480:	6078      	str	r0, [r7, #4]
 800e482:	460b      	mov	r3, r1
 800e484:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e486:	2181      	movs	r1, #129	; 0x81
 800e488:	6878      	ldr	r0, [r7, #4]
 800e48a:	f004 fe45 	bl	8013118 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	2200      	movs	r2, #0
 800e492:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e494:	2101      	movs	r1, #1
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	f004 fe3e 	bl	8013118 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	2200      	movs	r2, #0
 800e4a0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e4a4:	2182      	movs	r1, #130	; 0x82
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	f004 fe36 	bl	8013118 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	2200      	movs	r2, #0
 800e4b8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d00e      	beq.n	800e4e4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e4cc:	685b      	ldr	r3, [r3, #4]
 800e4ce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	f005 f802 	bl	80134e0 <USBD_static_free>
    pdev->pClassData = NULL;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	2200      	movs	r2, #0
 800e4e0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e4e4:	2300      	movs	r3, #0
}
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	3708      	adds	r7, #8
 800e4ea:	46bd      	mov	sp, r7
 800e4ec:	bd80      	pop	{r7, pc}
	...

0800e4f0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e4f0:	b580      	push	{r7, lr}
 800e4f2:	b086      	sub	sp, #24
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	6078      	str	r0, [r7, #4]
 800e4f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e500:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e502:	2300      	movs	r3, #0
 800e504:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e506:	2300      	movs	r3, #0
 800e508:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e50a:	2300      	movs	r3, #0
 800e50c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e50e:	693b      	ldr	r3, [r7, #16]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d101      	bne.n	800e518 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e514:	2303      	movs	r3, #3
 800e516:	e0af      	b.n	800e678 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e518:	683b      	ldr	r3, [r7, #0]
 800e51a:	781b      	ldrb	r3, [r3, #0]
 800e51c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e520:	2b00      	cmp	r3, #0
 800e522:	d03f      	beq.n	800e5a4 <USBD_CDC_Setup+0xb4>
 800e524:	2b20      	cmp	r3, #32
 800e526:	f040 809f 	bne.w	800e668 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e52a:	683b      	ldr	r3, [r7, #0]
 800e52c:	88db      	ldrh	r3, [r3, #6]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d02e      	beq.n	800e590 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e532:	683b      	ldr	r3, [r7, #0]
 800e534:	781b      	ldrb	r3, [r3, #0]
 800e536:	b25b      	sxtb	r3, r3
 800e538:	2b00      	cmp	r3, #0
 800e53a:	da16      	bge.n	800e56a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e542:	689b      	ldr	r3, [r3, #8]
 800e544:	683a      	ldr	r2, [r7, #0]
 800e546:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e548:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e54a:	683a      	ldr	r2, [r7, #0]
 800e54c:	88d2      	ldrh	r2, [r2, #6]
 800e54e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	88db      	ldrh	r3, [r3, #6]
 800e554:	2b07      	cmp	r3, #7
 800e556:	bf28      	it	cs
 800e558:	2307      	movcs	r3, #7
 800e55a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e55c:	693b      	ldr	r3, [r7, #16]
 800e55e:	89fa      	ldrh	r2, [r7, #14]
 800e560:	4619      	mov	r1, r3
 800e562:	6878      	ldr	r0, [r7, #4]
 800e564:	f001 fb43 	bl	800fbee <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e568:	e085      	b.n	800e676 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e56a:	683b      	ldr	r3, [r7, #0]
 800e56c:	785a      	ldrb	r2, [r3, #1]
 800e56e:	693b      	ldr	r3, [r7, #16]
 800e570:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e574:	683b      	ldr	r3, [r7, #0]
 800e576:	88db      	ldrh	r3, [r3, #6]
 800e578:	b2da      	uxtb	r2, r3
 800e57a:	693b      	ldr	r3, [r7, #16]
 800e57c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e580:	6939      	ldr	r1, [r7, #16]
 800e582:	683b      	ldr	r3, [r7, #0]
 800e584:	88db      	ldrh	r3, [r3, #6]
 800e586:	461a      	mov	r2, r3
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	f001 fb5c 	bl	800fc46 <USBD_CtlPrepareRx>
      break;
 800e58e:	e072      	b.n	800e676 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e596:	689b      	ldr	r3, [r3, #8]
 800e598:	683a      	ldr	r2, [r7, #0]
 800e59a:	7850      	ldrb	r0, [r2, #1]
 800e59c:	2200      	movs	r2, #0
 800e59e:	6839      	ldr	r1, [r7, #0]
 800e5a0:	4798      	blx	r3
      break;
 800e5a2:	e068      	b.n	800e676 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e5a4:	683b      	ldr	r3, [r7, #0]
 800e5a6:	785b      	ldrb	r3, [r3, #1]
 800e5a8:	2b0b      	cmp	r3, #11
 800e5aa:	d852      	bhi.n	800e652 <USBD_CDC_Setup+0x162>
 800e5ac:	a201      	add	r2, pc, #4	; (adr r2, 800e5b4 <USBD_CDC_Setup+0xc4>)
 800e5ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5b2:	bf00      	nop
 800e5b4:	0800e5e5 	.word	0x0800e5e5
 800e5b8:	0800e661 	.word	0x0800e661
 800e5bc:	0800e653 	.word	0x0800e653
 800e5c0:	0800e653 	.word	0x0800e653
 800e5c4:	0800e653 	.word	0x0800e653
 800e5c8:	0800e653 	.word	0x0800e653
 800e5cc:	0800e653 	.word	0x0800e653
 800e5d0:	0800e653 	.word	0x0800e653
 800e5d4:	0800e653 	.word	0x0800e653
 800e5d8:	0800e653 	.word	0x0800e653
 800e5dc:	0800e60f 	.word	0x0800e60f
 800e5e0:	0800e639 	.word	0x0800e639
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e5ea:	b2db      	uxtb	r3, r3
 800e5ec:	2b03      	cmp	r3, #3
 800e5ee:	d107      	bne.n	800e600 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e5f0:	f107 030a 	add.w	r3, r7, #10
 800e5f4:	2202      	movs	r2, #2
 800e5f6:	4619      	mov	r1, r3
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f001 faf8 	bl	800fbee <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e5fe:	e032      	b.n	800e666 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e600:	6839      	ldr	r1, [r7, #0]
 800e602:	6878      	ldr	r0, [r7, #4]
 800e604:	f001 fa82 	bl	800fb0c <USBD_CtlError>
            ret = USBD_FAIL;
 800e608:	2303      	movs	r3, #3
 800e60a:	75fb      	strb	r3, [r7, #23]
          break;
 800e60c:	e02b      	b.n	800e666 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e614:	b2db      	uxtb	r3, r3
 800e616:	2b03      	cmp	r3, #3
 800e618:	d107      	bne.n	800e62a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e61a:	f107 030d 	add.w	r3, r7, #13
 800e61e:	2201      	movs	r2, #1
 800e620:	4619      	mov	r1, r3
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f001 fae3 	bl	800fbee <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e628:	e01d      	b.n	800e666 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e62a:	6839      	ldr	r1, [r7, #0]
 800e62c:	6878      	ldr	r0, [r7, #4]
 800e62e:	f001 fa6d 	bl	800fb0c <USBD_CtlError>
            ret = USBD_FAIL;
 800e632:	2303      	movs	r3, #3
 800e634:	75fb      	strb	r3, [r7, #23]
          break;
 800e636:	e016      	b.n	800e666 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e63e:	b2db      	uxtb	r3, r3
 800e640:	2b03      	cmp	r3, #3
 800e642:	d00f      	beq.n	800e664 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e644:	6839      	ldr	r1, [r7, #0]
 800e646:	6878      	ldr	r0, [r7, #4]
 800e648:	f001 fa60 	bl	800fb0c <USBD_CtlError>
            ret = USBD_FAIL;
 800e64c:	2303      	movs	r3, #3
 800e64e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e650:	e008      	b.n	800e664 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e652:	6839      	ldr	r1, [r7, #0]
 800e654:	6878      	ldr	r0, [r7, #4]
 800e656:	f001 fa59 	bl	800fb0c <USBD_CtlError>
          ret = USBD_FAIL;
 800e65a:	2303      	movs	r3, #3
 800e65c:	75fb      	strb	r3, [r7, #23]
          break;
 800e65e:	e002      	b.n	800e666 <USBD_CDC_Setup+0x176>
          break;
 800e660:	bf00      	nop
 800e662:	e008      	b.n	800e676 <USBD_CDC_Setup+0x186>
          break;
 800e664:	bf00      	nop
      }
      break;
 800e666:	e006      	b.n	800e676 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e668:	6839      	ldr	r1, [r7, #0]
 800e66a:	6878      	ldr	r0, [r7, #4]
 800e66c:	f001 fa4e 	bl	800fb0c <USBD_CtlError>
      ret = USBD_FAIL;
 800e670:	2303      	movs	r3, #3
 800e672:	75fb      	strb	r3, [r7, #23]
      break;
 800e674:	bf00      	nop
  }

  return (uint8_t)ret;
 800e676:	7dfb      	ldrb	r3, [r7, #23]
}
 800e678:	4618      	mov	r0, r3
 800e67a:	3718      	adds	r7, #24
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b084      	sub	sp, #16
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
 800e688:	460b      	mov	r3, r1
 800e68a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e692:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d101      	bne.n	800e6a2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e69e:	2303      	movs	r3, #3
 800e6a0:	e04f      	b.n	800e742 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e6a8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e6aa:	78fa      	ldrb	r2, [r7, #3]
 800e6ac:	6879      	ldr	r1, [r7, #4]
 800e6ae:	4613      	mov	r3, r2
 800e6b0:	009b      	lsls	r3, r3, #2
 800e6b2:	4413      	add	r3, r2
 800e6b4:	009b      	lsls	r3, r3, #2
 800e6b6:	440b      	add	r3, r1
 800e6b8:	3318      	adds	r3, #24
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d029      	beq.n	800e714 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e6c0:	78fa      	ldrb	r2, [r7, #3]
 800e6c2:	6879      	ldr	r1, [r7, #4]
 800e6c4:	4613      	mov	r3, r2
 800e6c6:	009b      	lsls	r3, r3, #2
 800e6c8:	4413      	add	r3, r2
 800e6ca:	009b      	lsls	r3, r3, #2
 800e6cc:	440b      	add	r3, r1
 800e6ce:	3318      	adds	r3, #24
 800e6d0:	681a      	ldr	r2, [r3, #0]
 800e6d2:	78f9      	ldrb	r1, [r7, #3]
 800e6d4:	68f8      	ldr	r0, [r7, #12]
 800e6d6:	460b      	mov	r3, r1
 800e6d8:	00db      	lsls	r3, r3, #3
 800e6da:	440b      	add	r3, r1
 800e6dc:	009b      	lsls	r3, r3, #2
 800e6de:	4403      	add	r3, r0
 800e6e0:	3348      	adds	r3, #72	; 0x48
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	fbb2 f1f3 	udiv	r1, r2, r3
 800e6e8:	fb01 f303 	mul.w	r3, r1, r3
 800e6ec:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d110      	bne.n	800e714 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e6f2:	78fa      	ldrb	r2, [r7, #3]
 800e6f4:	6879      	ldr	r1, [r7, #4]
 800e6f6:	4613      	mov	r3, r2
 800e6f8:	009b      	lsls	r3, r3, #2
 800e6fa:	4413      	add	r3, r2
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	440b      	add	r3, r1
 800e700:	3318      	adds	r3, #24
 800e702:	2200      	movs	r2, #0
 800e704:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e706:	78f9      	ldrb	r1, [r7, #3]
 800e708:	2300      	movs	r3, #0
 800e70a:	2200      	movs	r2, #0
 800e70c:	6878      	ldr	r0, [r7, #4]
 800e70e:	f004 fe07 	bl	8013320 <USBD_LL_Transmit>
 800e712:	e015      	b.n	800e740 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e714:	68bb      	ldr	r3, [r7, #8]
 800e716:	2200      	movs	r2, #0
 800e718:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e722:	691b      	ldr	r3, [r3, #16]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d00b      	beq.n	800e740 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e72e:	691b      	ldr	r3, [r3, #16]
 800e730:	68ba      	ldr	r2, [r7, #8]
 800e732:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800e736:	68ba      	ldr	r2, [r7, #8]
 800e738:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800e73c:	78fa      	ldrb	r2, [r7, #3]
 800e73e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e740:	2300      	movs	r3, #0
}
 800e742:	4618      	mov	r0, r3
 800e744:	3710      	adds	r7, #16
 800e746:	46bd      	mov	sp, r7
 800e748:	bd80      	pop	{r7, pc}

0800e74a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e74a:	b580      	push	{r7, lr}
 800e74c:	b084      	sub	sp, #16
 800e74e:	af00      	add	r7, sp, #0
 800e750:	6078      	str	r0, [r7, #4]
 800e752:	460b      	mov	r3, r1
 800e754:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e75c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e764:	2b00      	cmp	r3, #0
 800e766:	d101      	bne.n	800e76c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e768:	2303      	movs	r3, #3
 800e76a:	e015      	b.n	800e798 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e76c:	78fb      	ldrb	r3, [r7, #3]
 800e76e:	4619      	mov	r1, r3
 800e770:	6878      	ldr	r0, [r7, #4]
 800e772:	f004 fe45 	bl	8013400 <USBD_LL_GetRxDataSize>
 800e776:	4602      	mov	r2, r0
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e784:	68db      	ldr	r3, [r3, #12]
 800e786:	68fa      	ldr	r2, [r7, #12]
 800e788:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800e78c:	68fa      	ldr	r2, [r7, #12]
 800e78e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800e792:	4611      	mov	r1, r2
 800e794:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e796:	2300      	movs	r3, #0
}
 800e798:	4618      	mov	r0, r3
 800e79a:	3710      	adds	r7, #16
 800e79c:	46bd      	mov	sp, r7
 800e79e:	bd80      	pop	{r7, pc}

0800e7a0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	b084      	sub	sp, #16
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e7ae:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d101      	bne.n	800e7ba <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e7b6:	2303      	movs	r3, #3
 800e7b8:	e01b      	b.n	800e7f2 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d015      	beq.n	800e7f0 <USBD_CDC_EP0_RxReady+0x50>
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800e7ca:	2bff      	cmp	r3, #255	; 0xff
 800e7cc:	d010      	beq.n	800e7f0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e7d4:	689b      	ldr	r3, [r3, #8]
 800e7d6:	68fa      	ldr	r2, [r7, #12]
 800e7d8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800e7dc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e7de:	68fa      	ldr	r2, [r7, #12]
 800e7e0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e7e4:	b292      	uxth	r2, r2
 800e7e6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	22ff      	movs	r2, #255	; 0xff
 800e7ec:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800e7f0:	2300      	movs	r3, #0
}
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	3710      	adds	r7, #16
 800e7f6:	46bd      	mov	sp, r7
 800e7f8:	bd80      	pop	{r7, pc}
	...

0800e7fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e7fc:	b480      	push	{r7}
 800e7fe:	b083      	sub	sp, #12
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	2243      	movs	r2, #67	; 0x43
 800e808:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e80a:	4b03      	ldr	r3, [pc, #12]	; (800e818 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e80c:	4618      	mov	r0, r3
 800e80e:	370c      	adds	r7, #12
 800e810:	46bd      	mov	sp, r7
 800e812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e816:	4770      	bx	lr
 800e818:	2000029c 	.word	0x2000029c

0800e81c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e81c:	b480      	push	{r7}
 800e81e:	b083      	sub	sp, #12
 800e820:	af00      	add	r7, sp, #0
 800e822:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	2243      	movs	r2, #67	; 0x43
 800e828:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e82a:	4b03      	ldr	r3, [pc, #12]	; (800e838 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e82c:	4618      	mov	r0, r3
 800e82e:	370c      	adds	r7, #12
 800e830:	46bd      	mov	sp, r7
 800e832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e836:	4770      	bx	lr
 800e838:	20000258 	.word	0x20000258

0800e83c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e83c:	b480      	push	{r7}
 800e83e:	b083      	sub	sp, #12
 800e840:	af00      	add	r7, sp, #0
 800e842:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	2243      	movs	r2, #67	; 0x43
 800e848:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e84a:	4b03      	ldr	r3, [pc, #12]	; (800e858 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e84c:	4618      	mov	r0, r3
 800e84e:	370c      	adds	r7, #12
 800e850:	46bd      	mov	sp, r7
 800e852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e856:	4770      	bx	lr
 800e858:	200002e0 	.word	0x200002e0

0800e85c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e85c:	b480      	push	{r7}
 800e85e:	b083      	sub	sp, #12
 800e860:	af00      	add	r7, sp, #0
 800e862:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	220a      	movs	r2, #10
 800e868:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e86a:	4b03      	ldr	r3, [pc, #12]	; (800e878 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e86c:	4618      	mov	r0, r3
 800e86e:	370c      	adds	r7, #12
 800e870:	46bd      	mov	sp, r7
 800e872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e876:	4770      	bx	lr
 800e878:	20000214 	.word	0x20000214

0800e87c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e87c:	b480      	push	{r7}
 800e87e:	b083      	sub	sp, #12
 800e880:	af00      	add	r7, sp, #0
 800e882:	6078      	str	r0, [r7, #4]
 800e884:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e886:	683b      	ldr	r3, [r7, #0]
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d101      	bne.n	800e890 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e88c:	2303      	movs	r3, #3
 800e88e:	e004      	b.n	800e89a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	683a      	ldr	r2, [r7, #0]
 800e894:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800e898:	2300      	movs	r3, #0
}
 800e89a:	4618      	mov	r0, r3
 800e89c:	370c      	adds	r7, #12
 800e89e:	46bd      	mov	sp, r7
 800e8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a4:	4770      	bx	lr

0800e8a6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e8a6:	b480      	push	{r7}
 800e8a8:	b087      	sub	sp, #28
 800e8aa:	af00      	add	r7, sp, #0
 800e8ac:	60f8      	str	r0, [r7, #12]
 800e8ae:	60b9      	str	r1, [r7, #8]
 800e8b0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e8b8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e8ba:	697b      	ldr	r3, [r7, #20]
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d101      	bne.n	800e8c4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e8c0:	2303      	movs	r3, #3
 800e8c2:	e008      	b.n	800e8d6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800e8c4:	697b      	ldr	r3, [r7, #20]
 800e8c6:	68ba      	ldr	r2, [r7, #8]
 800e8c8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800e8cc:	697b      	ldr	r3, [r7, #20]
 800e8ce:	687a      	ldr	r2, [r7, #4]
 800e8d0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800e8d4:	2300      	movs	r3, #0
}
 800e8d6:	4618      	mov	r0, r3
 800e8d8:	371c      	adds	r7, #28
 800e8da:	46bd      	mov	sp, r7
 800e8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e0:	4770      	bx	lr

0800e8e2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e8e2:	b480      	push	{r7}
 800e8e4:	b085      	sub	sp, #20
 800e8e6:	af00      	add	r7, sp, #0
 800e8e8:	6078      	str	r0, [r7, #4]
 800e8ea:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e8f2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	d101      	bne.n	800e8fe <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800e8fa:	2303      	movs	r3, #3
 800e8fc:	e004      	b.n	800e908 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	683a      	ldr	r2, [r7, #0]
 800e902:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800e906:	2300      	movs	r3, #0
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3714      	adds	r7, #20
 800e90c:	46bd      	mov	sp, r7
 800e90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e912:	4770      	bx	lr

0800e914 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e914:	b580      	push	{r7, lr}
 800e916:	b084      	sub	sp, #16
 800e918:	af00      	add	r7, sp, #0
 800e91a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e922:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800e924:	2301      	movs	r3, #1
 800e926:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d101      	bne.n	800e936 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e932:	2303      	movs	r3, #3
 800e934:	e01a      	b.n	800e96c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800e936:	68bb      	ldr	r3, [r7, #8]
 800e938:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d114      	bne.n	800e96a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e940:	68bb      	ldr	r3, [r7, #8]
 800e942:	2201      	movs	r2, #1
 800e944:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e948:	68bb      	ldr	r3, [r7, #8]
 800e94a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800e952:	68bb      	ldr	r3, [r7, #8]
 800e954:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800e958:	68bb      	ldr	r3, [r7, #8]
 800e95a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800e95e:	2181      	movs	r1, #129	; 0x81
 800e960:	6878      	ldr	r0, [r7, #4]
 800e962:	f004 fcdd 	bl	8013320 <USBD_LL_Transmit>

    ret = USBD_OK;
 800e966:	2300      	movs	r3, #0
 800e968:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e96a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e96c:	4618      	mov	r0, r3
 800e96e:	3710      	adds	r7, #16
 800e970:	46bd      	mov	sp, r7
 800e972:	bd80      	pop	{r7, pc}

0800e974 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b084      	sub	sp, #16
 800e978:	af00      	add	r7, sp, #0
 800e97a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e982:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d101      	bne.n	800e992 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e98e:	2303      	movs	r3, #3
 800e990:	e016      	b.n	800e9c0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	7c1b      	ldrb	r3, [r3, #16]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d109      	bne.n	800e9ae <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e9a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e9a4:	2101      	movs	r1, #1
 800e9a6:	6878      	ldr	r0, [r7, #4]
 800e9a8:	f004 fcf2 	bl	8013390 <USBD_LL_PrepareReceive>
 800e9ac:	e007      	b.n	800e9be <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e9b4:	2340      	movs	r3, #64	; 0x40
 800e9b6:	2101      	movs	r1, #1
 800e9b8:	6878      	ldr	r0, [r7, #4]
 800e9ba:	f004 fce9 	bl	8013390 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e9be:	2300      	movs	r3, #0
}
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	3710      	adds	r7, #16
 800e9c4:	46bd      	mov	sp, r7
 800e9c6:	bd80      	pop	{r7, pc}

0800e9c8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	b086      	sub	sp, #24
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	60f8      	str	r0, [r7, #12]
 800e9d0:	60b9      	str	r1, [r7, #8]
 800e9d2:	4613      	mov	r3, r2
 800e9d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d101      	bne.n	800e9e0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e9dc:	2303      	movs	r3, #3
 800e9de:	e01f      	b.n	800ea20 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e9f8:	68bb      	ldr	r3, [r7, #8]
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	d003      	beq.n	800ea06 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	68ba      	ldr	r2, [r7, #8]
 800ea02:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	2201      	movs	r2, #1
 800ea0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	79fa      	ldrb	r2, [r7, #7]
 800ea12:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ea14:	68f8      	ldr	r0, [r7, #12]
 800ea16:	f004 fac5 	bl	8012fa4 <USBD_LL_Init>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ea1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea20:	4618      	mov	r0, r3
 800ea22:	3718      	adds	r7, #24
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}

0800ea28 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b084      	sub	sp, #16
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ea32:	2300      	movs	r3, #0
 800ea34:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d101      	bne.n	800ea40 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800ea3c:	2303      	movs	r3, #3
 800ea3e:	e016      	b.n	800ea6e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	683a      	ldr	r2, [r7, #0]
 800ea44:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d00b      	beq.n	800ea6c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea5c:	f107 020e 	add.w	r2, r7, #14
 800ea60:	4610      	mov	r0, r2
 800ea62:	4798      	blx	r3
 800ea64:	4602      	mov	r2, r0
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ea6c:	2300      	movs	r3, #0
}
 800ea6e:	4618      	mov	r0, r3
 800ea70:	3710      	adds	r7, #16
 800ea72:	46bd      	mov	sp, r7
 800ea74:	bd80      	pop	{r7, pc}

0800ea76 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ea76:	b580      	push	{r7, lr}
 800ea78:	b082      	sub	sp, #8
 800ea7a:	af00      	add	r7, sp, #0
 800ea7c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ea7e:	6878      	ldr	r0, [r7, #4]
 800ea80:	f004 fada 	bl	8013038 <USBD_LL_Start>
 800ea84:	4603      	mov	r3, r0
}
 800ea86:	4618      	mov	r0, r3
 800ea88:	3708      	adds	r7, #8
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	bd80      	pop	{r7, pc}

0800ea8e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ea8e:	b480      	push	{r7}
 800ea90:	b083      	sub	sp, #12
 800ea92:	af00      	add	r7, sp, #0
 800ea94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ea96:	2300      	movs	r3, #0
}
 800ea98:	4618      	mov	r0, r3
 800ea9a:	370c      	adds	r7, #12
 800ea9c:	46bd      	mov	sp, r7
 800ea9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa2:	4770      	bx	lr

0800eaa4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b084      	sub	sp, #16
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
 800eaac:	460b      	mov	r3, r1
 800eaae:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800eab0:	2303      	movs	r3, #3
 800eab2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	d009      	beq.n	800ead2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	78fa      	ldrb	r2, [r7, #3]
 800eac8:	4611      	mov	r1, r2
 800eaca:	6878      	ldr	r0, [r7, #4]
 800eacc:	4798      	blx	r3
 800eace:	4603      	mov	r3, r0
 800ead0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ead2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ead4:	4618      	mov	r0, r3
 800ead6:	3710      	adds	r7, #16
 800ead8:	46bd      	mov	sp, r7
 800eada:	bd80      	pop	{r7, pc}

0800eadc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800eadc:	b580      	push	{r7, lr}
 800eade:	b082      	sub	sp, #8
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	6078      	str	r0, [r7, #4]
 800eae4:	460b      	mov	r3, r1
 800eae6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d007      	beq.n	800eb02 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eaf8:	685b      	ldr	r3, [r3, #4]
 800eafa:	78fa      	ldrb	r2, [r7, #3]
 800eafc:	4611      	mov	r1, r2
 800eafe:	6878      	ldr	r0, [r7, #4]
 800eb00:	4798      	blx	r3
  }

  return USBD_OK;
 800eb02:	2300      	movs	r3, #0
}
 800eb04:	4618      	mov	r0, r3
 800eb06:	3708      	adds	r7, #8
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	bd80      	pop	{r7, pc}

0800eb0c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800eb0c:	b580      	push	{r7, lr}
 800eb0e:	b084      	sub	sp, #16
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	6078      	str	r0, [r7, #4]
 800eb14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800eb1c:	6839      	ldr	r1, [r7, #0]
 800eb1e:	4618      	mov	r0, r3
 800eb20:	f000 ffba 	bl	800fa98 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2201      	movs	r2, #1
 800eb28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800eb32:	461a      	mov	r2, r3
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800eb40:	f003 031f 	and.w	r3, r3, #31
 800eb44:	2b02      	cmp	r3, #2
 800eb46:	d01a      	beq.n	800eb7e <USBD_LL_SetupStage+0x72>
 800eb48:	2b02      	cmp	r3, #2
 800eb4a:	d822      	bhi.n	800eb92 <USBD_LL_SetupStage+0x86>
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d002      	beq.n	800eb56 <USBD_LL_SetupStage+0x4a>
 800eb50:	2b01      	cmp	r3, #1
 800eb52:	d00a      	beq.n	800eb6a <USBD_LL_SetupStage+0x5e>
 800eb54:	e01d      	b.n	800eb92 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800eb5c:	4619      	mov	r1, r3
 800eb5e:	6878      	ldr	r0, [r7, #4]
 800eb60:	f000 fa62 	bl	800f028 <USBD_StdDevReq>
 800eb64:	4603      	mov	r3, r0
 800eb66:	73fb      	strb	r3, [r7, #15]
      break;
 800eb68:	e020      	b.n	800ebac <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800eb70:	4619      	mov	r1, r3
 800eb72:	6878      	ldr	r0, [r7, #4]
 800eb74:	f000 fac6 	bl	800f104 <USBD_StdItfReq>
 800eb78:	4603      	mov	r3, r0
 800eb7a:	73fb      	strb	r3, [r7, #15]
      break;
 800eb7c:	e016      	b.n	800ebac <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800eb84:	4619      	mov	r1, r3
 800eb86:	6878      	ldr	r0, [r7, #4]
 800eb88:	f000 fb05 	bl	800f196 <USBD_StdEPReq>
 800eb8c:	4603      	mov	r3, r0
 800eb8e:	73fb      	strb	r3, [r7, #15]
      break;
 800eb90:	e00c      	b.n	800ebac <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800eb98:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800eb9c:	b2db      	uxtb	r3, r3
 800eb9e:	4619      	mov	r1, r3
 800eba0:	6878      	ldr	r0, [r7, #4]
 800eba2:	f004 faef 	bl	8013184 <USBD_LL_StallEP>
 800eba6:	4603      	mov	r3, r0
 800eba8:	73fb      	strb	r3, [r7, #15]
      break;
 800ebaa:	bf00      	nop
  }

  return ret;
 800ebac:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebae:	4618      	mov	r0, r3
 800ebb0:	3710      	adds	r7, #16
 800ebb2:	46bd      	mov	sp, r7
 800ebb4:	bd80      	pop	{r7, pc}

0800ebb6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ebb6:	b580      	push	{r7, lr}
 800ebb8:	b086      	sub	sp, #24
 800ebba:	af00      	add	r7, sp, #0
 800ebbc:	60f8      	str	r0, [r7, #12]
 800ebbe:	460b      	mov	r3, r1
 800ebc0:	607a      	str	r2, [r7, #4]
 800ebc2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ebc4:	7afb      	ldrb	r3, [r7, #11]
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d138      	bne.n	800ec3c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ebd0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ebd8:	2b03      	cmp	r3, #3
 800ebda:	d14a      	bne.n	800ec72 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ebdc:	693b      	ldr	r3, [r7, #16]
 800ebde:	689a      	ldr	r2, [r3, #8]
 800ebe0:	693b      	ldr	r3, [r7, #16]
 800ebe2:	68db      	ldr	r3, [r3, #12]
 800ebe4:	429a      	cmp	r2, r3
 800ebe6:	d913      	bls.n	800ec10 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ebe8:	693b      	ldr	r3, [r7, #16]
 800ebea:	689a      	ldr	r2, [r3, #8]
 800ebec:	693b      	ldr	r3, [r7, #16]
 800ebee:	68db      	ldr	r3, [r3, #12]
 800ebf0:	1ad2      	subs	r2, r2, r3
 800ebf2:	693b      	ldr	r3, [r7, #16]
 800ebf4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ebf6:	693b      	ldr	r3, [r7, #16]
 800ebf8:	68da      	ldr	r2, [r3, #12]
 800ebfa:	693b      	ldr	r3, [r7, #16]
 800ebfc:	689b      	ldr	r3, [r3, #8]
 800ebfe:	4293      	cmp	r3, r2
 800ec00:	bf28      	it	cs
 800ec02:	4613      	movcs	r3, r2
 800ec04:	461a      	mov	r2, r3
 800ec06:	6879      	ldr	r1, [r7, #4]
 800ec08:	68f8      	ldr	r0, [r7, #12]
 800ec0a:	f001 f839 	bl	800fc80 <USBD_CtlContinueRx>
 800ec0e:	e030      	b.n	800ec72 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec16:	b2db      	uxtb	r3, r3
 800ec18:	2b03      	cmp	r3, #3
 800ec1a:	d10b      	bne.n	800ec34 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec22:	691b      	ldr	r3, [r3, #16]
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d005      	beq.n	800ec34 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec2e:	691b      	ldr	r3, [r3, #16]
 800ec30:	68f8      	ldr	r0, [r7, #12]
 800ec32:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ec34:	68f8      	ldr	r0, [r7, #12]
 800ec36:	f001 f834 	bl	800fca2 <USBD_CtlSendStatus>
 800ec3a:	e01a      	b.n	800ec72 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ec42:	b2db      	uxtb	r3, r3
 800ec44:	2b03      	cmp	r3, #3
 800ec46:	d114      	bne.n	800ec72 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec4e:	699b      	ldr	r3, [r3, #24]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d00e      	beq.n	800ec72 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec5a:	699b      	ldr	r3, [r3, #24]
 800ec5c:	7afa      	ldrb	r2, [r7, #11]
 800ec5e:	4611      	mov	r1, r2
 800ec60:	68f8      	ldr	r0, [r7, #12]
 800ec62:	4798      	blx	r3
 800ec64:	4603      	mov	r3, r0
 800ec66:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ec68:	7dfb      	ldrb	r3, [r7, #23]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d001      	beq.n	800ec72 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800ec6e:	7dfb      	ldrb	r3, [r7, #23]
 800ec70:	e000      	b.n	800ec74 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800ec72:	2300      	movs	r3, #0
}
 800ec74:	4618      	mov	r0, r3
 800ec76:	3718      	adds	r7, #24
 800ec78:	46bd      	mov	sp, r7
 800ec7a:	bd80      	pop	{r7, pc}

0800ec7c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ec7c:	b580      	push	{r7, lr}
 800ec7e:	b086      	sub	sp, #24
 800ec80:	af00      	add	r7, sp, #0
 800ec82:	60f8      	str	r0, [r7, #12]
 800ec84:	460b      	mov	r3, r1
 800ec86:	607a      	str	r2, [r7, #4]
 800ec88:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ec8a:	7afb      	ldrb	r3, [r7, #11]
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d16b      	bne.n	800ed68 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	3314      	adds	r3, #20
 800ec94:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ec9c:	2b02      	cmp	r3, #2
 800ec9e:	d156      	bne.n	800ed4e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800eca0:	693b      	ldr	r3, [r7, #16]
 800eca2:	689a      	ldr	r2, [r3, #8]
 800eca4:	693b      	ldr	r3, [r7, #16]
 800eca6:	68db      	ldr	r3, [r3, #12]
 800eca8:	429a      	cmp	r2, r3
 800ecaa:	d914      	bls.n	800ecd6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ecac:	693b      	ldr	r3, [r7, #16]
 800ecae:	689a      	ldr	r2, [r3, #8]
 800ecb0:	693b      	ldr	r3, [r7, #16]
 800ecb2:	68db      	ldr	r3, [r3, #12]
 800ecb4:	1ad2      	subs	r2, r2, r3
 800ecb6:	693b      	ldr	r3, [r7, #16]
 800ecb8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ecba:	693b      	ldr	r3, [r7, #16]
 800ecbc:	689b      	ldr	r3, [r3, #8]
 800ecbe:	461a      	mov	r2, r3
 800ecc0:	6879      	ldr	r1, [r7, #4]
 800ecc2:	68f8      	ldr	r0, [r7, #12]
 800ecc4:	f000 ffae 	bl	800fc24 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ecc8:	2300      	movs	r3, #0
 800ecca:	2200      	movs	r2, #0
 800eccc:	2100      	movs	r1, #0
 800ecce:	68f8      	ldr	r0, [r7, #12]
 800ecd0:	f004 fb5e 	bl	8013390 <USBD_LL_PrepareReceive>
 800ecd4:	e03b      	b.n	800ed4e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ecd6:	693b      	ldr	r3, [r7, #16]
 800ecd8:	68da      	ldr	r2, [r3, #12]
 800ecda:	693b      	ldr	r3, [r7, #16]
 800ecdc:	689b      	ldr	r3, [r3, #8]
 800ecde:	429a      	cmp	r2, r3
 800ece0:	d11c      	bne.n	800ed1c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ece2:	693b      	ldr	r3, [r7, #16]
 800ece4:	685a      	ldr	r2, [r3, #4]
 800ece6:	693b      	ldr	r3, [r7, #16]
 800ece8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ecea:	429a      	cmp	r2, r3
 800ecec:	d316      	bcc.n	800ed1c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ecee:	693b      	ldr	r3, [r7, #16]
 800ecf0:	685a      	ldr	r2, [r3, #4]
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ecf8:	429a      	cmp	r2, r3
 800ecfa:	d20f      	bcs.n	800ed1c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	2100      	movs	r1, #0
 800ed00:	68f8      	ldr	r0, [r7, #12]
 800ed02:	f000 ff8f 	bl	800fc24 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	2200      	movs	r2, #0
 800ed0a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ed0e:	2300      	movs	r3, #0
 800ed10:	2200      	movs	r2, #0
 800ed12:	2100      	movs	r1, #0
 800ed14:	68f8      	ldr	r0, [r7, #12]
 800ed16:	f004 fb3b 	bl	8013390 <USBD_LL_PrepareReceive>
 800ed1a:	e018      	b.n	800ed4e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ed22:	b2db      	uxtb	r3, r3
 800ed24:	2b03      	cmp	r3, #3
 800ed26:	d10b      	bne.n	800ed40 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed2e:	68db      	ldr	r3, [r3, #12]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d005      	beq.n	800ed40 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed3a:	68db      	ldr	r3, [r3, #12]
 800ed3c:	68f8      	ldr	r0, [r7, #12]
 800ed3e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ed40:	2180      	movs	r1, #128	; 0x80
 800ed42:	68f8      	ldr	r0, [r7, #12]
 800ed44:	f004 fa1e 	bl	8013184 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ed48:	68f8      	ldr	r0, [r7, #12]
 800ed4a:	f000 ffbd 	bl	800fcc8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ed54:	2b01      	cmp	r3, #1
 800ed56:	d122      	bne.n	800ed9e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ed58:	68f8      	ldr	r0, [r7, #12]
 800ed5a:	f7ff fe98 	bl	800ea8e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	2200      	movs	r2, #0
 800ed62:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ed66:	e01a      	b.n	800ed9e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ed6e:	b2db      	uxtb	r3, r3
 800ed70:	2b03      	cmp	r3, #3
 800ed72:	d114      	bne.n	800ed9e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed7a:	695b      	ldr	r3, [r3, #20]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d00e      	beq.n	800ed9e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed86:	695b      	ldr	r3, [r3, #20]
 800ed88:	7afa      	ldrb	r2, [r7, #11]
 800ed8a:	4611      	mov	r1, r2
 800ed8c:	68f8      	ldr	r0, [r7, #12]
 800ed8e:	4798      	blx	r3
 800ed90:	4603      	mov	r3, r0
 800ed92:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ed94:	7dfb      	ldrb	r3, [r7, #23]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d001      	beq.n	800ed9e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800ed9a:	7dfb      	ldrb	r3, [r7, #23]
 800ed9c:	e000      	b.n	800eda0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800ed9e:	2300      	movs	r3, #0
}
 800eda0:	4618      	mov	r0, r3
 800eda2:	3718      	adds	r7, #24
 800eda4:	46bd      	mov	sp, r7
 800eda6:	bd80      	pop	{r7, pc}

0800eda8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800eda8:	b580      	push	{r7, lr}
 800edaa:	b082      	sub	sp, #8
 800edac:	af00      	add	r7, sp, #0
 800edae:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	2201      	movs	r2, #1
 800edb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	2200      	movs	r2, #0
 800edbc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	2200      	movs	r2, #0
 800edc4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	2200      	movs	r2, #0
 800edca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d101      	bne.n	800eddc <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800edd8:	2303      	movs	r3, #3
 800edda:	e02f      	b.n	800ee3c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d00f      	beq.n	800ee06 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800edec:	685b      	ldr	r3, [r3, #4]
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d009      	beq.n	800ee06 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800edf8:	685b      	ldr	r3, [r3, #4]
 800edfa:	687a      	ldr	r2, [r7, #4]
 800edfc:	6852      	ldr	r2, [r2, #4]
 800edfe:	b2d2      	uxtb	r2, r2
 800ee00:	4611      	mov	r1, r2
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ee06:	2340      	movs	r3, #64	; 0x40
 800ee08:	2200      	movs	r2, #0
 800ee0a:	2100      	movs	r1, #0
 800ee0c:	6878      	ldr	r0, [r7, #4]
 800ee0e:	f004 f945 	bl	801309c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	2201      	movs	r2, #1
 800ee16:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	2240      	movs	r2, #64	; 0x40
 800ee1e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ee22:	2340      	movs	r3, #64	; 0x40
 800ee24:	2200      	movs	r2, #0
 800ee26:	2180      	movs	r1, #128	; 0x80
 800ee28:	6878      	ldr	r0, [r7, #4]
 800ee2a:	f004 f937 	bl	801309c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	2201      	movs	r2, #1
 800ee32:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	2240      	movs	r2, #64	; 0x40
 800ee38:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800ee3a:	2300      	movs	r3, #0
}
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	3708      	adds	r7, #8
 800ee40:	46bd      	mov	sp, r7
 800ee42:	bd80      	pop	{r7, pc}

0800ee44 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ee44:	b480      	push	{r7}
 800ee46:	b083      	sub	sp, #12
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]
 800ee4c:	460b      	mov	r3, r1
 800ee4e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	78fa      	ldrb	r2, [r7, #3]
 800ee54:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ee56:	2300      	movs	r3, #0
}
 800ee58:	4618      	mov	r0, r3
 800ee5a:	370c      	adds	r7, #12
 800ee5c:	46bd      	mov	sp, r7
 800ee5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee62:	4770      	bx	lr

0800ee64 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ee64:	b480      	push	{r7}
 800ee66:	b083      	sub	sp, #12
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee72:	b2da      	uxtb	r2, r3
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	2204      	movs	r2, #4
 800ee7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ee82:	2300      	movs	r3, #0
}
 800ee84:	4618      	mov	r0, r3
 800ee86:	370c      	adds	r7, #12
 800ee88:	46bd      	mov	sp, r7
 800ee8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee8e:	4770      	bx	lr

0800ee90 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ee90:	b480      	push	{r7}
 800ee92:	b083      	sub	sp, #12
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee9e:	b2db      	uxtb	r3, r3
 800eea0:	2b04      	cmp	r3, #4
 800eea2:	d106      	bne.n	800eeb2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800eeaa:	b2da      	uxtb	r2, r3
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800eeb2:	2300      	movs	r3, #0
}
 800eeb4:	4618      	mov	r0, r3
 800eeb6:	370c      	adds	r7, #12
 800eeb8:	46bd      	mov	sp, r7
 800eeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eebe:	4770      	bx	lr

0800eec0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800eec0:	b580      	push	{r7, lr}
 800eec2:	b082      	sub	sp, #8
 800eec4:	af00      	add	r7, sp, #0
 800eec6:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d101      	bne.n	800eed6 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800eed2:	2303      	movs	r3, #3
 800eed4:	e012      	b.n	800eefc <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eedc:	b2db      	uxtb	r3, r3
 800eede:	2b03      	cmp	r3, #3
 800eee0:	d10b      	bne.n	800eefa <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eee8:	69db      	ldr	r3, [r3, #28]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d005      	beq.n	800eefa <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eef4:	69db      	ldr	r3, [r3, #28]
 800eef6:	6878      	ldr	r0, [r7, #4]
 800eef8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800eefa:	2300      	movs	r3, #0
}
 800eefc:	4618      	mov	r0, r3
 800eefe:	3708      	adds	r7, #8
 800ef00:	46bd      	mov	sp, r7
 800ef02:	bd80      	pop	{r7, pc}

0800ef04 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	b082      	sub	sp, #8
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
 800ef0c:	460b      	mov	r3, r1
 800ef0e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d101      	bne.n	800ef1e <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800ef1a:	2303      	movs	r3, #3
 800ef1c:	e014      	b.n	800ef48 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef24:	b2db      	uxtb	r3, r3
 800ef26:	2b03      	cmp	r3, #3
 800ef28:	d10d      	bne.n	800ef46 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef30:	6a1b      	ldr	r3, [r3, #32]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d007      	beq.n	800ef46 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef3c:	6a1b      	ldr	r3, [r3, #32]
 800ef3e:	78fa      	ldrb	r2, [r7, #3]
 800ef40:	4611      	mov	r1, r2
 800ef42:	6878      	ldr	r0, [r7, #4]
 800ef44:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ef46:	2300      	movs	r3, #0
}
 800ef48:	4618      	mov	r0, r3
 800ef4a:	3708      	adds	r7, #8
 800ef4c:	46bd      	mov	sp, r7
 800ef4e:	bd80      	pop	{r7, pc}

0800ef50 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b082      	sub	sp, #8
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]
 800ef58:	460b      	mov	r3, r1
 800ef5a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d101      	bne.n	800ef6a <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800ef66:	2303      	movs	r3, #3
 800ef68:	e014      	b.n	800ef94 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef70:	b2db      	uxtb	r3, r3
 800ef72:	2b03      	cmp	r3, #3
 800ef74:	d10d      	bne.n	800ef92 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d007      	beq.n	800ef92 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef8a:	78fa      	ldrb	r2, [r7, #3]
 800ef8c:	4611      	mov	r1, r2
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ef92:	2300      	movs	r3, #0
}
 800ef94:	4618      	mov	r0, r3
 800ef96:	3708      	adds	r7, #8
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}

0800ef9c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ef9c:	b480      	push	{r7}
 800ef9e:	b083      	sub	sp, #12
 800efa0:	af00      	add	r7, sp, #0
 800efa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800efa4:	2300      	movs	r3, #0
}
 800efa6:	4618      	mov	r0, r3
 800efa8:	370c      	adds	r7, #12
 800efaa:	46bd      	mov	sp, r7
 800efac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb0:	4770      	bx	lr

0800efb2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800efb2:	b580      	push	{r7, lr}
 800efb4:	b082      	sub	sp, #8
 800efb6:	af00      	add	r7, sp, #0
 800efb8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	2201      	movs	r2, #1
 800efbe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d009      	beq.n	800efe0 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efd2:	685b      	ldr	r3, [r3, #4]
 800efd4:	687a      	ldr	r2, [r7, #4]
 800efd6:	6852      	ldr	r2, [r2, #4]
 800efd8:	b2d2      	uxtb	r2, r2
 800efda:	4611      	mov	r1, r2
 800efdc:	6878      	ldr	r0, [r7, #4]
 800efde:	4798      	blx	r3
  }

  return USBD_OK;
 800efe0:	2300      	movs	r3, #0
}
 800efe2:	4618      	mov	r0, r3
 800efe4:	3708      	adds	r7, #8
 800efe6:	46bd      	mov	sp, r7
 800efe8:	bd80      	pop	{r7, pc}

0800efea <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800efea:	b480      	push	{r7}
 800efec:	b087      	sub	sp, #28
 800efee:	af00      	add	r7, sp, #0
 800eff0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800eff6:	697b      	ldr	r3, [r7, #20]
 800eff8:	781b      	ldrb	r3, [r3, #0]
 800effa:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800effc:	697b      	ldr	r3, [r7, #20]
 800effe:	3301      	adds	r3, #1
 800f000:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f002:	697b      	ldr	r3, [r7, #20]
 800f004:	781b      	ldrb	r3, [r3, #0]
 800f006:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f008:	8a3b      	ldrh	r3, [r7, #16]
 800f00a:	021b      	lsls	r3, r3, #8
 800f00c:	b21a      	sxth	r2, r3
 800f00e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f012:	4313      	orrs	r3, r2
 800f014:	b21b      	sxth	r3, r3
 800f016:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f018:	89fb      	ldrh	r3, [r7, #14]
}
 800f01a:	4618      	mov	r0, r3
 800f01c:	371c      	adds	r7, #28
 800f01e:	46bd      	mov	sp, r7
 800f020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f024:	4770      	bx	lr
	...

0800f028 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f028:	b580      	push	{r7, lr}
 800f02a:	b084      	sub	sp, #16
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	6078      	str	r0, [r7, #4]
 800f030:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f032:	2300      	movs	r3, #0
 800f034:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f036:	683b      	ldr	r3, [r7, #0]
 800f038:	781b      	ldrb	r3, [r3, #0]
 800f03a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f03e:	2b40      	cmp	r3, #64	; 0x40
 800f040:	d005      	beq.n	800f04e <USBD_StdDevReq+0x26>
 800f042:	2b40      	cmp	r3, #64	; 0x40
 800f044:	d853      	bhi.n	800f0ee <USBD_StdDevReq+0xc6>
 800f046:	2b00      	cmp	r3, #0
 800f048:	d00b      	beq.n	800f062 <USBD_StdDevReq+0x3a>
 800f04a:	2b20      	cmp	r3, #32
 800f04c:	d14f      	bne.n	800f0ee <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f054:	689b      	ldr	r3, [r3, #8]
 800f056:	6839      	ldr	r1, [r7, #0]
 800f058:	6878      	ldr	r0, [r7, #4]
 800f05a:	4798      	blx	r3
 800f05c:	4603      	mov	r3, r0
 800f05e:	73fb      	strb	r3, [r7, #15]
      break;
 800f060:	e04a      	b.n	800f0f8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f062:	683b      	ldr	r3, [r7, #0]
 800f064:	785b      	ldrb	r3, [r3, #1]
 800f066:	2b09      	cmp	r3, #9
 800f068:	d83b      	bhi.n	800f0e2 <USBD_StdDevReq+0xba>
 800f06a:	a201      	add	r2, pc, #4	; (adr r2, 800f070 <USBD_StdDevReq+0x48>)
 800f06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f070:	0800f0c5 	.word	0x0800f0c5
 800f074:	0800f0d9 	.word	0x0800f0d9
 800f078:	0800f0e3 	.word	0x0800f0e3
 800f07c:	0800f0cf 	.word	0x0800f0cf
 800f080:	0800f0e3 	.word	0x0800f0e3
 800f084:	0800f0a3 	.word	0x0800f0a3
 800f088:	0800f099 	.word	0x0800f099
 800f08c:	0800f0e3 	.word	0x0800f0e3
 800f090:	0800f0bb 	.word	0x0800f0bb
 800f094:	0800f0ad 	.word	0x0800f0ad
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f098:	6839      	ldr	r1, [r7, #0]
 800f09a:	6878      	ldr	r0, [r7, #4]
 800f09c:	f000 f9de 	bl	800f45c <USBD_GetDescriptor>
          break;
 800f0a0:	e024      	b.n	800f0ec <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f0a2:	6839      	ldr	r1, [r7, #0]
 800f0a4:	6878      	ldr	r0, [r7, #4]
 800f0a6:	f000 fb6d 	bl	800f784 <USBD_SetAddress>
          break;
 800f0aa:	e01f      	b.n	800f0ec <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f0ac:	6839      	ldr	r1, [r7, #0]
 800f0ae:	6878      	ldr	r0, [r7, #4]
 800f0b0:	f000 fbac 	bl	800f80c <USBD_SetConfig>
 800f0b4:	4603      	mov	r3, r0
 800f0b6:	73fb      	strb	r3, [r7, #15]
          break;
 800f0b8:	e018      	b.n	800f0ec <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f0ba:	6839      	ldr	r1, [r7, #0]
 800f0bc:	6878      	ldr	r0, [r7, #4]
 800f0be:	f000 fc4b 	bl	800f958 <USBD_GetConfig>
          break;
 800f0c2:	e013      	b.n	800f0ec <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f0c4:	6839      	ldr	r1, [r7, #0]
 800f0c6:	6878      	ldr	r0, [r7, #4]
 800f0c8:	f000 fc7c 	bl	800f9c4 <USBD_GetStatus>
          break;
 800f0cc:	e00e      	b.n	800f0ec <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f0ce:	6839      	ldr	r1, [r7, #0]
 800f0d0:	6878      	ldr	r0, [r7, #4]
 800f0d2:	f000 fcab 	bl	800fa2c <USBD_SetFeature>
          break;
 800f0d6:	e009      	b.n	800f0ec <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f0d8:	6839      	ldr	r1, [r7, #0]
 800f0da:	6878      	ldr	r0, [r7, #4]
 800f0dc:	f000 fcba 	bl	800fa54 <USBD_ClrFeature>
          break;
 800f0e0:	e004      	b.n	800f0ec <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f0e2:	6839      	ldr	r1, [r7, #0]
 800f0e4:	6878      	ldr	r0, [r7, #4]
 800f0e6:	f000 fd11 	bl	800fb0c <USBD_CtlError>
          break;
 800f0ea:	bf00      	nop
      }
      break;
 800f0ec:	e004      	b.n	800f0f8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f0ee:	6839      	ldr	r1, [r7, #0]
 800f0f0:	6878      	ldr	r0, [r7, #4]
 800f0f2:	f000 fd0b 	bl	800fb0c <USBD_CtlError>
      break;
 800f0f6:	bf00      	nop
  }

  return ret;
 800f0f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	3710      	adds	r7, #16
 800f0fe:	46bd      	mov	sp, r7
 800f100:	bd80      	pop	{r7, pc}
 800f102:	bf00      	nop

0800f104 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f104:	b580      	push	{r7, lr}
 800f106:	b084      	sub	sp, #16
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
 800f10c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f10e:	2300      	movs	r3, #0
 800f110:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f112:	683b      	ldr	r3, [r7, #0]
 800f114:	781b      	ldrb	r3, [r3, #0]
 800f116:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f11a:	2b40      	cmp	r3, #64	; 0x40
 800f11c:	d005      	beq.n	800f12a <USBD_StdItfReq+0x26>
 800f11e:	2b40      	cmp	r3, #64	; 0x40
 800f120:	d82f      	bhi.n	800f182 <USBD_StdItfReq+0x7e>
 800f122:	2b00      	cmp	r3, #0
 800f124:	d001      	beq.n	800f12a <USBD_StdItfReq+0x26>
 800f126:	2b20      	cmp	r3, #32
 800f128:	d12b      	bne.n	800f182 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f130:	b2db      	uxtb	r3, r3
 800f132:	3b01      	subs	r3, #1
 800f134:	2b02      	cmp	r3, #2
 800f136:	d81d      	bhi.n	800f174 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f138:	683b      	ldr	r3, [r7, #0]
 800f13a:	889b      	ldrh	r3, [r3, #4]
 800f13c:	b2db      	uxtb	r3, r3
 800f13e:	2b01      	cmp	r3, #1
 800f140:	d813      	bhi.n	800f16a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f148:	689b      	ldr	r3, [r3, #8]
 800f14a:	6839      	ldr	r1, [r7, #0]
 800f14c:	6878      	ldr	r0, [r7, #4]
 800f14e:	4798      	blx	r3
 800f150:	4603      	mov	r3, r0
 800f152:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f154:	683b      	ldr	r3, [r7, #0]
 800f156:	88db      	ldrh	r3, [r3, #6]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d110      	bne.n	800f17e <USBD_StdItfReq+0x7a>
 800f15c:	7bfb      	ldrb	r3, [r7, #15]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d10d      	bne.n	800f17e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f162:	6878      	ldr	r0, [r7, #4]
 800f164:	f000 fd9d 	bl	800fca2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f168:	e009      	b.n	800f17e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f16a:	6839      	ldr	r1, [r7, #0]
 800f16c:	6878      	ldr	r0, [r7, #4]
 800f16e:	f000 fccd 	bl	800fb0c <USBD_CtlError>
          break;
 800f172:	e004      	b.n	800f17e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f174:	6839      	ldr	r1, [r7, #0]
 800f176:	6878      	ldr	r0, [r7, #4]
 800f178:	f000 fcc8 	bl	800fb0c <USBD_CtlError>
          break;
 800f17c:	e000      	b.n	800f180 <USBD_StdItfReq+0x7c>
          break;
 800f17e:	bf00      	nop
      }
      break;
 800f180:	e004      	b.n	800f18c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f182:	6839      	ldr	r1, [r7, #0]
 800f184:	6878      	ldr	r0, [r7, #4]
 800f186:	f000 fcc1 	bl	800fb0c <USBD_CtlError>
      break;
 800f18a:	bf00      	nop
  }

  return ret;
 800f18c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f18e:	4618      	mov	r0, r3
 800f190:	3710      	adds	r7, #16
 800f192:	46bd      	mov	sp, r7
 800f194:	bd80      	pop	{r7, pc}

0800f196 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f196:	b580      	push	{r7, lr}
 800f198:	b084      	sub	sp, #16
 800f19a:	af00      	add	r7, sp, #0
 800f19c:	6078      	str	r0, [r7, #4]
 800f19e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f1a0:	2300      	movs	r3, #0
 800f1a2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f1a4:	683b      	ldr	r3, [r7, #0]
 800f1a6:	889b      	ldrh	r3, [r3, #4]
 800f1a8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f1aa:	683b      	ldr	r3, [r7, #0]
 800f1ac:	781b      	ldrb	r3, [r3, #0]
 800f1ae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f1b2:	2b40      	cmp	r3, #64	; 0x40
 800f1b4:	d007      	beq.n	800f1c6 <USBD_StdEPReq+0x30>
 800f1b6:	2b40      	cmp	r3, #64	; 0x40
 800f1b8:	f200 8145 	bhi.w	800f446 <USBD_StdEPReq+0x2b0>
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d00c      	beq.n	800f1da <USBD_StdEPReq+0x44>
 800f1c0:	2b20      	cmp	r3, #32
 800f1c2:	f040 8140 	bne.w	800f446 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1cc:	689b      	ldr	r3, [r3, #8]
 800f1ce:	6839      	ldr	r1, [r7, #0]
 800f1d0:	6878      	ldr	r0, [r7, #4]
 800f1d2:	4798      	blx	r3
 800f1d4:	4603      	mov	r3, r0
 800f1d6:	73fb      	strb	r3, [r7, #15]
      break;
 800f1d8:	e13a      	b.n	800f450 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f1da:	683b      	ldr	r3, [r7, #0]
 800f1dc:	785b      	ldrb	r3, [r3, #1]
 800f1de:	2b03      	cmp	r3, #3
 800f1e0:	d007      	beq.n	800f1f2 <USBD_StdEPReq+0x5c>
 800f1e2:	2b03      	cmp	r3, #3
 800f1e4:	f300 8129 	bgt.w	800f43a <USBD_StdEPReq+0x2a4>
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d07f      	beq.n	800f2ec <USBD_StdEPReq+0x156>
 800f1ec:	2b01      	cmp	r3, #1
 800f1ee:	d03c      	beq.n	800f26a <USBD_StdEPReq+0xd4>
 800f1f0:	e123      	b.n	800f43a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f1f8:	b2db      	uxtb	r3, r3
 800f1fa:	2b02      	cmp	r3, #2
 800f1fc:	d002      	beq.n	800f204 <USBD_StdEPReq+0x6e>
 800f1fe:	2b03      	cmp	r3, #3
 800f200:	d016      	beq.n	800f230 <USBD_StdEPReq+0x9a>
 800f202:	e02c      	b.n	800f25e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f204:	7bbb      	ldrb	r3, [r7, #14]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d00d      	beq.n	800f226 <USBD_StdEPReq+0x90>
 800f20a:	7bbb      	ldrb	r3, [r7, #14]
 800f20c:	2b80      	cmp	r3, #128	; 0x80
 800f20e:	d00a      	beq.n	800f226 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f210:	7bbb      	ldrb	r3, [r7, #14]
 800f212:	4619      	mov	r1, r3
 800f214:	6878      	ldr	r0, [r7, #4]
 800f216:	f003 ffb5 	bl	8013184 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f21a:	2180      	movs	r1, #128	; 0x80
 800f21c:	6878      	ldr	r0, [r7, #4]
 800f21e:	f003 ffb1 	bl	8013184 <USBD_LL_StallEP>
 800f222:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f224:	e020      	b.n	800f268 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f226:	6839      	ldr	r1, [r7, #0]
 800f228:	6878      	ldr	r0, [r7, #4]
 800f22a:	f000 fc6f 	bl	800fb0c <USBD_CtlError>
              break;
 800f22e:	e01b      	b.n	800f268 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	885b      	ldrh	r3, [r3, #2]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d10e      	bne.n	800f256 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f238:	7bbb      	ldrb	r3, [r7, #14]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d00b      	beq.n	800f256 <USBD_StdEPReq+0xc0>
 800f23e:	7bbb      	ldrb	r3, [r7, #14]
 800f240:	2b80      	cmp	r3, #128	; 0x80
 800f242:	d008      	beq.n	800f256 <USBD_StdEPReq+0xc0>
 800f244:	683b      	ldr	r3, [r7, #0]
 800f246:	88db      	ldrh	r3, [r3, #6]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d104      	bne.n	800f256 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f24c:	7bbb      	ldrb	r3, [r7, #14]
 800f24e:	4619      	mov	r1, r3
 800f250:	6878      	ldr	r0, [r7, #4]
 800f252:	f003 ff97 	bl	8013184 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f256:	6878      	ldr	r0, [r7, #4]
 800f258:	f000 fd23 	bl	800fca2 <USBD_CtlSendStatus>

              break;
 800f25c:	e004      	b.n	800f268 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f25e:	6839      	ldr	r1, [r7, #0]
 800f260:	6878      	ldr	r0, [r7, #4]
 800f262:	f000 fc53 	bl	800fb0c <USBD_CtlError>
              break;
 800f266:	bf00      	nop
          }
          break;
 800f268:	e0ec      	b.n	800f444 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f270:	b2db      	uxtb	r3, r3
 800f272:	2b02      	cmp	r3, #2
 800f274:	d002      	beq.n	800f27c <USBD_StdEPReq+0xe6>
 800f276:	2b03      	cmp	r3, #3
 800f278:	d016      	beq.n	800f2a8 <USBD_StdEPReq+0x112>
 800f27a:	e030      	b.n	800f2de <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f27c:	7bbb      	ldrb	r3, [r7, #14]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d00d      	beq.n	800f29e <USBD_StdEPReq+0x108>
 800f282:	7bbb      	ldrb	r3, [r7, #14]
 800f284:	2b80      	cmp	r3, #128	; 0x80
 800f286:	d00a      	beq.n	800f29e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f288:	7bbb      	ldrb	r3, [r7, #14]
 800f28a:	4619      	mov	r1, r3
 800f28c:	6878      	ldr	r0, [r7, #4]
 800f28e:	f003 ff79 	bl	8013184 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f292:	2180      	movs	r1, #128	; 0x80
 800f294:	6878      	ldr	r0, [r7, #4]
 800f296:	f003 ff75 	bl	8013184 <USBD_LL_StallEP>
 800f29a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f29c:	e025      	b.n	800f2ea <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f29e:	6839      	ldr	r1, [r7, #0]
 800f2a0:	6878      	ldr	r0, [r7, #4]
 800f2a2:	f000 fc33 	bl	800fb0c <USBD_CtlError>
              break;
 800f2a6:	e020      	b.n	800f2ea <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	885b      	ldrh	r3, [r3, #2]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d11b      	bne.n	800f2e8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f2b0:	7bbb      	ldrb	r3, [r7, #14]
 800f2b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d004      	beq.n	800f2c4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f2ba:	7bbb      	ldrb	r3, [r7, #14]
 800f2bc:	4619      	mov	r1, r3
 800f2be:	6878      	ldr	r0, [r7, #4]
 800f2c0:	f003 ff96 	bl	80131f0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f2c4:	6878      	ldr	r0, [r7, #4]
 800f2c6:	f000 fcec 	bl	800fca2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f2d0:	689b      	ldr	r3, [r3, #8]
 800f2d2:	6839      	ldr	r1, [r7, #0]
 800f2d4:	6878      	ldr	r0, [r7, #4]
 800f2d6:	4798      	blx	r3
 800f2d8:	4603      	mov	r3, r0
 800f2da:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f2dc:	e004      	b.n	800f2e8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f2de:	6839      	ldr	r1, [r7, #0]
 800f2e0:	6878      	ldr	r0, [r7, #4]
 800f2e2:	f000 fc13 	bl	800fb0c <USBD_CtlError>
              break;
 800f2e6:	e000      	b.n	800f2ea <USBD_StdEPReq+0x154>
              break;
 800f2e8:	bf00      	nop
          }
          break;
 800f2ea:	e0ab      	b.n	800f444 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f2f2:	b2db      	uxtb	r3, r3
 800f2f4:	2b02      	cmp	r3, #2
 800f2f6:	d002      	beq.n	800f2fe <USBD_StdEPReq+0x168>
 800f2f8:	2b03      	cmp	r3, #3
 800f2fa:	d032      	beq.n	800f362 <USBD_StdEPReq+0x1cc>
 800f2fc:	e097      	b.n	800f42e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f2fe:	7bbb      	ldrb	r3, [r7, #14]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d007      	beq.n	800f314 <USBD_StdEPReq+0x17e>
 800f304:	7bbb      	ldrb	r3, [r7, #14]
 800f306:	2b80      	cmp	r3, #128	; 0x80
 800f308:	d004      	beq.n	800f314 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f30a:	6839      	ldr	r1, [r7, #0]
 800f30c:	6878      	ldr	r0, [r7, #4]
 800f30e:	f000 fbfd 	bl	800fb0c <USBD_CtlError>
                break;
 800f312:	e091      	b.n	800f438 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f314:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	da0b      	bge.n	800f334 <USBD_StdEPReq+0x19e>
 800f31c:	7bbb      	ldrb	r3, [r7, #14]
 800f31e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f322:	4613      	mov	r3, r2
 800f324:	009b      	lsls	r3, r3, #2
 800f326:	4413      	add	r3, r2
 800f328:	009b      	lsls	r3, r3, #2
 800f32a:	3310      	adds	r3, #16
 800f32c:	687a      	ldr	r2, [r7, #4]
 800f32e:	4413      	add	r3, r2
 800f330:	3304      	adds	r3, #4
 800f332:	e00b      	b.n	800f34c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f334:	7bbb      	ldrb	r3, [r7, #14]
 800f336:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f33a:	4613      	mov	r3, r2
 800f33c:	009b      	lsls	r3, r3, #2
 800f33e:	4413      	add	r3, r2
 800f340:	009b      	lsls	r3, r3, #2
 800f342:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f346:	687a      	ldr	r2, [r7, #4]
 800f348:	4413      	add	r3, r2
 800f34a:	3304      	adds	r3, #4
 800f34c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f34e:	68bb      	ldr	r3, [r7, #8]
 800f350:	2200      	movs	r2, #0
 800f352:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f354:	68bb      	ldr	r3, [r7, #8]
 800f356:	2202      	movs	r2, #2
 800f358:	4619      	mov	r1, r3
 800f35a:	6878      	ldr	r0, [r7, #4]
 800f35c:	f000 fc47 	bl	800fbee <USBD_CtlSendData>
              break;
 800f360:	e06a      	b.n	800f438 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f362:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f366:	2b00      	cmp	r3, #0
 800f368:	da11      	bge.n	800f38e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f36a:	7bbb      	ldrb	r3, [r7, #14]
 800f36c:	f003 020f 	and.w	r2, r3, #15
 800f370:	6879      	ldr	r1, [r7, #4]
 800f372:	4613      	mov	r3, r2
 800f374:	009b      	lsls	r3, r3, #2
 800f376:	4413      	add	r3, r2
 800f378:	009b      	lsls	r3, r3, #2
 800f37a:	440b      	add	r3, r1
 800f37c:	3324      	adds	r3, #36	; 0x24
 800f37e:	881b      	ldrh	r3, [r3, #0]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d117      	bne.n	800f3b4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f384:	6839      	ldr	r1, [r7, #0]
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f000 fbc0 	bl	800fb0c <USBD_CtlError>
                  break;
 800f38c:	e054      	b.n	800f438 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f38e:	7bbb      	ldrb	r3, [r7, #14]
 800f390:	f003 020f 	and.w	r2, r3, #15
 800f394:	6879      	ldr	r1, [r7, #4]
 800f396:	4613      	mov	r3, r2
 800f398:	009b      	lsls	r3, r3, #2
 800f39a:	4413      	add	r3, r2
 800f39c:	009b      	lsls	r3, r3, #2
 800f39e:	440b      	add	r3, r1
 800f3a0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800f3a4:	881b      	ldrh	r3, [r3, #0]
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d104      	bne.n	800f3b4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f3aa:	6839      	ldr	r1, [r7, #0]
 800f3ac:	6878      	ldr	r0, [r7, #4]
 800f3ae:	f000 fbad 	bl	800fb0c <USBD_CtlError>
                  break;
 800f3b2:	e041      	b.n	800f438 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f3b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	da0b      	bge.n	800f3d4 <USBD_StdEPReq+0x23e>
 800f3bc:	7bbb      	ldrb	r3, [r7, #14]
 800f3be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f3c2:	4613      	mov	r3, r2
 800f3c4:	009b      	lsls	r3, r3, #2
 800f3c6:	4413      	add	r3, r2
 800f3c8:	009b      	lsls	r3, r3, #2
 800f3ca:	3310      	adds	r3, #16
 800f3cc:	687a      	ldr	r2, [r7, #4]
 800f3ce:	4413      	add	r3, r2
 800f3d0:	3304      	adds	r3, #4
 800f3d2:	e00b      	b.n	800f3ec <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f3d4:	7bbb      	ldrb	r3, [r7, #14]
 800f3d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f3da:	4613      	mov	r3, r2
 800f3dc:	009b      	lsls	r3, r3, #2
 800f3de:	4413      	add	r3, r2
 800f3e0:	009b      	lsls	r3, r3, #2
 800f3e2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f3e6:	687a      	ldr	r2, [r7, #4]
 800f3e8:	4413      	add	r3, r2
 800f3ea:	3304      	adds	r3, #4
 800f3ec:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f3ee:	7bbb      	ldrb	r3, [r7, #14]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d002      	beq.n	800f3fa <USBD_StdEPReq+0x264>
 800f3f4:	7bbb      	ldrb	r3, [r7, #14]
 800f3f6:	2b80      	cmp	r3, #128	; 0x80
 800f3f8:	d103      	bne.n	800f402 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800f3fa:	68bb      	ldr	r3, [r7, #8]
 800f3fc:	2200      	movs	r2, #0
 800f3fe:	601a      	str	r2, [r3, #0]
 800f400:	e00e      	b.n	800f420 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f402:	7bbb      	ldrb	r3, [r7, #14]
 800f404:	4619      	mov	r1, r3
 800f406:	6878      	ldr	r0, [r7, #4]
 800f408:	f003 ff28 	bl	801325c <USBD_LL_IsStallEP>
 800f40c:	4603      	mov	r3, r0
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d003      	beq.n	800f41a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800f412:	68bb      	ldr	r3, [r7, #8]
 800f414:	2201      	movs	r2, #1
 800f416:	601a      	str	r2, [r3, #0]
 800f418:	e002      	b.n	800f420 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800f41a:	68bb      	ldr	r3, [r7, #8]
 800f41c:	2200      	movs	r2, #0
 800f41e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f420:	68bb      	ldr	r3, [r7, #8]
 800f422:	2202      	movs	r2, #2
 800f424:	4619      	mov	r1, r3
 800f426:	6878      	ldr	r0, [r7, #4]
 800f428:	f000 fbe1 	bl	800fbee <USBD_CtlSendData>
              break;
 800f42c:	e004      	b.n	800f438 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800f42e:	6839      	ldr	r1, [r7, #0]
 800f430:	6878      	ldr	r0, [r7, #4]
 800f432:	f000 fb6b 	bl	800fb0c <USBD_CtlError>
              break;
 800f436:	bf00      	nop
          }
          break;
 800f438:	e004      	b.n	800f444 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800f43a:	6839      	ldr	r1, [r7, #0]
 800f43c:	6878      	ldr	r0, [r7, #4]
 800f43e:	f000 fb65 	bl	800fb0c <USBD_CtlError>
          break;
 800f442:	bf00      	nop
      }
      break;
 800f444:	e004      	b.n	800f450 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800f446:	6839      	ldr	r1, [r7, #0]
 800f448:	6878      	ldr	r0, [r7, #4]
 800f44a:	f000 fb5f 	bl	800fb0c <USBD_CtlError>
      break;
 800f44e:	bf00      	nop
  }

  return ret;
 800f450:	7bfb      	ldrb	r3, [r7, #15]
}
 800f452:	4618      	mov	r0, r3
 800f454:	3710      	adds	r7, #16
 800f456:	46bd      	mov	sp, r7
 800f458:	bd80      	pop	{r7, pc}
	...

0800f45c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	b084      	sub	sp, #16
 800f460:	af00      	add	r7, sp, #0
 800f462:	6078      	str	r0, [r7, #4]
 800f464:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f466:	2300      	movs	r3, #0
 800f468:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f46a:	2300      	movs	r3, #0
 800f46c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f46e:	2300      	movs	r3, #0
 800f470:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f472:	683b      	ldr	r3, [r7, #0]
 800f474:	885b      	ldrh	r3, [r3, #2]
 800f476:	0a1b      	lsrs	r3, r3, #8
 800f478:	b29b      	uxth	r3, r3
 800f47a:	3b01      	subs	r3, #1
 800f47c:	2b0e      	cmp	r3, #14
 800f47e:	f200 8152 	bhi.w	800f726 <USBD_GetDescriptor+0x2ca>
 800f482:	a201      	add	r2, pc, #4	; (adr r2, 800f488 <USBD_GetDescriptor+0x2c>)
 800f484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f488:	0800f4f9 	.word	0x0800f4f9
 800f48c:	0800f511 	.word	0x0800f511
 800f490:	0800f551 	.word	0x0800f551
 800f494:	0800f727 	.word	0x0800f727
 800f498:	0800f727 	.word	0x0800f727
 800f49c:	0800f6c7 	.word	0x0800f6c7
 800f4a0:	0800f6f3 	.word	0x0800f6f3
 800f4a4:	0800f727 	.word	0x0800f727
 800f4a8:	0800f727 	.word	0x0800f727
 800f4ac:	0800f727 	.word	0x0800f727
 800f4b0:	0800f727 	.word	0x0800f727
 800f4b4:	0800f727 	.word	0x0800f727
 800f4b8:	0800f727 	.word	0x0800f727
 800f4bc:	0800f727 	.word	0x0800f727
 800f4c0:	0800f4c5 	.word	0x0800f4c5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f4ca:	69db      	ldr	r3, [r3, #28]
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d00b      	beq.n	800f4e8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f4d6:	69db      	ldr	r3, [r3, #28]
 800f4d8:	687a      	ldr	r2, [r7, #4]
 800f4da:	7c12      	ldrb	r2, [r2, #16]
 800f4dc:	f107 0108 	add.w	r1, r7, #8
 800f4e0:	4610      	mov	r0, r2
 800f4e2:	4798      	blx	r3
 800f4e4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f4e6:	e126      	b.n	800f736 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f4e8:	6839      	ldr	r1, [r7, #0]
 800f4ea:	6878      	ldr	r0, [r7, #4]
 800f4ec:	f000 fb0e 	bl	800fb0c <USBD_CtlError>
        err++;
 800f4f0:	7afb      	ldrb	r3, [r7, #11]
 800f4f2:	3301      	adds	r3, #1
 800f4f4:	72fb      	strb	r3, [r7, #11]
      break;
 800f4f6:	e11e      	b.n	800f736 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	687a      	ldr	r2, [r7, #4]
 800f502:	7c12      	ldrb	r2, [r2, #16]
 800f504:	f107 0108 	add.w	r1, r7, #8
 800f508:	4610      	mov	r0, r2
 800f50a:	4798      	blx	r3
 800f50c:	60f8      	str	r0, [r7, #12]
      break;
 800f50e:	e112      	b.n	800f736 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	7c1b      	ldrb	r3, [r3, #16]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d10d      	bne.n	800f534 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f51e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f520:	f107 0208 	add.w	r2, r7, #8
 800f524:	4610      	mov	r0, r2
 800f526:	4798      	blx	r3
 800f528:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	3301      	adds	r3, #1
 800f52e:	2202      	movs	r2, #2
 800f530:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f532:	e100      	b.n	800f736 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f53a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f53c:	f107 0208 	add.w	r2, r7, #8
 800f540:	4610      	mov	r0, r2
 800f542:	4798      	blx	r3
 800f544:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	3301      	adds	r3, #1
 800f54a:	2202      	movs	r2, #2
 800f54c:	701a      	strb	r2, [r3, #0]
      break;
 800f54e:	e0f2      	b.n	800f736 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f550:	683b      	ldr	r3, [r7, #0]
 800f552:	885b      	ldrh	r3, [r3, #2]
 800f554:	b2db      	uxtb	r3, r3
 800f556:	2b05      	cmp	r3, #5
 800f558:	f200 80ac 	bhi.w	800f6b4 <USBD_GetDescriptor+0x258>
 800f55c:	a201      	add	r2, pc, #4	; (adr r2, 800f564 <USBD_GetDescriptor+0x108>)
 800f55e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f562:	bf00      	nop
 800f564:	0800f57d 	.word	0x0800f57d
 800f568:	0800f5b1 	.word	0x0800f5b1
 800f56c:	0800f5e5 	.word	0x0800f5e5
 800f570:	0800f619 	.word	0x0800f619
 800f574:	0800f64d 	.word	0x0800f64d
 800f578:	0800f681 	.word	0x0800f681
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f582:	685b      	ldr	r3, [r3, #4]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d00b      	beq.n	800f5a0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f58e:	685b      	ldr	r3, [r3, #4]
 800f590:	687a      	ldr	r2, [r7, #4]
 800f592:	7c12      	ldrb	r2, [r2, #16]
 800f594:	f107 0108 	add.w	r1, r7, #8
 800f598:	4610      	mov	r0, r2
 800f59a:	4798      	blx	r3
 800f59c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f59e:	e091      	b.n	800f6c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f5a0:	6839      	ldr	r1, [r7, #0]
 800f5a2:	6878      	ldr	r0, [r7, #4]
 800f5a4:	f000 fab2 	bl	800fb0c <USBD_CtlError>
            err++;
 800f5a8:	7afb      	ldrb	r3, [r7, #11]
 800f5aa:	3301      	adds	r3, #1
 800f5ac:	72fb      	strb	r3, [r7, #11]
          break;
 800f5ae:	e089      	b.n	800f6c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f5b6:	689b      	ldr	r3, [r3, #8]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d00b      	beq.n	800f5d4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f5c2:	689b      	ldr	r3, [r3, #8]
 800f5c4:	687a      	ldr	r2, [r7, #4]
 800f5c6:	7c12      	ldrb	r2, [r2, #16]
 800f5c8:	f107 0108 	add.w	r1, r7, #8
 800f5cc:	4610      	mov	r0, r2
 800f5ce:	4798      	blx	r3
 800f5d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f5d2:	e077      	b.n	800f6c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f5d4:	6839      	ldr	r1, [r7, #0]
 800f5d6:	6878      	ldr	r0, [r7, #4]
 800f5d8:	f000 fa98 	bl	800fb0c <USBD_CtlError>
            err++;
 800f5dc:	7afb      	ldrb	r3, [r7, #11]
 800f5de:	3301      	adds	r3, #1
 800f5e0:	72fb      	strb	r3, [r7, #11]
          break;
 800f5e2:	e06f      	b.n	800f6c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f5ea:	68db      	ldr	r3, [r3, #12]
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d00b      	beq.n	800f608 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f5f6:	68db      	ldr	r3, [r3, #12]
 800f5f8:	687a      	ldr	r2, [r7, #4]
 800f5fa:	7c12      	ldrb	r2, [r2, #16]
 800f5fc:	f107 0108 	add.w	r1, r7, #8
 800f600:	4610      	mov	r0, r2
 800f602:	4798      	blx	r3
 800f604:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f606:	e05d      	b.n	800f6c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f608:	6839      	ldr	r1, [r7, #0]
 800f60a:	6878      	ldr	r0, [r7, #4]
 800f60c:	f000 fa7e 	bl	800fb0c <USBD_CtlError>
            err++;
 800f610:	7afb      	ldrb	r3, [r7, #11]
 800f612:	3301      	adds	r3, #1
 800f614:	72fb      	strb	r3, [r7, #11]
          break;
 800f616:	e055      	b.n	800f6c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f61e:	691b      	ldr	r3, [r3, #16]
 800f620:	2b00      	cmp	r3, #0
 800f622:	d00b      	beq.n	800f63c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f62a:	691b      	ldr	r3, [r3, #16]
 800f62c:	687a      	ldr	r2, [r7, #4]
 800f62e:	7c12      	ldrb	r2, [r2, #16]
 800f630:	f107 0108 	add.w	r1, r7, #8
 800f634:	4610      	mov	r0, r2
 800f636:	4798      	blx	r3
 800f638:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f63a:	e043      	b.n	800f6c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f63c:	6839      	ldr	r1, [r7, #0]
 800f63e:	6878      	ldr	r0, [r7, #4]
 800f640:	f000 fa64 	bl	800fb0c <USBD_CtlError>
            err++;
 800f644:	7afb      	ldrb	r3, [r7, #11]
 800f646:	3301      	adds	r3, #1
 800f648:	72fb      	strb	r3, [r7, #11]
          break;
 800f64a:	e03b      	b.n	800f6c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f652:	695b      	ldr	r3, [r3, #20]
 800f654:	2b00      	cmp	r3, #0
 800f656:	d00b      	beq.n	800f670 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f65e:	695b      	ldr	r3, [r3, #20]
 800f660:	687a      	ldr	r2, [r7, #4]
 800f662:	7c12      	ldrb	r2, [r2, #16]
 800f664:	f107 0108 	add.w	r1, r7, #8
 800f668:	4610      	mov	r0, r2
 800f66a:	4798      	blx	r3
 800f66c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f66e:	e029      	b.n	800f6c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f670:	6839      	ldr	r1, [r7, #0]
 800f672:	6878      	ldr	r0, [r7, #4]
 800f674:	f000 fa4a 	bl	800fb0c <USBD_CtlError>
            err++;
 800f678:	7afb      	ldrb	r3, [r7, #11]
 800f67a:	3301      	adds	r3, #1
 800f67c:	72fb      	strb	r3, [r7, #11]
          break;
 800f67e:	e021      	b.n	800f6c4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f686:	699b      	ldr	r3, [r3, #24]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d00b      	beq.n	800f6a4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f692:	699b      	ldr	r3, [r3, #24]
 800f694:	687a      	ldr	r2, [r7, #4]
 800f696:	7c12      	ldrb	r2, [r2, #16]
 800f698:	f107 0108 	add.w	r1, r7, #8
 800f69c:	4610      	mov	r0, r2
 800f69e:	4798      	blx	r3
 800f6a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f6a2:	e00f      	b.n	800f6c4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f6a4:	6839      	ldr	r1, [r7, #0]
 800f6a6:	6878      	ldr	r0, [r7, #4]
 800f6a8:	f000 fa30 	bl	800fb0c <USBD_CtlError>
            err++;
 800f6ac:	7afb      	ldrb	r3, [r7, #11]
 800f6ae:	3301      	adds	r3, #1
 800f6b0:	72fb      	strb	r3, [r7, #11]
          break;
 800f6b2:	e007      	b.n	800f6c4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f6b4:	6839      	ldr	r1, [r7, #0]
 800f6b6:	6878      	ldr	r0, [r7, #4]
 800f6b8:	f000 fa28 	bl	800fb0c <USBD_CtlError>
          err++;
 800f6bc:	7afb      	ldrb	r3, [r7, #11]
 800f6be:	3301      	adds	r3, #1
 800f6c0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f6c2:	bf00      	nop
      }
      break;
 800f6c4:	e037      	b.n	800f736 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	7c1b      	ldrb	r3, [r3, #16]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d109      	bne.n	800f6e2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f6d6:	f107 0208 	add.w	r2, r7, #8
 800f6da:	4610      	mov	r0, r2
 800f6dc:	4798      	blx	r3
 800f6de:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f6e0:	e029      	b.n	800f736 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f6e2:	6839      	ldr	r1, [r7, #0]
 800f6e4:	6878      	ldr	r0, [r7, #4]
 800f6e6:	f000 fa11 	bl	800fb0c <USBD_CtlError>
        err++;
 800f6ea:	7afb      	ldrb	r3, [r7, #11]
 800f6ec:	3301      	adds	r3, #1
 800f6ee:	72fb      	strb	r3, [r7, #11]
      break;
 800f6f0:	e021      	b.n	800f736 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	7c1b      	ldrb	r3, [r3, #16]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d10d      	bne.n	800f716 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f702:	f107 0208 	add.w	r2, r7, #8
 800f706:	4610      	mov	r0, r2
 800f708:	4798      	blx	r3
 800f70a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	3301      	adds	r3, #1
 800f710:	2207      	movs	r2, #7
 800f712:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f714:	e00f      	b.n	800f736 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f716:	6839      	ldr	r1, [r7, #0]
 800f718:	6878      	ldr	r0, [r7, #4]
 800f71a:	f000 f9f7 	bl	800fb0c <USBD_CtlError>
        err++;
 800f71e:	7afb      	ldrb	r3, [r7, #11]
 800f720:	3301      	adds	r3, #1
 800f722:	72fb      	strb	r3, [r7, #11]
      break;
 800f724:	e007      	b.n	800f736 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f726:	6839      	ldr	r1, [r7, #0]
 800f728:	6878      	ldr	r0, [r7, #4]
 800f72a:	f000 f9ef 	bl	800fb0c <USBD_CtlError>
      err++;
 800f72e:	7afb      	ldrb	r3, [r7, #11]
 800f730:	3301      	adds	r3, #1
 800f732:	72fb      	strb	r3, [r7, #11]
      break;
 800f734:	bf00      	nop
  }

  if (err != 0U)
 800f736:	7afb      	ldrb	r3, [r7, #11]
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d11e      	bne.n	800f77a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f73c:	683b      	ldr	r3, [r7, #0]
 800f73e:	88db      	ldrh	r3, [r3, #6]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d016      	beq.n	800f772 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f744:	893b      	ldrh	r3, [r7, #8]
 800f746:	2b00      	cmp	r3, #0
 800f748:	d00e      	beq.n	800f768 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f74a:	683b      	ldr	r3, [r7, #0]
 800f74c:	88da      	ldrh	r2, [r3, #6]
 800f74e:	893b      	ldrh	r3, [r7, #8]
 800f750:	4293      	cmp	r3, r2
 800f752:	bf28      	it	cs
 800f754:	4613      	movcs	r3, r2
 800f756:	b29b      	uxth	r3, r3
 800f758:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f75a:	893b      	ldrh	r3, [r7, #8]
 800f75c:	461a      	mov	r2, r3
 800f75e:	68f9      	ldr	r1, [r7, #12]
 800f760:	6878      	ldr	r0, [r7, #4]
 800f762:	f000 fa44 	bl	800fbee <USBD_CtlSendData>
 800f766:	e009      	b.n	800f77c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f768:	6839      	ldr	r1, [r7, #0]
 800f76a:	6878      	ldr	r0, [r7, #4]
 800f76c:	f000 f9ce 	bl	800fb0c <USBD_CtlError>
 800f770:	e004      	b.n	800f77c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f772:	6878      	ldr	r0, [r7, #4]
 800f774:	f000 fa95 	bl	800fca2 <USBD_CtlSendStatus>
 800f778:	e000      	b.n	800f77c <USBD_GetDescriptor+0x320>
    return;
 800f77a:	bf00      	nop
  }
}
 800f77c:	3710      	adds	r7, #16
 800f77e:	46bd      	mov	sp, r7
 800f780:	bd80      	pop	{r7, pc}
 800f782:	bf00      	nop

0800f784 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b084      	sub	sp, #16
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
 800f78c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f78e:	683b      	ldr	r3, [r7, #0]
 800f790:	889b      	ldrh	r3, [r3, #4]
 800f792:	2b00      	cmp	r3, #0
 800f794:	d131      	bne.n	800f7fa <USBD_SetAddress+0x76>
 800f796:	683b      	ldr	r3, [r7, #0]
 800f798:	88db      	ldrh	r3, [r3, #6]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d12d      	bne.n	800f7fa <USBD_SetAddress+0x76>
 800f79e:	683b      	ldr	r3, [r7, #0]
 800f7a0:	885b      	ldrh	r3, [r3, #2]
 800f7a2:	2b7f      	cmp	r3, #127	; 0x7f
 800f7a4:	d829      	bhi.n	800f7fa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	885b      	ldrh	r3, [r3, #2]
 800f7aa:	b2db      	uxtb	r3, r3
 800f7ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f7b0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f7b8:	b2db      	uxtb	r3, r3
 800f7ba:	2b03      	cmp	r3, #3
 800f7bc:	d104      	bne.n	800f7c8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f7be:	6839      	ldr	r1, [r7, #0]
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	f000 f9a3 	bl	800fb0c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7c6:	e01d      	b.n	800f804 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	7bfa      	ldrb	r2, [r7, #15]
 800f7cc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f7d0:	7bfb      	ldrb	r3, [r7, #15]
 800f7d2:	4619      	mov	r1, r3
 800f7d4:	6878      	ldr	r0, [r7, #4]
 800f7d6:	f003 fd6d 	bl	80132b4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f7da:	6878      	ldr	r0, [r7, #4]
 800f7dc:	f000 fa61 	bl	800fca2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f7e0:	7bfb      	ldrb	r3, [r7, #15]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d004      	beq.n	800f7f0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	2202      	movs	r2, #2
 800f7ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7ee:	e009      	b.n	800f804 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	2201      	movs	r2, #1
 800f7f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7f8:	e004      	b.n	800f804 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f7fa:	6839      	ldr	r1, [r7, #0]
 800f7fc:	6878      	ldr	r0, [r7, #4]
 800f7fe:	f000 f985 	bl	800fb0c <USBD_CtlError>
  }
}
 800f802:	bf00      	nop
 800f804:	bf00      	nop
 800f806:	3710      	adds	r7, #16
 800f808:	46bd      	mov	sp, r7
 800f80a:	bd80      	pop	{r7, pc}

0800f80c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f80c:	b580      	push	{r7, lr}
 800f80e:	b084      	sub	sp, #16
 800f810:	af00      	add	r7, sp, #0
 800f812:	6078      	str	r0, [r7, #4]
 800f814:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f816:	2300      	movs	r3, #0
 800f818:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	885b      	ldrh	r3, [r3, #2]
 800f81e:	b2da      	uxtb	r2, r3
 800f820:	4b4c      	ldr	r3, [pc, #304]	; (800f954 <USBD_SetConfig+0x148>)
 800f822:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f824:	4b4b      	ldr	r3, [pc, #300]	; (800f954 <USBD_SetConfig+0x148>)
 800f826:	781b      	ldrb	r3, [r3, #0]
 800f828:	2b01      	cmp	r3, #1
 800f82a:	d905      	bls.n	800f838 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f82c:	6839      	ldr	r1, [r7, #0]
 800f82e:	6878      	ldr	r0, [r7, #4]
 800f830:	f000 f96c 	bl	800fb0c <USBD_CtlError>
    return USBD_FAIL;
 800f834:	2303      	movs	r3, #3
 800f836:	e088      	b.n	800f94a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f83e:	b2db      	uxtb	r3, r3
 800f840:	2b02      	cmp	r3, #2
 800f842:	d002      	beq.n	800f84a <USBD_SetConfig+0x3e>
 800f844:	2b03      	cmp	r3, #3
 800f846:	d025      	beq.n	800f894 <USBD_SetConfig+0x88>
 800f848:	e071      	b.n	800f92e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f84a:	4b42      	ldr	r3, [pc, #264]	; (800f954 <USBD_SetConfig+0x148>)
 800f84c:	781b      	ldrb	r3, [r3, #0]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d01c      	beq.n	800f88c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f852:	4b40      	ldr	r3, [pc, #256]	; (800f954 <USBD_SetConfig+0x148>)
 800f854:	781b      	ldrb	r3, [r3, #0]
 800f856:	461a      	mov	r2, r3
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f85c:	4b3d      	ldr	r3, [pc, #244]	; (800f954 <USBD_SetConfig+0x148>)
 800f85e:	781b      	ldrb	r3, [r3, #0]
 800f860:	4619      	mov	r1, r3
 800f862:	6878      	ldr	r0, [r7, #4]
 800f864:	f7ff f91e 	bl	800eaa4 <USBD_SetClassConfig>
 800f868:	4603      	mov	r3, r0
 800f86a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f86c:	7bfb      	ldrb	r3, [r7, #15]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d004      	beq.n	800f87c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f872:	6839      	ldr	r1, [r7, #0]
 800f874:	6878      	ldr	r0, [r7, #4]
 800f876:	f000 f949 	bl	800fb0c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f87a:	e065      	b.n	800f948 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f87c:	6878      	ldr	r0, [r7, #4]
 800f87e:	f000 fa10 	bl	800fca2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	2203      	movs	r2, #3
 800f886:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800f88a:	e05d      	b.n	800f948 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f88c:	6878      	ldr	r0, [r7, #4]
 800f88e:	f000 fa08 	bl	800fca2 <USBD_CtlSendStatus>
      break;
 800f892:	e059      	b.n	800f948 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f894:	4b2f      	ldr	r3, [pc, #188]	; (800f954 <USBD_SetConfig+0x148>)
 800f896:	781b      	ldrb	r3, [r3, #0]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d112      	bne.n	800f8c2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2202      	movs	r2, #2
 800f8a0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800f8a4:	4b2b      	ldr	r3, [pc, #172]	; (800f954 <USBD_SetConfig+0x148>)
 800f8a6:	781b      	ldrb	r3, [r3, #0]
 800f8a8:	461a      	mov	r2, r3
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f8ae:	4b29      	ldr	r3, [pc, #164]	; (800f954 <USBD_SetConfig+0x148>)
 800f8b0:	781b      	ldrb	r3, [r3, #0]
 800f8b2:	4619      	mov	r1, r3
 800f8b4:	6878      	ldr	r0, [r7, #4]
 800f8b6:	f7ff f911 	bl	800eadc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f8ba:	6878      	ldr	r0, [r7, #4]
 800f8bc:	f000 f9f1 	bl	800fca2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f8c0:	e042      	b.n	800f948 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f8c2:	4b24      	ldr	r3, [pc, #144]	; (800f954 <USBD_SetConfig+0x148>)
 800f8c4:	781b      	ldrb	r3, [r3, #0]
 800f8c6:	461a      	mov	r2, r3
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	685b      	ldr	r3, [r3, #4]
 800f8cc:	429a      	cmp	r2, r3
 800f8ce:	d02a      	beq.n	800f926 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	685b      	ldr	r3, [r3, #4]
 800f8d4:	b2db      	uxtb	r3, r3
 800f8d6:	4619      	mov	r1, r3
 800f8d8:	6878      	ldr	r0, [r7, #4]
 800f8da:	f7ff f8ff 	bl	800eadc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f8de:	4b1d      	ldr	r3, [pc, #116]	; (800f954 <USBD_SetConfig+0x148>)
 800f8e0:	781b      	ldrb	r3, [r3, #0]
 800f8e2:	461a      	mov	r2, r3
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f8e8:	4b1a      	ldr	r3, [pc, #104]	; (800f954 <USBD_SetConfig+0x148>)
 800f8ea:	781b      	ldrb	r3, [r3, #0]
 800f8ec:	4619      	mov	r1, r3
 800f8ee:	6878      	ldr	r0, [r7, #4]
 800f8f0:	f7ff f8d8 	bl	800eaa4 <USBD_SetClassConfig>
 800f8f4:	4603      	mov	r3, r0
 800f8f6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f8f8:	7bfb      	ldrb	r3, [r7, #15]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d00f      	beq.n	800f91e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f8fe:	6839      	ldr	r1, [r7, #0]
 800f900:	6878      	ldr	r0, [r7, #4]
 800f902:	f000 f903 	bl	800fb0c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	685b      	ldr	r3, [r3, #4]
 800f90a:	b2db      	uxtb	r3, r3
 800f90c:	4619      	mov	r1, r3
 800f90e:	6878      	ldr	r0, [r7, #4]
 800f910:	f7ff f8e4 	bl	800eadc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	2202      	movs	r2, #2
 800f918:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800f91c:	e014      	b.n	800f948 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f91e:	6878      	ldr	r0, [r7, #4]
 800f920:	f000 f9bf 	bl	800fca2 <USBD_CtlSendStatus>
      break;
 800f924:	e010      	b.n	800f948 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f926:	6878      	ldr	r0, [r7, #4]
 800f928:	f000 f9bb 	bl	800fca2 <USBD_CtlSendStatus>
      break;
 800f92c:	e00c      	b.n	800f948 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f92e:	6839      	ldr	r1, [r7, #0]
 800f930:	6878      	ldr	r0, [r7, #4]
 800f932:	f000 f8eb 	bl	800fb0c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f936:	4b07      	ldr	r3, [pc, #28]	; (800f954 <USBD_SetConfig+0x148>)
 800f938:	781b      	ldrb	r3, [r3, #0]
 800f93a:	4619      	mov	r1, r3
 800f93c:	6878      	ldr	r0, [r7, #4]
 800f93e:	f7ff f8cd 	bl	800eadc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f942:	2303      	movs	r3, #3
 800f944:	73fb      	strb	r3, [r7, #15]
      break;
 800f946:	bf00      	nop
  }

  return ret;
 800f948:	7bfb      	ldrb	r3, [r7, #15]
}
 800f94a:	4618      	mov	r0, r3
 800f94c:	3710      	adds	r7, #16
 800f94e:	46bd      	mov	sp, r7
 800f950:	bd80      	pop	{r7, pc}
 800f952:	bf00      	nop
 800f954:	20003f5c 	.word	0x20003f5c

0800f958 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b082      	sub	sp, #8
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]
 800f960:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	88db      	ldrh	r3, [r3, #6]
 800f966:	2b01      	cmp	r3, #1
 800f968:	d004      	beq.n	800f974 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f96a:	6839      	ldr	r1, [r7, #0]
 800f96c:	6878      	ldr	r0, [r7, #4]
 800f96e:	f000 f8cd 	bl	800fb0c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f972:	e023      	b.n	800f9bc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f97a:	b2db      	uxtb	r3, r3
 800f97c:	2b02      	cmp	r3, #2
 800f97e:	dc02      	bgt.n	800f986 <USBD_GetConfig+0x2e>
 800f980:	2b00      	cmp	r3, #0
 800f982:	dc03      	bgt.n	800f98c <USBD_GetConfig+0x34>
 800f984:	e015      	b.n	800f9b2 <USBD_GetConfig+0x5a>
 800f986:	2b03      	cmp	r3, #3
 800f988:	d00b      	beq.n	800f9a2 <USBD_GetConfig+0x4a>
 800f98a:	e012      	b.n	800f9b2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2200      	movs	r2, #0
 800f990:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	3308      	adds	r3, #8
 800f996:	2201      	movs	r2, #1
 800f998:	4619      	mov	r1, r3
 800f99a:	6878      	ldr	r0, [r7, #4]
 800f99c:	f000 f927 	bl	800fbee <USBD_CtlSendData>
        break;
 800f9a0:	e00c      	b.n	800f9bc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	3304      	adds	r3, #4
 800f9a6:	2201      	movs	r2, #1
 800f9a8:	4619      	mov	r1, r3
 800f9aa:	6878      	ldr	r0, [r7, #4]
 800f9ac:	f000 f91f 	bl	800fbee <USBD_CtlSendData>
        break;
 800f9b0:	e004      	b.n	800f9bc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f9b2:	6839      	ldr	r1, [r7, #0]
 800f9b4:	6878      	ldr	r0, [r7, #4]
 800f9b6:	f000 f8a9 	bl	800fb0c <USBD_CtlError>
        break;
 800f9ba:	bf00      	nop
}
 800f9bc:	bf00      	nop
 800f9be:	3708      	adds	r7, #8
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	bd80      	pop	{r7, pc}

0800f9c4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	b082      	sub	sp, #8
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
 800f9cc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f9d4:	b2db      	uxtb	r3, r3
 800f9d6:	3b01      	subs	r3, #1
 800f9d8:	2b02      	cmp	r3, #2
 800f9da:	d81e      	bhi.n	800fa1a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f9dc:	683b      	ldr	r3, [r7, #0]
 800f9de:	88db      	ldrh	r3, [r3, #6]
 800f9e0:	2b02      	cmp	r3, #2
 800f9e2:	d004      	beq.n	800f9ee <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f9e4:	6839      	ldr	r1, [r7, #0]
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f000 f890 	bl	800fb0c <USBD_CtlError>
        break;
 800f9ec:	e01a      	b.n	800fa24 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	2201      	movs	r2, #1
 800f9f2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d005      	beq.n	800fa0a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	68db      	ldr	r3, [r3, #12]
 800fa02:	f043 0202 	orr.w	r2, r3, #2
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	330c      	adds	r3, #12
 800fa0e:	2202      	movs	r2, #2
 800fa10:	4619      	mov	r1, r3
 800fa12:	6878      	ldr	r0, [r7, #4]
 800fa14:	f000 f8eb 	bl	800fbee <USBD_CtlSendData>
      break;
 800fa18:	e004      	b.n	800fa24 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fa1a:	6839      	ldr	r1, [r7, #0]
 800fa1c:	6878      	ldr	r0, [r7, #4]
 800fa1e:	f000 f875 	bl	800fb0c <USBD_CtlError>
      break;
 800fa22:	bf00      	nop
  }
}
 800fa24:	bf00      	nop
 800fa26:	3708      	adds	r7, #8
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	bd80      	pop	{r7, pc}

0800fa2c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa2c:	b580      	push	{r7, lr}
 800fa2e:	b082      	sub	sp, #8
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	6078      	str	r0, [r7, #4]
 800fa34:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	885b      	ldrh	r3, [r3, #2]
 800fa3a:	2b01      	cmp	r3, #1
 800fa3c:	d106      	bne.n	800fa4c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	2201      	movs	r2, #1
 800fa42:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fa46:	6878      	ldr	r0, [r7, #4]
 800fa48:	f000 f92b 	bl	800fca2 <USBD_CtlSendStatus>
  }
}
 800fa4c:	bf00      	nop
 800fa4e:	3708      	adds	r7, #8
 800fa50:	46bd      	mov	sp, r7
 800fa52:	bd80      	pop	{r7, pc}

0800fa54 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	b082      	sub	sp, #8
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
 800fa5c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa64:	b2db      	uxtb	r3, r3
 800fa66:	3b01      	subs	r3, #1
 800fa68:	2b02      	cmp	r3, #2
 800fa6a:	d80b      	bhi.n	800fa84 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	885b      	ldrh	r3, [r3, #2]
 800fa70:	2b01      	cmp	r3, #1
 800fa72:	d10c      	bne.n	800fa8e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	2200      	movs	r2, #0
 800fa78:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fa7c:	6878      	ldr	r0, [r7, #4]
 800fa7e:	f000 f910 	bl	800fca2 <USBD_CtlSendStatus>
      }
      break;
 800fa82:	e004      	b.n	800fa8e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fa84:	6839      	ldr	r1, [r7, #0]
 800fa86:	6878      	ldr	r0, [r7, #4]
 800fa88:	f000 f840 	bl	800fb0c <USBD_CtlError>
      break;
 800fa8c:	e000      	b.n	800fa90 <USBD_ClrFeature+0x3c>
      break;
 800fa8e:	bf00      	nop
  }
}
 800fa90:	bf00      	nop
 800fa92:	3708      	adds	r7, #8
 800fa94:	46bd      	mov	sp, r7
 800fa96:	bd80      	pop	{r7, pc}

0800fa98 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fa98:	b580      	push	{r7, lr}
 800fa9a:	b084      	sub	sp, #16
 800fa9c:	af00      	add	r7, sp, #0
 800fa9e:	6078      	str	r0, [r7, #4]
 800faa0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800faa2:	683b      	ldr	r3, [r7, #0]
 800faa4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	781a      	ldrb	r2, [r3, #0]
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	3301      	adds	r3, #1
 800fab2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	781a      	ldrb	r2, [r3, #0]
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	3301      	adds	r3, #1
 800fac0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fac2:	68f8      	ldr	r0, [r7, #12]
 800fac4:	f7ff fa91 	bl	800efea <SWAPBYTE>
 800fac8:	4603      	mov	r3, r0
 800faca:	461a      	mov	r2, r3
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	3301      	adds	r3, #1
 800fad4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	3301      	adds	r3, #1
 800fada:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fadc:	68f8      	ldr	r0, [r7, #12]
 800fade:	f7ff fa84 	bl	800efea <SWAPBYTE>
 800fae2:	4603      	mov	r3, r0
 800fae4:	461a      	mov	r2, r3
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	3301      	adds	r3, #1
 800faee:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	3301      	adds	r3, #1
 800faf4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800faf6:	68f8      	ldr	r0, [r7, #12]
 800faf8:	f7ff fa77 	bl	800efea <SWAPBYTE>
 800fafc:	4603      	mov	r3, r0
 800fafe:	461a      	mov	r2, r3
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	80da      	strh	r2, [r3, #6]
}
 800fb04:	bf00      	nop
 800fb06:	3710      	adds	r7, #16
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd80      	pop	{r7, pc}

0800fb0c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b082      	sub	sp, #8
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
 800fb14:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fb16:	2180      	movs	r1, #128	; 0x80
 800fb18:	6878      	ldr	r0, [r7, #4]
 800fb1a:	f003 fb33 	bl	8013184 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fb1e:	2100      	movs	r1, #0
 800fb20:	6878      	ldr	r0, [r7, #4]
 800fb22:	f003 fb2f 	bl	8013184 <USBD_LL_StallEP>
}
 800fb26:	bf00      	nop
 800fb28:	3708      	adds	r7, #8
 800fb2a:	46bd      	mov	sp, r7
 800fb2c:	bd80      	pop	{r7, pc}

0800fb2e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fb2e:	b580      	push	{r7, lr}
 800fb30:	b086      	sub	sp, #24
 800fb32:	af00      	add	r7, sp, #0
 800fb34:	60f8      	str	r0, [r7, #12]
 800fb36:	60b9      	str	r1, [r7, #8]
 800fb38:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fb3a:	2300      	movs	r3, #0
 800fb3c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d036      	beq.n	800fbb2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800fb48:	6938      	ldr	r0, [r7, #16]
 800fb4a:	f000 f836 	bl	800fbba <USBD_GetLen>
 800fb4e:	4603      	mov	r3, r0
 800fb50:	3301      	adds	r3, #1
 800fb52:	b29b      	uxth	r3, r3
 800fb54:	005b      	lsls	r3, r3, #1
 800fb56:	b29a      	uxth	r2, r3
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fb5c:	7dfb      	ldrb	r3, [r7, #23]
 800fb5e:	68ba      	ldr	r2, [r7, #8]
 800fb60:	4413      	add	r3, r2
 800fb62:	687a      	ldr	r2, [r7, #4]
 800fb64:	7812      	ldrb	r2, [r2, #0]
 800fb66:	701a      	strb	r2, [r3, #0]
  idx++;
 800fb68:	7dfb      	ldrb	r3, [r7, #23]
 800fb6a:	3301      	adds	r3, #1
 800fb6c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fb6e:	7dfb      	ldrb	r3, [r7, #23]
 800fb70:	68ba      	ldr	r2, [r7, #8]
 800fb72:	4413      	add	r3, r2
 800fb74:	2203      	movs	r2, #3
 800fb76:	701a      	strb	r2, [r3, #0]
  idx++;
 800fb78:	7dfb      	ldrb	r3, [r7, #23]
 800fb7a:	3301      	adds	r3, #1
 800fb7c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fb7e:	e013      	b.n	800fba8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fb80:	7dfb      	ldrb	r3, [r7, #23]
 800fb82:	68ba      	ldr	r2, [r7, #8]
 800fb84:	4413      	add	r3, r2
 800fb86:	693a      	ldr	r2, [r7, #16]
 800fb88:	7812      	ldrb	r2, [r2, #0]
 800fb8a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fb8c:	693b      	ldr	r3, [r7, #16]
 800fb8e:	3301      	adds	r3, #1
 800fb90:	613b      	str	r3, [r7, #16]
    idx++;
 800fb92:	7dfb      	ldrb	r3, [r7, #23]
 800fb94:	3301      	adds	r3, #1
 800fb96:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fb98:	7dfb      	ldrb	r3, [r7, #23]
 800fb9a:	68ba      	ldr	r2, [r7, #8]
 800fb9c:	4413      	add	r3, r2
 800fb9e:	2200      	movs	r2, #0
 800fba0:	701a      	strb	r2, [r3, #0]
    idx++;
 800fba2:	7dfb      	ldrb	r3, [r7, #23]
 800fba4:	3301      	adds	r3, #1
 800fba6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fba8:	693b      	ldr	r3, [r7, #16]
 800fbaa:	781b      	ldrb	r3, [r3, #0]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d1e7      	bne.n	800fb80 <USBD_GetString+0x52>
 800fbb0:	e000      	b.n	800fbb4 <USBD_GetString+0x86>
    return;
 800fbb2:	bf00      	nop
  }
}
 800fbb4:	3718      	adds	r7, #24
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd80      	pop	{r7, pc}

0800fbba <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fbba:	b480      	push	{r7}
 800fbbc:	b085      	sub	sp, #20
 800fbbe:	af00      	add	r7, sp, #0
 800fbc0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fbca:	e005      	b.n	800fbd8 <USBD_GetLen+0x1e>
  {
    len++;
 800fbcc:	7bfb      	ldrb	r3, [r7, #15]
 800fbce:	3301      	adds	r3, #1
 800fbd0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fbd2:	68bb      	ldr	r3, [r7, #8]
 800fbd4:	3301      	adds	r3, #1
 800fbd6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fbd8:	68bb      	ldr	r3, [r7, #8]
 800fbda:	781b      	ldrb	r3, [r3, #0]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d1f5      	bne.n	800fbcc <USBD_GetLen+0x12>
  }

  return len;
 800fbe0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbe2:	4618      	mov	r0, r3
 800fbe4:	3714      	adds	r7, #20
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbec:	4770      	bx	lr

0800fbee <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fbee:	b580      	push	{r7, lr}
 800fbf0:	b084      	sub	sp, #16
 800fbf2:	af00      	add	r7, sp, #0
 800fbf4:	60f8      	str	r0, [r7, #12]
 800fbf6:	60b9      	str	r1, [r7, #8]
 800fbf8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	2202      	movs	r2, #2
 800fbfe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	687a      	ldr	r2, [r7, #4]
 800fc06:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	687a      	ldr	r2, [r7, #4]
 800fc0c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	68ba      	ldr	r2, [r7, #8]
 800fc12:	2100      	movs	r1, #0
 800fc14:	68f8      	ldr	r0, [r7, #12]
 800fc16:	f003 fb83 	bl	8013320 <USBD_LL_Transmit>

  return USBD_OK;
 800fc1a:	2300      	movs	r3, #0
}
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	3710      	adds	r7, #16
 800fc20:	46bd      	mov	sp, r7
 800fc22:	bd80      	pop	{r7, pc}

0800fc24 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b084      	sub	sp, #16
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	60f8      	str	r0, [r7, #12]
 800fc2c:	60b9      	str	r1, [r7, #8]
 800fc2e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	68ba      	ldr	r2, [r7, #8]
 800fc34:	2100      	movs	r1, #0
 800fc36:	68f8      	ldr	r0, [r7, #12]
 800fc38:	f003 fb72 	bl	8013320 <USBD_LL_Transmit>

  return USBD_OK;
 800fc3c:	2300      	movs	r3, #0
}
 800fc3e:	4618      	mov	r0, r3
 800fc40:	3710      	adds	r7, #16
 800fc42:	46bd      	mov	sp, r7
 800fc44:	bd80      	pop	{r7, pc}

0800fc46 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fc46:	b580      	push	{r7, lr}
 800fc48:	b084      	sub	sp, #16
 800fc4a:	af00      	add	r7, sp, #0
 800fc4c:	60f8      	str	r0, [r7, #12]
 800fc4e:	60b9      	str	r1, [r7, #8]
 800fc50:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	2203      	movs	r2, #3
 800fc56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	687a      	ldr	r2, [r7, #4]
 800fc5e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	687a      	ldr	r2, [r7, #4]
 800fc66:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	68ba      	ldr	r2, [r7, #8]
 800fc6e:	2100      	movs	r1, #0
 800fc70:	68f8      	ldr	r0, [r7, #12]
 800fc72:	f003 fb8d 	bl	8013390 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fc76:	2300      	movs	r3, #0
}
 800fc78:	4618      	mov	r0, r3
 800fc7a:	3710      	adds	r7, #16
 800fc7c:	46bd      	mov	sp, r7
 800fc7e:	bd80      	pop	{r7, pc}

0800fc80 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b084      	sub	sp, #16
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	60f8      	str	r0, [r7, #12]
 800fc88:	60b9      	str	r1, [r7, #8]
 800fc8a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	68ba      	ldr	r2, [r7, #8]
 800fc90:	2100      	movs	r1, #0
 800fc92:	68f8      	ldr	r0, [r7, #12]
 800fc94:	f003 fb7c 	bl	8013390 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fc98:	2300      	movs	r3, #0
}
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	3710      	adds	r7, #16
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	bd80      	pop	{r7, pc}

0800fca2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fca2:	b580      	push	{r7, lr}
 800fca4:	b082      	sub	sp, #8
 800fca6:	af00      	add	r7, sp, #0
 800fca8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	2204      	movs	r2, #4
 800fcae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	2200      	movs	r2, #0
 800fcb6:	2100      	movs	r1, #0
 800fcb8:	6878      	ldr	r0, [r7, #4]
 800fcba:	f003 fb31 	bl	8013320 <USBD_LL_Transmit>

  return USBD_OK;
 800fcbe:	2300      	movs	r3, #0
}
 800fcc0:	4618      	mov	r0, r3
 800fcc2:	3708      	adds	r7, #8
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	bd80      	pop	{r7, pc}

0800fcc8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	b082      	sub	sp, #8
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	2205      	movs	r2, #5
 800fcd4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fcd8:	2300      	movs	r3, #0
 800fcda:	2200      	movs	r2, #0
 800fcdc:	2100      	movs	r1, #0
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	f003 fb56 	bl	8013390 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fce4:	2300      	movs	r3, #0
}
 800fce6:	4618      	mov	r0, r3
 800fce8:	3708      	adds	r7, #8
 800fcea:	46bd      	mov	sp, r7
 800fcec:	bd80      	pop	{r7, pc}
	...

0800fcf0 <__NVIC_SetPriority>:
{
 800fcf0:	b480      	push	{r7}
 800fcf2:	b083      	sub	sp, #12
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	4603      	mov	r3, r0
 800fcf8:	6039      	str	r1, [r7, #0]
 800fcfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fcfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	db0a      	blt.n	800fd1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fd04:	683b      	ldr	r3, [r7, #0]
 800fd06:	b2da      	uxtb	r2, r3
 800fd08:	490c      	ldr	r1, [pc, #48]	; (800fd3c <__NVIC_SetPriority+0x4c>)
 800fd0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fd0e:	0112      	lsls	r2, r2, #4
 800fd10:	b2d2      	uxtb	r2, r2
 800fd12:	440b      	add	r3, r1
 800fd14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800fd18:	e00a      	b.n	800fd30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fd1a:	683b      	ldr	r3, [r7, #0]
 800fd1c:	b2da      	uxtb	r2, r3
 800fd1e:	4908      	ldr	r1, [pc, #32]	; (800fd40 <__NVIC_SetPriority+0x50>)
 800fd20:	79fb      	ldrb	r3, [r7, #7]
 800fd22:	f003 030f 	and.w	r3, r3, #15
 800fd26:	3b04      	subs	r3, #4
 800fd28:	0112      	lsls	r2, r2, #4
 800fd2a:	b2d2      	uxtb	r2, r2
 800fd2c:	440b      	add	r3, r1
 800fd2e:	761a      	strb	r2, [r3, #24]
}
 800fd30:	bf00      	nop
 800fd32:	370c      	adds	r7, #12
 800fd34:	46bd      	mov	sp, r7
 800fd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3a:	4770      	bx	lr
 800fd3c:	e000e100 	.word	0xe000e100
 800fd40:	e000ed00 	.word	0xe000ed00

0800fd44 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800fd44:	b580      	push	{r7, lr}
 800fd46:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800fd48:	4b05      	ldr	r3, [pc, #20]	; (800fd60 <SysTick_Handler+0x1c>)
 800fd4a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800fd4c:	f001 fd28 	bl	80117a0 <xTaskGetSchedulerState>
 800fd50:	4603      	mov	r3, r0
 800fd52:	2b01      	cmp	r3, #1
 800fd54:	d001      	beq.n	800fd5a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800fd56:	f002 fb0f 	bl	8012378 <xPortSysTickHandler>
  }
}
 800fd5a:	bf00      	nop
 800fd5c:	bd80      	pop	{r7, pc}
 800fd5e:	bf00      	nop
 800fd60:	e000e010 	.word	0xe000e010

0800fd64 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800fd64:	b580      	push	{r7, lr}
 800fd66:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800fd68:	2100      	movs	r1, #0
 800fd6a:	f06f 0004 	mvn.w	r0, #4
 800fd6e:	f7ff ffbf 	bl	800fcf0 <__NVIC_SetPriority>
#endif
}
 800fd72:	bf00      	nop
 800fd74:	bd80      	pop	{r7, pc}
	...

0800fd78 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fd78:	b480      	push	{r7}
 800fd7a:	b083      	sub	sp, #12
 800fd7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd7e:	f3ef 8305 	mrs	r3, IPSR
 800fd82:	603b      	str	r3, [r7, #0]
  return(result);
 800fd84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d003      	beq.n	800fd92 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800fd8a:	f06f 0305 	mvn.w	r3, #5
 800fd8e:	607b      	str	r3, [r7, #4]
 800fd90:	e00c      	b.n	800fdac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800fd92:	4b0a      	ldr	r3, [pc, #40]	; (800fdbc <osKernelInitialize+0x44>)
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d105      	bne.n	800fda6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800fd9a:	4b08      	ldr	r3, [pc, #32]	; (800fdbc <osKernelInitialize+0x44>)
 800fd9c:	2201      	movs	r2, #1
 800fd9e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800fda0:	2300      	movs	r3, #0
 800fda2:	607b      	str	r3, [r7, #4]
 800fda4:	e002      	b.n	800fdac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800fda6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fdaa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fdac:	687b      	ldr	r3, [r7, #4]
}
 800fdae:	4618      	mov	r0, r3
 800fdb0:	370c      	adds	r7, #12
 800fdb2:	46bd      	mov	sp, r7
 800fdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb8:	4770      	bx	lr
 800fdba:	bf00      	nop
 800fdbc:	20003f60 	.word	0x20003f60

0800fdc0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800fdc0:	b580      	push	{r7, lr}
 800fdc2:	b082      	sub	sp, #8
 800fdc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdc6:	f3ef 8305 	mrs	r3, IPSR
 800fdca:	603b      	str	r3, [r7, #0]
  return(result);
 800fdcc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d003      	beq.n	800fdda <osKernelStart+0x1a>
    stat = osErrorISR;
 800fdd2:	f06f 0305 	mvn.w	r3, #5
 800fdd6:	607b      	str	r3, [r7, #4]
 800fdd8:	e010      	b.n	800fdfc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800fdda:	4b0b      	ldr	r3, [pc, #44]	; (800fe08 <osKernelStart+0x48>)
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	2b01      	cmp	r3, #1
 800fde0:	d109      	bne.n	800fdf6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800fde2:	f7ff ffbf 	bl	800fd64 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800fde6:	4b08      	ldr	r3, [pc, #32]	; (800fe08 <osKernelStart+0x48>)
 800fde8:	2202      	movs	r2, #2
 800fdea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800fdec:	f001 f87c 	bl	8010ee8 <vTaskStartScheduler>
      stat = osOK;
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	607b      	str	r3, [r7, #4]
 800fdf4:	e002      	b.n	800fdfc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800fdf6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fdfa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fdfc:	687b      	ldr	r3, [r7, #4]
}
 800fdfe:	4618      	mov	r0, r3
 800fe00:	3708      	adds	r7, #8
 800fe02:	46bd      	mov	sp, r7
 800fe04:	bd80      	pop	{r7, pc}
 800fe06:	bf00      	nop
 800fe08:	20003f60 	.word	0x20003f60

0800fe0c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fe0c:	b580      	push	{r7, lr}
 800fe0e:	b08e      	sub	sp, #56	; 0x38
 800fe10:	af04      	add	r7, sp, #16
 800fe12:	60f8      	str	r0, [r7, #12]
 800fe14:	60b9      	str	r1, [r7, #8]
 800fe16:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fe18:	2300      	movs	r3, #0
 800fe1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fe1c:	f3ef 8305 	mrs	r3, IPSR
 800fe20:	617b      	str	r3, [r7, #20]
  return(result);
 800fe22:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d17e      	bne.n	800ff26 <osThreadNew+0x11a>
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d07b      	beq.n	800ff26 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800fe2e:	2380      	movs	r3, #128	; 0x80
 800fe30:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800fe32:	2318      	movs	r3, #24
 800fe34:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800fe36:	2300      	movs	r3, #0
 800fe38:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800fe3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fe3e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d045      	beq.n	800fed2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d002      	beq.n	800fe54 <osThreadNew+0x48>
        name = attr->name;
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	699b      	ldr	r3, [r3, #24]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d002      	beq.n	800fe62 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	699b      	ldr	r3, [r3, #24]
 800fe60:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fe62:	69fb      	ldr	r3, [r7, #28]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d008      	beq.n	800fe7a <osThreadNew+0x6e>
 800fe68:	69fb      	ldr	r3, [r7, #28]
 800fe6a:	2b38      	cmp	r3, #56	; 0x38
 800fe6c:	d805      	bhi.n	800fe7a <osThreadNew+0x6e>
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	685b      	ldr	r3, [r3, #4]
 800fe72:	f003 0301 	and.w	r3, r3, #1
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	d001      	beq.n	800fe7e <osThreadNew+0x72>
        return (NULL);
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	e054      	b.n	800ff28 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	695b      	ldr	r3, [r3, #20]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d003      	beq.n	800fe8e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	695b      	ldr	r3, [r3, #20]
 800fe8a:	089b      	lsrs	r3, r3, #2
 800fe8c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	689b      	ldr	r3, [r3, #8]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d00e      	beq.n	800feb4 <osThreadNew+0xa8>
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	68db      	ldr	r3, [r3, #12]
 800fe9a:	2bbb      	cmp	r3, #187	; 0xbb
 800fe9c:	d90a      	bls.n	800feb4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d006      	beq.n	800feb4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	695b      	ldr	r3, [r3, #20]
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d002      	beq.n	800feb4 <osThreadNew+0xa8>
        mem = 1;
 800feae:	2301      	movs	r3, #1
 800feb0:	61bb      	str	r3, [r7, #24]
 800feb2:	e010      	b.n	800fed6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	689b      	ldr	r3, [r3, #8]
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d10c      	bne.n	800fed6 <osThreadNew+0xca>
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	68db      	ldr	r3, [r3, #12]
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d108      	bne.n	800fed6 <osThreadNew+0xca>
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	691b      	ldr	r3, [r3, #16]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d104      	bne.n	800fed6 <osThreadNew+0xca>
          mem = 0;
 800fecc:	2300      	movs	r3, #0
 800fece:	61bb      	str	r3, [r7, #24]
 800fed0:	e001      	b.n	800fed6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800fed2:	2300      	movs	r3, #0
 800fed4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800fed6:	69bb      	ldr	r3, [r7, #24]
 800fed8:	2b01      	cmp	r3, #1
 800feda:	d110      	bne.n	800fefe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800fee0:	687a      	ldr	r2, [r7, #4]
 800fee2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fee4:	9202      	str	r2, [sp, #8]
 800fee6:	9301      	str	r3, [sp, #4]
 800fee8:	69fb      	ldr	r3, [r7, #28]
 800feea:	9300      	str	r3, [sp, #0]
 800feec:	68bb      	ldr	r3, [r7, #8]
 800feee:	6a3a      	ldr	r2, [r7, #32]
 800fef0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fef2:	68f8      	ldr	r0, [r7, #12]
 800fef4:	f000 fe0c 	bl	8010b10 <xTaskCreateStatic>
 800fef8:	4603      	mov	r3, r0
 800fefa:	613b      	str	r3, [r7, #16]
 800fefc:	e013      	b.n	800ff26 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800fefe:	69bb      	ldr	r3, [r7, #24]
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d110      	bne.n	800ff26 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ff04:	6a3b      	ldr	r3, [r7, #32]
 800ff06:	b29a      	uxth	r2, r3
 800ff08:	f107 0310 	add.w	r3, r7, #16
 800ff0c:	9301      	str	r3, [sp, #4]
 800ff0e:	69fb      	ldr	r3, [r7, #28]
 800ff10:	9300      	str	r3, [sp, #0]
 800ff12:	68bb      	ldr	r3, [r7, #8]
 800ff14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ff16:	68f8      	ldr	r0, [r7, #12]
 800ff18:	f000 fe57 	bl	8010bca <xTaskCreate>
 800ff1c:	4603      	mov	r3, r0
 800ff1e:	2b01      	cmp	r3, #1
 800ff20:	d001      	beq.n	800ff26 <osThreadNew+0x11a>
            hTask = NULL;
 800ff22:	2300      	movs	r3, #0
 800ff24:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ff26:	693b      	ldr	r3, [r7, #16]
}
 800ff28:	4618      	mov	r0, r3
 800ff2a:	3728      	adds	r7, #40	; 0x28
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	bd80      	pop	{r7, pc}

0800ff30 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b084      	sub	sp, #16
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ff38:	f3ef 8305 	mrs	r3, IPSR
 800ff3c:	60bb      	str	r3, [r7, #8]
  return(result);
 800ff3e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d003      	beq.n	800ff4c <osDelay+0x1c>
    stat = osErrorISR;
 800ff44:	f06f 0305 	mvn.w	r3, #5
 800ff48:	60fb      	str	r3, [r7, #12]
 800ff4a:	e007      	b.n	800ff5c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d002      	beq.n	800ff5c <osDelay+0x2c>
      vTaskDelay(ticks);
 800ff56:	6878      	ldr	r0, [r7, #4]
 800ff58:	f000 ff92 	bl	8010e80 <vTaskDelay>
    }
  }

  return (stat);
 800ff5c:	68fb      	ldr	r3, [r7, #12]
}
 800ff5e:	4618      	mov	r0, r3
 800ff60:	3710      	adds	r7, #16
 800ff62:	46bd      	mov	sp, r7
 800ff64:	bd80      	pop	{r7, pc}
	...

0800ff68 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ff68:	b480      	push	{r7}
 800ff6a:	b085      	sub	sp, #20
 800ff6c:	af00      	add	r7, sp, #0
 800ff6e:	60f8      	str	r0, [r7, #12]
 800ff70:	60b9      	str	r1, [r7, #8]
 800ff72:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	4a07      	ldr	r2, [pc, #28]	; (800ff94 <vApplicationGetIdleTaskMemory+0x2c>)
 800ff78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ff7a:	68bb      	ldr	r3, [r7, #8]
 800ff7c:	4a06      	ldr	r2, [pc, #24]	; (800ff98 <vApplicationGetIdleTaskMemory+0x30>)
 800ff7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	2280      	movs	r2, #128	; 0x80
 800ff84:	601a      	str	r2, [r3, #0]
}
 800ff86:	bf00      	nop
 800ff88:	3714      	adds	r7, #20
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff90:	4770      	bx	lr
 800ff92:	bf00      	nop
 800ff94:	20003f64 	.word	0x20003f64
 800ff98:	20004020 	.word	0x20004020

0800ff9c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ff9c:	b480      	push	{r7}
 800ff9e:	b085      	sub	sp, #20
 800ffa0:	af00      	add	r7, sp, #0
 800ffa2:	60f8      	str	r0, [r7, #12]
 800ffa4:	60b9      	str	r1, [r7, #8]
 800ffa6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	4a07      	ldr	r2, [pc, #28]	; (800ffc8 <vApplicationGetTimerTaskMemory+0x2c>)
 800ffac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ffae:	68bb      	ldr	r3, [r7, #8]
 800ffb0:	4a06      	ldr	r2, [pc, #24]	; (800ffcc <vApplicationGetTimerTaskMemory+0x30>)
 800ffb2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ffba:	601a      	str	r2, [r3, #0]
}
 800ffbc:	bf00      	nop
 800ffbe:	3714      	adds	r7, #20
 800ffc0:	46bd      	mov	sp, r7
 800ffc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc6:	4770      	bx	lr
 800ffc8:	20004220 	.word	0x20004220
 800ffcc:	200042dc 	.word	0x200042dc

0800ffd0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ffd0:	b480      	push	{r7}
 800ffd2:	b083      	sub	sp, #12
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f103 0208 	add.w	r2, r3, #8
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ffe8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	f103 0208 	add.w	r2, r3, #8
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	f103 0208 	add.w	r2, r3, #8
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	2200      	movs	r2, #0
 8010002:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010004:	bf00      	nop
 8010006:	370c      	adds	r7, #12
 8010008:	46bd      	mov	sp, r7
 801000a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801000e:	4770      	bx	lr

08010010 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010010:	b480      	push	{r7}
 8010012:	b083      	sub	sp, #12
 8010014:	af00      	add	r7, sp, #0
 8010016:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	2200      	movs	r2, #0
 801001c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801001e:	bf00      	nop
 8010020:	370c      	adds	r7, #12
 8010022:	46bd      	mov	sp, r7
 8010024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010028:	4770      	bx	lr

0801002a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801002a:	b480      	push	{r7}
 801002c:	b085      	sub	sp, #20
 801002e:	af00      	add	r7, sp, #0
 8010030:	6078      	str	r0, [r7, #4]
 8010032:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	685b      	ldr	r3, [r3, #4]
 8010038:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801003a:	683b      	ldr	r3, [r7, #0]
 801003c:	68fa      	ldr	r2, [r7, #12]
 801003e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	689a      	ldr	r2, [r3, #8]
 8010044:	683b      	ldr	r3, [r7, #0]
 8010046:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	689b      	ldr	r3, [r3, #8]
 801004c:	683a      	ldr	r2, [r7, #0]
 801004e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	683a      	ldr	r2, [r7, #0]
 8010054:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010056:	683b      	ldr	r3, [r7, #0]
 8010058:	687a      	ldr	r2, [r7, #4]
 801005a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	1c5a      	adds	r2, r3, #1
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	601a      	str	r2, [r3, #0]
}
 8010066:	bf00      	nop
 8010068:	3714      	adds	r7, #20
 801006a:	46bd      	mov	sp, r7
 801006c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010070:	4770      	bx	lr

08010072 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010072:	b480      	push	{r7}
 8010074:	b085      	sub	sp, #20
 8010076:	af00      	add	r7, sp, #0
 8010078:	6078      	str	r0, [r7, #4]
 801007a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801007c:	683b      	ldr	r3, [r7, #0]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010082:	68bb      	ldr	r3, [r7, #8]
 8010084:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010088:	d103      	bne.n	8010092 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	691b      	ldr	r3, [r3, #16]
 801008e:	60fb      	str	r3, [r7, #12]
 8010090:	e00c      	b.n	80100ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	3308      	adds	r3, #8
 8010096:	60fb      	str	r3, [r7, #12]
 8010098:	e002      	b.n	80100a0 <vListInsert+0x2e>
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	685b      	ldr	r3, [r3, #4]
 801009e:	60fb      	str	r3, [r7, #12]
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	685b      	ldr	r3, [r3, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	68ba      	ldr	r2, [r7, #8]
 80100a8:	429a      	cmp	r2, r3
 80100aa:	d2f6      	bcs.n	801009a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	685a      	ldr	r2, [r3, #4]
 80100b0:	683b      	ldr	r3, [r7, #0]
 80100b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80100b4:	683b      	ldr	r3, [r7, #0]
 80100b6:	685b      	ldr	r3, [r3, #4]
 80100b8:	683a      	ldr	r2, [r7, #0]
 80100ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80100bc:	683b      	ldr	r3, [r7, #0]
 80100be:	68fa      	ldr	r2, [r7, #12]
 80100c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	683a      	ldr	r2, [r7, #0]
 80100c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80100c8:	683b      	ldr	r3, [r7, #0]
 80100ca:	687a      	ldr	r2, [r7, #4]
 80100cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	1c5a      	adds	r2, r3, #1
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	601a      	str	r2, [r3, #0]
}
 80100d8:	bf00      	nop
 80100da:	3714      	adds	r7, #20
 80100dc:	46bd      	mov	sp, r7
 80100de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100e2:	4770      	bx	lr

080100e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80100e4:	b480      	push	{r7}
 80100e6:	b085      	sub	sp, #20
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	691b      	ldr	r3, [r3, #16]
 80100f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	685b      	ldr	r3, [r3, #4]
 80100f6:	687a      	ldr	r2, [r7, #4]
 80100f8:	6892      	ldr	r2, [r2, #8]
 80100fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	689b      	ldr	r3, [r3, #8]
 8010100:	687a      	ldr	r2, [r7, #4]
 8010102:	6852      	ldr	r2, [r2, #4]
 8010104:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	685b      	ldr	r3, [r3, #4]
 801010a:	687a      	ldr	r2, [r7, #4]
 801010c:	429a      	cmp	r2, r3
 801010e:	d103      	bne.n	8010118 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	689a      	ldr	r2, [r3, #8]
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	2200      	movs	r2, #0
 801011c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	1e5a      	subs	r2, r3, #1
 8010124:	68fb      	ldr	r3, [r7, #12]
 8010126:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	681b      	ldr	r3, [r3, #0]
}
 801012c:	4618      	mov	r0, r3
 801012e:	3714      	adds	r7, #20
 8010130:	46bd      	mov	sp, r7
 8010132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010136:	4770      	bx	lr

08010138 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010138:	b580      	push	{r7, lr}
 801013a:	b084      	sub	sp, #16
 801013c:	af00      	add	r7, sp, #0
 801013e:	6078      	str	r0, [r7, #4]
 8010140:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	2b00      	cmp	r3, #0
 801014a:	d10a      	bne.n	8010162 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801014c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010150:	f383 8811 	msr	BASEPRI, r3
 8010154:	f3bf 8f6f 	isb	sy
 8010158:	f3bf 8f4f 	dsb	sy
 801015c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801015e:	bf00      	nop
 8010160:	e7fe      	b.n	8010160 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010162:	f002 f877 	bl	8012254 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	681a      	ldr	r2, [r3, #0]
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801016e:	68f9      	ldr	r1, [r7, #12]
 8010170:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010172:	fb01 f303 	mul.w	r3, r1, r3
 8010176:	441a      	add	r2, r3
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	2200      	movs	r2, #0
 8010180:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	681a      	ldr	r2, [r3, #0]
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	681a      	ldr	r2, [r3, #0]
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010192:	3b01      	subs	r3, #1
 8010194:	68f9      	ldr	r1, [r7, #12]
 8010196:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010198:	fb01 f303 	mul.w	r3, r1, r3
 801019c:	441a      	add	r2, r3
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	22ff      	movs	r2, #255	; 0xff
 80101a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	22ff      	movs	r2, #255	; 0xff
 80101ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80101b2:	683b      	ldr	r3, [r7, #0]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d114      	bne.n	80101e2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	691b      	ldr	r3, [r3, #16]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d01a      	beq.n	80101f6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	3310      	adds	r3, #16
 80101c4:	4618      	mov	r0, r3
 80101c6:	f001 f929 	bl	801141c <xTaskRemoveFromEventList>
 80101ca:	4603      	mov	r3, r0
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d012      	beq.n	80101f6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80101d0:	4b0c      	ldr	r3, [pc, #48]	; (8010204 <xQueueGenericReset+0xcc>)
 80101d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80101d6:	601a      	str	r2, [r3, #0]
 80101d8:	f3bf 8f4f 	dsb	sy
 80101dc:	f3bf 8f6f 	isb	sy
 80101e0:	e009      	b.n	80101f6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	3310      	adds	r3, #16
 80101e6:	4618      	mov	r0, r3
 80101e8:	f7ff fef2 	bl	800ffd0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	3324      	adds	r3, #36	; 0x24
 80101f0:	4618      	mov	r0, r3
 80101f2:	f7ff feed 	bl	800ffd0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80101f6:	f002 f85d 	bl	80122b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80101fa:	2301      	movs	r3, #1
}
 80101fc:	4618      	mov	r0, r3
 80101fe:	3710      	adds	r7, #16
 8010200:	46bd      	mov	sp, r7
 8010202:	bd80      	pop	{r7, pc}
 8010204:	e000ed04 	.word	0xe000ed04

08010208 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010208:	b580      	push	{r7, lr}
 801020a:	b08e      	sub	sp, #56	; 0x38
 801020c:	af02      	add	r7, sp, #8
 801020e:	60f8      	str	r0, [r7, #12]
 8010210:	60b9      	str	r1, [r7, #8]
 8010212:	607a      	str	r2, [r7, #4]
 8010214:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d10a      	bne.n	8010232 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 801021c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010220:	f383 8811 	msr	BASEPRI, r3
 8010224:	f3bf 8f6f 	isb	sy
 8010228:	f3bf 8f4f 	dsb	sy
 801022c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801022e:	bf00      	nop
 8010230:	e7fe      	b.n	8010230 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010232:	683b      	ldr	r3, [r7, #0]
 8010234:	2b00      	cmp	r3, #0
 8010236:	d10a      	bne.n	801024e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8010238:	f04f 0350 	mov.w	r3, #80	; 0x50
 801023c:	f383 8811 	msr	BASEPRI, r3
 8010240:	f3bf 8f6f 	isb	sy
 8010244:	f3bf 8f4f 	dsb	sy
 8010248:	627b      	str	r3, [r7, #36]	; 0x24
}
 801024a:	bf00      	nop
 801024c:	e7fe      	b.n	801024c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	2b00      	cmp	r3, #0
 8010252:	d002      	beq.n	801025a <xQueueGenericCreateStatic+0x52>
 8010254:	68bb      	ldr	r3, [r7, #8]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d001      	beq.n	801025e <xQueueGenericCreateStatic+0x56>
 801025a:	2301      	movs	r3, #1
 801025c:	e000      	b.n	8010260 <xQueueGenericCreateStatic+0x58>
 801025e:	2300      	movs	r3, #0
 8010260:	2b00      	cmp	r3, #0
 8010262:	d10a      	bne.n	801027a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8010264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010268:	f383 8811 	msr	BASEPRI, r3
 801026c:	f3bf 8f6f 	isb	sy
 8010270:	f3bf 8f4f 	dsb	sy
 8010274:	623b      	str	r3, [r7, #32]
}
 8010276:	bf00      	nop
 8010278:	e7fe      	b.n	8010278 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d102      	bne.n	8010286 <xQueueGenericCreateStatic+0x7e>
 8010280:	68bb      	ldr	r3, [r7, #8]
 8010282:	2b00      	cmp	r3, #0
 8010284:	d101      	bne.n	801028a <xQueueGenericCreateStatic+0x82>
 8010286:	2301      	movs	r3, #1
 8010288:	e000      	b.n	801028c <xQueueGenericCreateStatic+0x84>
 801028a:	2300      	movs	r3, #0
 801028c:	2b00      	cmp	r3, #0
 801028e:	d10a      	bne.n	80102a6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8010290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010294:	f383 8811 	msr	BASEPRI, r3
 8010298:	f3bf 8f6f 	isb	sy
 801029c:	f3bf 8f4f 	dsb	sy
 80102a0:	61fb      	str	r3, [r7, #28]
}
 80102a2:	bf00      	nop
 80102a4:	e7fe      	b.n	80102a4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80102a6:	2350      	movs	r3, #80	; 0x50
 80102a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80102aa:	697b      	ldr	r3, [r7, #20]
 80102ac:	2b50      	cmp	r3, #80	; 0x50
 80102ae:	d00a      	beq.n	80102c6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80102b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102b4:	f383 8811 	msr	BASEPRI, r3
 80102b8:	f3bf 8f6f 	isb	sy
 80102bc:	f3bf 8f4f 	dsb	sy
 80102c0:	61bb      	str	r3, [r7, #24]
}
 80102c2:	bf00      	nop
 80102c4:	e7fe      	b.n	80102c4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80102c6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80102c8:	683b      	ldr	r3, [r7, #0]
 80102ca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80102cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d00d      	beq.n	80102ee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80102d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102d4:	2201      	movs	r2, #1
 80102d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80102da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80102de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102e0:	9300      	str	r3, [sp, #0]
 80102e2:	4613      	mov	r3, r2
 80102e4:	687a      	ldr	r2, [r7, #4]
 80102e6:	68b9      	ldr	r1, [r7, #8]
 80102e8:	68f8      	ldr	r0, [r7, #12]
 80102ea:	f000 f805 	bl	80102f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80102ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80102f0:	4618      	mov	r0, r3
 80102f2:	3730      	adds	r7, #48	; 0x30
 80102f4:	46bd      	mov	sp, r7
 80102f6:	bd80      	pop	{r7, pc}

080102f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80102f8:	b580      	push	{r7, lr}
 80102fa:	b084      	sub	sp, #16
 80102fc:	af00      	add	r7, sp, #0
 80102fe:	60f8      	str	r0, [r7, #12]
 8010300:	60b9      	str	r1, [r7, #8]
 8010302:	607a      	str	r2, [r7, #4]
 8010304:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010306:	68bb      	ldr	r3, [r7, #8]
 8010308:	2b00      	cmp	r3, #0
 801030a:	d103      	bne.n	8010314 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801030c:	69bb      	ldr	r3, [r7, #24]
 801030e:	69ba      	ldr	r2, [r7, #24]
 8010310:	601a      	str	r2, [r3, #0]
 8010312:	e002      	b.n	801031a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010314:	69bb      	ldr	r3, [r7, #24]
 8010316:	687a      	ldr	r2, [r7, #4]
 8010318:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801031a:	69bb      	ldr	r3, [r7, #24]
 801031c:	68fa      	ldr	r2, [r7, #12]
 801031e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010320:	69bb      	ldr	r3, [r7, #24]
 8010322:	68ba      	ldr	r2, [r7, #8]
 8010324:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010326:	2101      	movs	r1, #1
 8010328:	69b8      	ldr	r0, [r7, #24]
 801032a:	f7ff ff05 	bl	8010138 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801032e:	69bb      	ldr	r3, [r7, #24]
 8010330:	78fa      	ldrb	r2, [r7, #3]
 8010332:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010336:	bf00      	nop
 8010338:	3710      	adds	r7, #16
 801033a:	46bd      	mov	sp, r7
 801033c:	bd80      	pop	{r7, pc}
	...

08010340 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010340:	b580      	push	{r7, lr}
 8010342:	b08e      	sub	sp, #56	; 0x38
 8010344:	af00      	add	r7, sp, #0
 8010346:	60f8      	str	r0, [r7, #12]
 8010348:	60b9      	str	r1, [r7, #8]
 801034a:	607a      	str	r2, [r7, #4]
 801034c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801034e:	2300      	movs	r3, #0
 8010350:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010358:	2b00      	cmp	r3, #0
 801035a:	d10a      	bne.n	8010372 <xQueueGenericSend+0x32>
	__asm volatile
 801035c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010360:	f383 8811 	msr	BASEPRI, r3
 8010364:	f3bf 8f6f 	isb	sy
 8010368:	f3bf 8f4f 	dsb	sy
 801036c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801036e:	bf00      	nop
 8010370:	e7fe      	b.n	8010370 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010372:	68bb      	ldr	r3, [r7, #8]
 8010374:	2b00      	cmp	r3, #0
 8010376:	d103      	bne.n	8010380 <xQueueGenericSend+0x40>
 8010378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801037a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801037c:	2b00      	cmp	r3, #0
 801037e:	d101      	bne.n	8010384 <xQueueGenericSend+0x44>
 8010380:	2301      	movs	r3, #1
 8010382:	e000      	b.n	8010386 <xQueueGenericSend+0x46>
 8010384:	2300      	movs	r3, #0
 8010386:	2b00      	cmp	r3, #0
 8010388:	d10a      	bne.n	80103a0 <xQueueGenericSend+0x60>
	__asm volatile
 801038a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801038e:	f383 8811 	msr	BASEPRI, r3
 8010392:	f3bf 8f6f 	isb	sy
 8010396:	f3bf 8f4f 	dsb	sy
 801039a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801039c:	bf00      	nop
 801039e:	e7fe      	b.n	801039e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80103a0:	683b      	ldr	r3, [r7, #0]
 80103a2:	2b02      	cmp	r3, #2
 80103a4:	d103      	bne.n	80103ae <xQueueGenericSend+0x6e>
 80103a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80103aa:	2b01      	cmp	r3, #1
 80103ac:	d101      	bne.n	80103b2 <xQueueGenericSend+0x72>
 80103ae:	2301      	movs	r3, #1
 80103b0:	e000      	b.n	80103b4 <xQueueGenericSend+0x74>
 80103b2:	2300      	movs	r3, #0
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d10a      	bne.n	80103ce <xQueueGenericSend+0x8e>
	__asm volatile
 80103b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103bc:	f383 8811 	msr	BASEPRI, r3
 80103c0:	f3bf 8f6f 	isb	sy
 80103c4:	f3bf 8f4f 	dsb	sy
 80103c8:	623b      	str	r3, [r7, #32]
}
 80103ca:	bf00      	nop
 80103cc:	e7fe      	b.n	80103cc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80103ce:	f001 f9e7 	bl	80117a0 <xTaskGetSchedulerState>
 80103d2:	4603      	mov	r3, r0
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d102      	bne.n	80103de <xQueueGenericSend+0x9e>
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d101      	bne.n	80103e2 <xQueueGenericSend+0xa2>
 80103de:	2301      	movs	r3, #1
 80103e0:	e000      	b.n	80103e4 <xQueueGenericSend+0xa4>
 80103e2:	2300      	movs	r3, #0
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	d10a      	bne.n	80103fe <xQueueGenericSend+0xbe>
	__asm volatile
 80103e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103ec:	f383 8811 	msr	BASEPRI, r3
 80103f0:	f3bf 8f6f 	isb	sy
 80103f4:	f3bf 8f4f 	dsb	sy
 80103f8:	61fb      	str	r3, [r7, #28]
}
 80103fa:	bf00      	nop
 80103fc:	e7fe      	b.n	80103fc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80103fe:	f001 ff29 	bl	8012254 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010404:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801040a:	429a      	cmp	r2, r3
 801040c:	d302      	bcc.n	8010414 <xQueueGenericSend+0xd4>
 801040e:	683b      	ldr	r3, [r7, #0]
 8010410:	2b02      	cmp	r3, #2
 8010412:	d129      	bne.n	8010468 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010414:	683a      	ldr	r2, [r7, #0]
 8010416:	68b9      	ldr	r1, [r7, #8]
 8010418:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801041a:	f000 fa0b 	bl	8010834 <prvCopyDataToQueue>
 801041e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010424:	2b00      	cmp	r3, #0
 8010426:	d010      	beq.n	801044a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801042a:	3324      	adds	r3, #36	; 0x24
 801042c:	4618      	mov	r0, r3
 801042e:	f000 fff5 	bl	801141c <xTaskRemoveFromEventList>
 8010432:	4603      	mov	r3, r0
 8010434:	2b00      	cmp	r3, #0
 8010436:	d013      	beq.n	8010460 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010438:	4b3f      	ldr	r3, [pc, #252]	; (8010538 <xQueueGenericSend+0x1f8>)
 801043a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801043e:	601a      	str	r2, [r3, #0]
 8010440:	f3bf 8f4f 	dsb	sy
 8010444:	f3bf 8f6f 	isb	sy
 8010448:	e00a      	b.n	8010460 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801044a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801044c:	2b00      	cmp	r3, #0
 801044e:	d007      	beq.n	8010460 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010450:	4b39      	ldr	r3, [pc, #228]	; (8010538 <xQueueGenericSend+0x1f8>)
 8010452:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010456:	601a      	str	r2, [r3, #0]
 8010458:	f3bf 8f4f 	dsb	sy
 801045c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010460:	f001 ff28 	bl	80122b4 <vPortExitCritical>
				return pdPASS;
 8010464:	2301      	movs	r3, #1
 8010466:	e063      	b.n	8010530 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d103      	bne.n	8010476 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801046e:	f001 ff21 	bl	80122b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010472:	2300      	movs	r3, #0
 8010474:	e05c      	b.n	8010530 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010478:	2b00      	cmp	r3, #0
 801047a:	d106      	bne.n	801048a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801047c:	f107 0314 	add.w	r3, r7, #20
 8010480:	4618      	mov	r0, r3
 8010482:	f001 f82f 	bl	80114e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010486:	2301      	movs	r3, #1
 8010488:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801048a:	f001 ff13 	bl	80122b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801048e:	f000 fd9b 	bl	8010fc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010492:	f001 fedf 	bl	8012254 <vPortEnterCritical>
 8010496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010498:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801049c:	b25b      	sxtb	r3, r3
 801049e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80104a2:	d103      	bne.n	80104ac <xQueueGenericSend+0x16c>
 80104a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104a6:	2200      	movs	r2, #0
 80104a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80104ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80104b2:	b25b      	sxtb	r3, r3
 80104b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80104b8:	d103      	bne.n	80104c2 <xQueueGenericSend+0x182>
 80104ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104bc:	2200      	movs	r2, #0
 80104be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80104c2:	f001 fef7 	bl	80122b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80104c6:	1d3a      	adds	r2, r7, #4
 80104c8:	f107 0314 	add.w	r3, r7, #20
 80104cc:	4611      	mov	r1, r2
 80104ce:	4618      	mov	r0, r3
 80104d0:	f001 f81e 	bl	8011510 <xTaskCheckForTimeOut>
 80104d4:	4603      	mov	r3, r0
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d124      	bne.n	8010524 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80104da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80104dc:	f000 faa2 	bl	8010a24 <prvIsQueueFull>
 80104e0:	4603      	mov	r3, r0
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d018      	beq.n	8010518 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80104e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104e8:	3310      	adds	r3, #16
 80104ea:	687a      	ldr	r2, [r7, #4]
 80104ec:	4611      	mov	r1, r2
 80104ee:	4618      	mov	r0, r3
 80104f0:	f000 ff44 	bl	801137c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80104f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80104f6:	f000 fa2d 	bl	8010954 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80104fa:	f000 fd73 	bl	8010fe4 <xTaskResumeAll>
 80104fe:	4603      	mov	r3, r0
 8010500:	2b00      	cmp	r3, #0
 8010502:	f47f af7c 	bne.w	80103fe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8010506:	4b0c      	ldr	r3, [pc, #48]	; (8010538 <xQueueGenericSend+0x1f8>)
 8010508:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801050c:	601a      	str	r2, [r3, #0]
 801050e:	f3bf 8f4f 	dsb	sy
 8010512:	f3bf 8f6f 	isb	sy
 8010516:	e772      	b.n	80103fe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010518:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801051a:	f000 fa1b 	bl	8010954 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801051e:	f000 fd61 	bl	8010fe4 <xTaskResumeAll>
 8010522:	e76c      	b.n	80103fe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010524:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010526:	f000 fa15 	bl	8010954 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801052a:	f000 fd5b 	bl	8010fe4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801052e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010530:	4618      	mov	r0, r3
 8010532:	3738      	adds	r7, #56	; 0x38
 8010534:	46bd      	mov	sp, r7
 8010536:	bd80      	pop	{r7, pc}
 8010538:	e000ed04 	.word	0xe000ed04

0801053c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801053c:	b580      	push	{r7, lr}
 801053e:	b090      	sub	sp, #64	; 0x40
 8010540:	af00      	add	r7, sp, #0
 8010542:	60f8      	str	r0, [r7, #12]
 8010544:	60b9      	str	r1, [r7, #8]
 8010546:	607a      	str	r2, [r7, #4]
 8010548:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 801054e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010550:	2b00      	cmp	r3, #0
 8010552:	d10a      	bne.n	801056a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8010554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010558:	f383 8811 	msr	BASEPRI, r3
 801055c:	f3bf 8f6f 	isb	sy
 8010560:	f3bf 8f4f 	dsb	sy
 8010564:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010566:	bf00      	nop
 8010568:	e7fe      	b.n	8010568 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801056a:	68bb      	ldr	r3, [r7, #8]
 801056c:	2b00      	cmp	r3, #0
 801056e:	d103      	bne.n	8010578 <xQueueGenericSendFromISR+0x3c>
 8010570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010574:	2b00      	cmp	r3, #0
 8010576:	d101      	bne.n	801057c <xQueueGenericSendFromISR+0x40>
 8010578:	2301      	movs	r3, #1
 801057a:	e000      	b.n	801057e <xQueueGenericSendFromISR+0x42>
 801057c:	2300      	movs	r3, #0
 801057e:	2b00      	cmp	r3, #0
 8010580:	d10a      	bne.n	8010598 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8010582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010586:	f383 8811 	msr	BASEPRI, r3
 801058a:	f3bf 8f6f 	isb	sy
 801058e:	f3bf 8f4f 	dsb	sy
 8010592:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010594:	bf00      	nop
 8010596:	e7fe      	b.n	8010596 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010598:	683b      	ldr	r3, [r7, #0]
 801059a:	2b02      	cmp	r3, #2
 801059c:	d103      	bne.n	80105a6 <xQueueGenericSendFromISR+0x6a>
 801059e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80105a2:	2b01      	cmp	r3, #1
 80105a4:	d101      	bne.n	80105aa <xQueueGenericSendFromISR+0x6e>
 80105a6:	2301      	movs	r3, #1
 80105a8:	e000      	b.n	80105ac <xQueueGenericSendFromISR+0x70>
 80105aa:	2300      	movs	r3, #0
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d10a      	bne.n	80105c6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80105b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105b4:	f383 8811 	msr	BASEPRI, r3
 80105b8:	f3bf 8f6f 	isb	sy
 80105bc:	f3bf 8f4f 	dsb	sy
 80105c0:	623b      	str	r3, [r7, #32]
}
 80105c2:	bf00      	nop
 80105c4:	e7fe      	b.n	80105c4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80105c6:	f001 ff27 	bl	8012418 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80105ca:	f3ef 8211 	mrs	r2, BASEPRI
 80105ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105d2:	f383 8811 	msr	BASEPRI, r3
 80105d6:	f3bf 8f6f 	isb	sy
 80105da:	f3bf 8f4f 	dsb	sy
 80105de:	61fa      	str	r2, [r7, #28]
 80105e0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80105e2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80105e4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80105e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80105ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80105ee:	429a      	cmp	r2, r3
 80105f0:	d302      	bcc.n	80105f8 <xQueueGenericSendFromISR+0xbc>
 80105f2:	683b      	ldr	r3, [r7, #0]
 80105f4:	2b02      	cmp	r3, #2
 80105f6:	d12f      	bne.n	8010658 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80105f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80105fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010606:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010608:	683a      	ldr	r2, [r7, #0]
 801060a:	68b9      	ldr	r1, [r7, #8]
 801060c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801060e:	f000 f911 	bl	8010834 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010612:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8010616:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801061a:	d112      	bne.n	8010642 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801061c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801061e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010620:	2b00      	cmp	r3, #0
 8010622:	d016      	beq.n	8010652 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010626:	3324      	adds	r3, #36	; 0x24
 8010628:	4618      	mov	r0, r3
 801062a:	f000 fef7 	bl	801141c <xTaskRemoveFromEventList>
 801062e:	4603      	mov	r3, r0
 8010630:	2b00      	cmp	r3, #0
 8010632:	d00e      	beq.n	8010652 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	2b00      	cmp	r3, #0
 8010638:	d00b      	beq.n	8010652 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	2201      	movs	r2, #1
 801063e:	601a      	str	r2, [r3, #0]
 8010640:	e007      	b.n	8010652 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010642:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010646:	3301      	adds	r3, #1
 8010648:	b2db      	uxtb	r3, r3
 801064a:	b25a      	sxtb	r2, r3
 801064c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801064e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010652:	2301      	movs	r3, #1
 8010654:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8010656:	e001      	b.n	801065c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010658:	2300      	movs	r3, #0
 801065a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801065c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801065e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010660:	697b      	ldr	r3, [r7, #20]
 8010662:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010666:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010668:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 801066a:	4618      	mov	r0, r3
 801066c:	3740      	adds	r7, #64	; 0x40
 801066e:	46bd      	mov	sp, r7
 8010670:	bd80      	pop	{r7, pc}
	...

08010674 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010674:	b580      	push	{r7, lr}
 8010676:	b08c      	sub	sp, #48	; 0x30
 8010678:	af00      	add	r7, sp, #0
 801067a:	60f8      	str	r0, [r7, #12]
 801067c:	60b9      	str	r1, [r7, #8]
 801067e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010680:	2300      	movs	r3, #0
 8010682:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010684:	68fb      	ldr	r3, [r7, #12]
 8010686:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801068a:	2b00      	cmp	r3, #0
 801068c:	d10a      	bne.n	80106a4 <xQueueReceive+0x30>
	__asm volatile
 801068e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010692:	f383 8811 	msr	BASEPRI, r3
 8010696:	f3bf 8f6f 	isb	sy
 801069a:	f3bf 8f4f 	dsb	sy
 801069e:	623b      	str	r3, [r7, #32]
}
 80106a0:	bf00      	nop
 80106a2:	e7fe      	b.n	80106a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80106a4:	68bb      	ldr	r3, [r7, #8]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d103      	bne.n	80106b2 <xQueueReceive+0x3e>
 80106aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d101      	bne.n	80106b6 <xQueueReceive+0x42>
 80106b2:	2301      	movs	r3, #1
 80106b4:	e000      	b.n	80106b8 <xQueueReceive+0x44>
 80106b6:	2300      	movs	r3, #0
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d10a      	bne.n	80106d2 <xQueueReceive+0x5e>
	__asm volatile
 80106bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106c0:	f383 8811 	msr	BASEPRI, r3
 80106c4:	f3bf 8f6f 	isb	sy
 80106c8:	f3bf 8f4f 	dsb	sy
 80106cc:	61fb      	str	r3, [r7, #28]
}
 80106ce:	bf00      	nop
 80106d0:	e7fe      	b.n	80106d0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80106d2:	f001 f865 	bl	80117a0 <xTaskGetSchedulerState>
 80106d6:	4603      	mov	r3, r0
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d102      	bne.n	80106e2 <xQueueReceive+0x6e>
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d101      	bne.n	80106e6 <xQueueReceive+0x72>
 80106e2:	2301      	movs	r3, #1
 80106e4:	e000      	b.n	80106e8 <xQueueReceive+0x74>
 80106e6:	2300      	movs	r3, #0
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d10a      	bne.n	8010702 <xQueueReceive+0x8e>
	__asm volatile
 80106ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106f0:	f383 8811 	msr	BASEPRI, r3
 80106f4:	f3bf 8f6f 	isb	sy
 80106f8:	f3bf 8f4f 	dsb	sy
 80106fc:	61bb      	str	r3, [r7, #24]
}
 80106fe:	bf00      	nop
 8010700:	e7fe      	b.n	8010700 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010702:	f001 fda7 	bl	8012254 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801070a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801070c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801070e:	2b00      	cmp	r3, #0
 8010710:	d01f      	beq.n	8010752 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010712:	68b9      	ldr	r1, [r7, #8]
 8010714:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010716:	f000 f8f7 	bl	8010908 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801071a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801071c:	1e5a      	subs	r2, r3, #1
 801071e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010720:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010724:	691b      	ldr	r3, [r3, #16]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d00f      	beq.n	801074a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801072a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801072c:	3310      	adds	r3, #16
 801072e:	4618      	mov	r0, r3
 8010730:	f000 fe74 	bl	801141c <xTaskRemoveFromEventList>
 8010734:	4603      	mov	r3, r0
 8010736:	2b00      	cmp	r3, #0
 8010738:	d007      	beq.n	801074a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801073a:	4b3d      	ldr	r3, [pc, #244]	; (8010830 <xQueueReceive+0x1bc>)
 801073c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010740:	601a      	str	r2, [r3, #0]
 8010742:	f3bf 8f4f 	dsb	sy
 8010746:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801074a:	f001 fdb3 	bl	80122b4 <vPortExitCritical>
				return pdPASS;
 801074e:	2301      	movs	r3, #1
 8010750:	e069      	b.n	8010826 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d103      	bne.n	8010760 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010758:	f001 fdac 	bl	80122b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801075c:	2300      	movs	r3, #0
 801075e:	e062      	b.n	8010826 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010762:	2b00      	cmp	r3, #0
 8010764:	d106      	bne.n	8010774 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010766:	f107 0310 	add.w	r3, r7, #16
 801076a:	4618      	mov	r0, r3
 801076c:	f000 feba 	bl	80114e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010770:	2301      	movs	r3, #1
 8010772:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010774:	f001 fd9e 	bl	80122b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010778:	f000 fc26 	bl	8010fc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801077c:	f001 fd6a 	bl	8012254 <vPortEnterCritical>
 8010780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010782:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010786:	b25b      	sxtb	r3, r3
 8010788:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801078c:	d103      	bne.n	8010796 <xQueueReceive+0x122>
 801078e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010790:	2200      	movs	r2, #0
 8010792:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010798:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801079c:	b25b      	sxtb	r3, r3
 801079e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80107a2:	d103      	bne.n	80107ac <xQueueReceive+0x138>
 80107a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107a6:	2200      	movs	r2, #0
 80107a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80107ac:	f001 fd82 	bl	80122b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80107b0:	1d3a      	adds	r2, r7, #4
 80107b2:	f107 0310 	add.w	r3, r7, #16
 80107b6:	4611      	mov	r1, r2
 80107b8:	4618      	mov	r0, r3
 80107ba:	f000 fea9 	bl	8011510 <xTaskCheckForTimeOut>
 80107be:	4603      	mov	r3, r0
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d123      	bne.n	801080c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80107c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80107c6:	f000 f917 	bl	80109f8 <prvIsQueueEmpty>
 80107ca:	4603      	mov	r3, r0
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d017      	beq.n	8010800 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80107d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107d2:	3324      	adds	r3, #36	; 0x24
 80107d4:	687a      	ldr	r2, [r7, #4]
 80107d6:	4611      	mov	r1, r2
 80107d8:	4618      	mov	r0, r3
 80107da:	f000 fdcf 	bl	801137c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80107de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80107e0:	f000 f8b8 	bl	8010954 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80107e4:	f000 fbfe 	bl	8010fe4 <xTaskResumeAll>
 80107e8:	4603      	mov	r3, r0
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d189      	bne.n	8010702 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80107ee:	4b10      	ldr	r3, [pc, #64]	; (8010830 <xQueueReceive+0x1bc>)
 80107f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80107f4:	601a      	str	r2, [r3, #0]
 80107f6:	f3bf 8f4f 	dsb	sy
 80107fa:	f3bf 8f6f 	isb	sy
 80107fe:	e780      	b.n	8010702 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010800:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010802:	f000 f8a7 	bl	8010954 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010806:	f000 fbed 	bl	8010fe4 <xTaskResumeAll>
 801080a:	e77a      	b.n	8010702 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801080c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801080e:	f000 f8a1 	bl	8010954 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010812:	f000 fbe7 	bl	8010fe4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010816:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010818:	f000 f8ee 	bl	80109f8 <prvIsQueueEmpty>
 801081c:	4603      	mov	r3, r0
 801081e:	2b00      	cmp	r3, #0
 8010820:	f43f af6f 	beq.w	8010702 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010824:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010826:	4618      	mov	r0, r3
 8010828:	3730      	adds	r7, #48	; 0x30
 801082a:	46bd      	mov	sp, r7
 801082c:	bd80      	pop	{r7, pc}
 801082e:	bf00      	nop
 8010830:	e000ed04 	.word	0xe000ed04

08010834 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010834:	b580      	push	{r7, lr}
 8010836:	b086      	sub	sp, #24
 8010838:	af00      	add	r7, sp, #0
 801083a:	60f8      	str	r0, [r7, #12]
 801083c:	60b9      	str	r1, [r7, #8]
 801083e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010840:	2300      	movs	r3, #0
 8010842:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010844:	68fb      	ldr	r3, [r7, #12]
 8010846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010848:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801084e:	2b00      	cmp	r3, #0
 8010850:	d10d      	bne.n	801086e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d14d      	bne.n	80108f6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	689b      	ldr	r3, [r3, #8]
 801085e:	4618      	mov	r0, r3
 8010860:	f000 ffbc 	bl	80117dc <xTaskPriorityDisinherit>
 8010864:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	2200      	movs	r2, #0
 801086a:	609a      	str	r2, [r3, #8]
 801086c:	e043      	b.n	80108f6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	2b00      	cmp	r3, #0
 8010872:	d119      	bne.n	80108a8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	6858      	ldr	r0, [r3, #4]
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801087c:	461a      	mov	r2, r3
 801087e:	68b9      	ldr	r1, [r7, #8]
 8010880:	f003 f895 	bl	80139ae <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	685a      	ldr	r2, [r3, #4]
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801088c:	441a      	add	r2, r3
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	685a      	ldr	r2, [r3, #4]
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	689b      	ldr	r3, [r3, #8]
 801089a:	429a      	cmp	r2, r3
 801089c:	d32b      	bcc.n	80108f6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	681a      	ldr	r2, [r3, #0]
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	605a      	str	r2, [r3, #4]
 80108a6:	e026      	b.n	80108f6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	68d8      	ldr	r0, [r3, #12]
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108b0:	461a      	mov	r2, r3
 80108b2:	68b9      	ldr	r1, [r7, #8]
 80108b4:	f003 f87b 	bl	80139ae <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	68da      	ldr	r2, [r3, #12]
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108c0:	425b      	negs	r3, r3
 80108c2:	441a      	add	r2, r3
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	68da      	ldr	r2, [r3, #12]
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	429a      	cmp	r2, r3
 80108d2:	d207      	bcs.n	80108e4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	689a      	ldr	r2, [r3, #8]
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108dc:	425b      	negs	r3, r3
 80108de:	441a      	add	r2, r3
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	2b02      	cmp	r3, #2
 80108e8:	d105      	bne.n	80108f6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80108ea:	693b      	ldr	r3, [r7, #16]
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d002      	beq.n	80108f6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80108f0:	693b      	ldr	r3, [r7, #16]
 80108f2:	3b01      	subs	r3, #1
 80108f4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80108f6:	693b      	ldr	r3, [r7, #16]
 80108f8:	1c5a      	adds	r2, r3, #1
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80108fe:	697b      	ldr	r3, [r7, #20]
}
 8010900:	4618      	mov	r0, r3
 8010902:	3718      	adds	r7, #24
 8010904:	46bd      	mov	sp, r7
 8010906:	bd80      	pop	{r7, pc}

08010908 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b082      	sub	sp, #8
 801090c:	af00      	add	r7, sp, #0
 801090e:	6078      	str	r0, [r7, #4]
 8010910:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010916:	2b00      	cmp	r3, #0
 8010918:	d018      	beq.n	801094c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	68da      	ldr	r2, [r3, #12]
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010922:	441a      	add	r2, r3
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	68da      	ldr	r2, [r3, #12]
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	689b      	ldr	r3, [r3, #8]
 8010930:	429a      	cmp	r2, r3
 8010932:	d303      	bcc.n	801093c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681a      	ldr	r2, [r3, #0]
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	68d9      	ldr	r1, [r3, #12]
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010944:	461a      	mov	r2, r3
 8010946:	6838      	ldr	r0, [r7, #0]
 8010948:	f003 f831 	bl	80139ae <memcpy>
	}
}
 801094c:	bf00      	nop
 801094e:	3708      	adds	r7, #8
 8010950:	46bd      	mov	sp, r7
 8010952:	bd80      	pop	{r7, pc}

08010954 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010954:	b580      	push	{r7, lr}
 8010956:	b084      	sub	sp, #16
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801095c:	f001 fc7a 	bl	8012254 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010966:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010968:	e011      	b.n	801098e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801096e:	2b00      	cmp	r3, #0
 8010970:	d012      	beq.n	8010998 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	3324      	adds	r3, #36	; 0x24
 8010976:	4618      	mov	r0, r3
 8010978:	f000 fd50 	bl	801141c <xTaskRemoveFromEventList>
 801097c:	4603      	mov	r3, r0
 801097e:	2b00      	cmp	r3, #0
 8010980:	d001      	beq.n	8010986 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010982:	f000 fe27 	bl	80115d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010986:	7bfb      	ldrb	r3, [r7, #15]
 8010988:	3b01      	subs	r3, #1
 801098a:	b2db      	uxtb	r3, r3
 801098c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801098e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010992:	2b00      	cmp	r3, #0
 8010994:	dce9      	bgt.n	801096a <prvUnlockQueue+0x16>
 8010996:	e000      	b.n	801099a <prvUnlockQueue+0x46>
					break;
 8010998:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	22ff      	movs	r2, #255	; 0xff
 801099e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80109a2:	f001 fc87 	bl	80122b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80109a6:	f001 fc55 	bl	8012254 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80109b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80109b2:	e011      	b.n	80109d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	691b      	ldr	r3, [r3, #16]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d012      	beq.n	80109e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	3310      	adds	r3, #16
 80109c0:	4618      	mov	r0, r3
 80109c2:	f000 fd2b 	bl	801141c <xTaskRemoveFromEventList>
 80109c6:	4603      	mov	r3, r0
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d001      	beq.n	80109d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80109cc:	f000 fe02 	bl	80115d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80109d0:	7bbb      	ldrb	r3, [r7, #14]
 80109d2:	3b01      	subs	r3, #1
 80109d4:	b2db      	uxtb	r3, r3
 80109d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80109d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	dce9      	bgt.n	80109b4 <prvUnlockQueue+0x60>
 80109e0:	e000      	b.n	80109e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80109e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	22ff      	movs	r2, #255	; 0xff
 80109e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80109ec:	f001 fc62 	bl	80122b4 <vPortExitCritical>
}
 80109f0:	bf00      	nop
 80109f2:	3710      	adds	r7, #16
 80109f4:	46bd      	mov	sp, r7
 80109f6:	bd80      	pop	{r7, pc}

080109f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b084      	sub	sp, #16
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a00:	f001 fc28 	bl	8012254 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d102      	bne.n	8010a12 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010a0c:	2301      	movs	r3, #1
 8010a0e:	60fb      	str	r3, [r7, #12]
 8010a10:	e001      	b.n	8010a16 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010a12:	2300      	movs	r3, #0
 8010a14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a16:	f001 fc4d 	bl	80122b4 <vPortExitCritical>

	return xReturn;
 8010a1a:	68fb      	ldr	r3, [r7, #12]
}
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	3710      	adds	r7, #16
 8010a20:	46bd      	mov	sp, r7
 8010a22:	bd80      	pop	{r7, pc}

08010a24 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010a24:	b580      	push	{r7, lr}
 8010a26:	b084      	sub	sp, #16
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a2c:	f001 fc12 	bl	8012254 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010a38:	429a      	cmp	r2, r3
 8010a3a:	d102      	bne.n	8010a42 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010a3c:	2301      	movs	r3, #1
 8010a3e:	60fb      	str	r3, [r7, #12]
 8010a40:	e001      	b.n	8010a46 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010a42:	2300      	movs	r3, #0
 8010a44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a46:	f001 fc35 	bl	80122b4 <vPortExitCritical>

	return xReturn;
 8010a4a:	68fb      	ldr	r3, [r7, #12]
}
 8010a4c:	4618      	mov	r0, r3
 8010a4e:	3710      	adds	r7, #16
 8010a50:	46bd      	mov	sp, r7
 8010a52:	bd80      	pop	{r7, pc}

08010a54 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010a54:	b480      	push	{r7}
 8010a56:	b085      	sub	sp, #20
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
 8010a5c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a5e:	2300      	movs	r3, #0
 8010a60:	60fb      	str	r3, [r7, #12]
 8010a62:	e014      	b.n	8010a8e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010a64:	4a0f      	ldr	r2, [pc, #60]	; (8010aa4 <vQueueAddToRegistry+0x50>)
 8010a66:	68fb      	ldr	r3, [r7, #12]
 8010a68:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d10b      	bne.n	8010a88 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010a70:	490c      	ldr	r1, [pc, #48]	; (8010aa4 <vQueueAddToRegistry+0x50>)
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	683a      	ldr	r2, [r7, #0]
 8010a76:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010a7a:	4a0a      	ldr	r2, [pc, #40]	; (8010aa4 <vQueueAddToRegistry+0x50>)
 8010a7c:	68fb      	ldr	r3, [r7, #12]
 8010a7e:	00db      	lsls	r3, r3, #3
 8010a80:	4413      	add	r3, r2
 8010a82:	687a      	ldr	r2, [r7, #4]
 8010a84:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010a86:	e006      	b.n	8010a96 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a88:	68fb      	ldr	r3, [r7, #12]
 8010a8a:	3301      	adds	r3, #1
 8010a8c:	60fb      	str	r3, [r7, #12]
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	2b07      	cmp	r3, #7
 8010a92:	d9e7      	bls.n	8010a64 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010a94:	bf00      	nop
 8010a96:	bf00      	nop
 8010a98:	3714      	adds	r7, #20
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa0:	4770      	bx	lr
 8010aa2:	bf00      	nop
 8010aa4:	200046dc 	.word	0x200046dc

08010aa8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010aa8:	b580      	push	{r7, lr}
 8010aaa:	b086      	sub	sp, #24
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	60f8      	str	r0, [r7, #12]
 8010ab0:	60b9      	str	r1, [r7, #8]
 8010ab2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010ab8:	f001 fbcc 	bl	8012254 <vPortEnterCritical>
 8010abc:	697b      	ldr	r3, [r7, #20]
 8010abe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010ac2:	b25b      	sxtb	r3, r3
 8010ac4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010ac8:	d103      	bne.n	8010ad2 <vQueueWaitForMessageRestricted+0x2a>
 8010aca:	697b      	ldr	r3, [r7, #20]
 8010acc:	2200      	movs	r2, #0
 8010ace:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010ad2:	697b      	ldr	r3, [r7, #20]
 8010ad4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010ad8:	b25b      	sxtb	r3, r3
 8010ada:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010ade:	d103      	bne.n	8010ae8 <vQueueWaitForMessageRestricted+0x40>
 8010ae0:	697b      	ldr	r3, [r7, #20]
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010ae8:	f001 fbe4 	bl	80122b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010aec:	697b      	ldr	r3, [r7, #20]
 8010aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d106      	bne.n	8010b02 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010af4:	697b      	ldr	r3, [r7, #20]
 8010af6:	3324      	adds	r3, #36	; 0x24
 8010af8:	687a      	ldr	r2, [r7, #4]
 8010afa:	68b9      	ldr	r1, [r7, #8]
 8010afc:	4618      	mov	r0, r3
 8010afe:	f000 fc61 	bl	80113c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010b02:	6978      	ldr	r0, [r7, #20]
 8010b04:	f7ff ff26 	bl	8010954 <prvUnlockQueue>
	}
 8010b08:	bf00      	nop
 8010b0a:	3718      	adds	r7, #24
 8010b0c:	46bd      	mov	sp, r7
 8010b0e:	bd80      	pop	{r7, pc}

08010b10 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b08e      	sub	sp, #56	; 0x38
 8010b14:	af04      	add	r7, sp, #16
 8010b16:	60f8      	str	r0, [r7, #12]
 8010b18:	60b9      	str	r1, [r7, #8]
 8010b1a:	607a      	str	r2, [r7, #4]
 8010b1c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010b1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d10a      	bne.n	8010b3a <xTaskCreateStatic+0x2a>
	__asm volatile
 8010b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b28:	f383 8811 	msr	BASEPRI, r3
 8010b2c:	f3bf 8f6f 	isb	sy
 8010b30:	f3bf 8f4f 	dsb	sy
 8010b34:	623b      	str	r3, [r7, #32]
}
 8010b36:	bf00      	nop
 8010b38:	e7fe      	b.n	8010b38 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d10a      	bne.n	8010b56 <xTaskCreateStatic+0x46>
	__asm volatile
 8010b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b44:	f383 8811 	msr	BASEPRI, r3
 8010b48:	f3bf 8f6f 	isb	sy
 8010b4c:	f3bf 8f4f 	dsb	sy
 8010b50:	61fb      	str	r3, [r7, #28]
}
 8010b52:	bf00      	nop
 8010b54:	e7fe      	b.n	8010b54 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010b56:	23bc      	movs	r3, #188	; 0xbc
 8010b58:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010b5a:	693b      	ldr	r3, [r7, #16]
 8010b5c:	2bbc      	cmp	r3, #188	; 0xbc
 8010b5e:	d00a      	beq.n	8010b76 <xTaskCreateStatic+0x66>
	__asm volatile
 8010b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b64:	f383 8811 	msr	BASEPRI, r3
 8010b68:	f3bf 8f6f 	isb	sy
 8010b6c:	f3bf 8f4f 	dsb	sy
 8010b70:	61bb      	str	r3, [r7, #24]
}
 8010b72:	bf00      	nop
 8010b74:	e7fe      	b.n	8010b74 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010b76:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d01e      	beq.n	8010bbc <xTaskCreateStatic+0xac>
 8010b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d01b      	beq.n	8010bbc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b86:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010b8c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b90:	2202      	movs	r2, #2
 8010b92:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010b96:	2300      	movs	r3, #0
 8010b98:	9303      	str	r3, [sp, #12]
 8010b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b9c:	9302      	str	r3, [sp, #8]
 8010b9e:	f107 0314 	add.w	r3, r7, #20
 8010ba2:	9301      	str	r3, [sp, #4]
 8010ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ba6:	9300      	str	r3, [sp, #0]
 8010ba8:	683b      	ldr	r3, [r7, #0]
 8010baa:	687a      	ldr	r2, [r7, #4]
 8010bac:	68b9      	ldr	r1, [r7, #8]
 8010bae:	68f8      	ldr	r0, [r7, #12]
 8010bb0:	f000 f850 	bl	8010c54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010bb4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010bb6:	f000 f8f3 	bl	8010da0 <prvAddNewTaskToReadyList>
 8010bba:	e001      	b.n	8010bc0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010bc0:	697b      	ldr	r3, [r7, #20]
	}
 8010bc2:	4618      	mov	r0, r3
 8010bc4:	3728      	adds	r7, #40	; 0x28
 8010bc6:	46bd      	mov	sp, r7
 8010bc8:	bd80      	pop	{r7, pc}

08010bca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010bca:	b580      	push	{r7, lr}
 8010bcc:	b08c      	sub	sp, #48	; 0x30
 8010bce:	af04      	add	r7, sp, #16
 8010bd0:	60f8      	str	r0, [r7, #12]
 8010bd2:	60b9      	str	r1, [r7, #8]
 8010bd4:	603b      	str	r3, [r7, #0]
 8010bd6:	4613      	mov	r3, r2
 8010bd8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010bda:	88fb      	ldrh	r3, [r7, #6]
 8010bdc:	009b      	lsls	r3, r3, #2
 8010bde:	4618      	mov	r0, r3
 8010be0:	f001 fc5a 	bl	8012498 <pvPortMalloc>
 8010be4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010be6:	697b      	ldr	r3, [r7, #20]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d00e      	beq.n	8010c0a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010bec:	20bc      	movs	r0, #188	; 0xbc
 8010bee:	f001 fc53 	bl	8012498 <pvPortMalloc>
 8010bf2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010bf4:	69fb      	ldr	r3, [r7, #28]
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d003      	beq.n	8010c02 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010bfa:	69fb      	ldr	r3, [r7, #28]
 8010bfc:	697a      	ldr	r2, [r7, #20]
 8010bfe:	631a      	str	r2, [r3, #48]	; 0x30
 8010c00:	e005      	b.n	8010c0e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010c02:	6978      	ldr	r0, [r7, #20]
 8010c04:	f001 fd14 	bl	8012630 <vPortFree>
 8010c08:	e001      	b.n	8010c0e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010c0e:	69fb      	ldr	r3, [r7, #28]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d017      	beq.n	8010c44 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010c14:	69fb      	ldr	r3, [r7, #28]
 8010c16:	2200      	movs	r2, #0
 8010c18:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010c1c:	88fa      	ldrh	r2, [r7, #6]
 8010c1e:	2300      	movs	r3, #0
 8010c20:	9303      	str	r3, [sp, #12]
 8010c22:	69fb      	ldr	r3, [r7, #28]
 8010c24:	9302      	str	r3, [sp, #8]
 8010c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c28:	9301      	str	r3, [sp, #4]
 8010c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c2c:	9300      	str	r3, [sp, #0]
 8010c2e:	683b      	ldr	r3, [r7, #0]
 8010c30:	68b9      	ldr	r1, [r7, #8]
 8010c32:	68f8      	ldr	r0, [r7, #12]
 8010c34:	f000 f80e 	bl	8010c54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010c38:	69f8      	ldr	r0, [r7, #28]
 8010c3a:	f000 f8b1 	bl	8010da0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010c3e:	2301      	movs	r3, #1
 8010c40:	61bb      	str	r3, [r7, #24]
 8010c42:	e002      	b.n	8010c4a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010c44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010c48:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010c4a:	69bb      	ldr	r3, [r7, #24]
	}
 8010c4c:	4618      	mov	r0, r3
 8010c4e:	3720      	adds	r7, #32
 8010c50:	46bd      	mov	sp, r7
 8010c52:	bd80      	pop	{r7, pc}

08010c54 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010c54:	b580      	push	{r7, lr}
 8010c56:	b088      	sub	sp, #32
 8010c58:	af00      	add	r7, sp, #0
 8010c5a:	60f8      	str	r0, [r7, #12]
 8010c5c:	60b9      	str	r1, [r7, #8]
 8010c5e:	607a      	str	r2, [r7, #4]
 8010c60:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c64:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	009b      	lsls	r3, r3, #2
 8010c6a:	461a      	mov	r2, r3
 8010c6c:	21a5      	movs	r1, #165	; 0xa5
 8010c6e:	f002 fec6 	bl	80139fe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010c7c:	3b01      	subs	r3, #1
 8010c7e:	009b      	lsls	r3, r3, #2
 8010c80:	4413      	add	r3, r2
 8010c82:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010c84:	69bb      	ldr	r3, [r7, #24]
 8010c86:	f023 0307 	bic.w	r3, r3, #7
 8010c8a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010c8c:	69bb      	ldr	r3, [r7, #24]
 8010c8e:	f003 0307 	and.w	r3, r3, #7
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d00a      	beq.n	8010cac <prvInitialiseNewTask+0x58>
	__asm volatile
 8010c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c9a:	f383 8811 	msr	BASEPRI, r3
 8010c9e:	f3bf 8f6f 	isb	sy
 8010ca2:	f3bf 8f4f 	dsb	sy
 8010ca6:	617b      	str	r3, [r7, #20]
}
 8010ca8:	bf00      	nop
 8010caa:	e7fe      	b.n	8010caa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010cac:	68bb      	ldr	r3, [r7, #8]
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d01f      	beq.n	8010cf2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	61fb      	str	r3, [r7, #28]
 8010cb6:	e012      	b.n	8010cde <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010cb8:	68ba      	ldr	r2, [r7, #8]
 8010cba:	69fb      	ldr	r3, [r7, #28]
 8010cbc:	4413      	add	r3, r2
 8010cbe:	7819      	ldrb	r1, [r3, #0]
 8010cc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010cc2:	69fb      	ldr	r3, [r7, #28]
 8010cc4:	4413      	add	r3, r2
 8010cc6:	3334      	adds	r3, #52	; 0x34
 8010cc8:	460a      	mov	r2, r1
 8010cca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010ccc:	68ba      	ldr	r2, [r7, #8]
 8010cce:	69fb      	ldr	r3, [r7, #28]
 8010cd0:	4413      	add	r3, r2
 8010cd2:	781b      	ldrb	r3, [r3, #0]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d006      	beq.n	8010ce6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010cd8:	69fb      	ldr	r3, [r7, #28]
 8010cda:	3301      	adds	r3, #1
 8010cdc:	61fb      	str	r3, [r7, #28]
 8010cde:	69fb      	ldr	r3, [r7, #28]
 8010ce0:	2b0f      	cmp	r3, #15
 8010ce2:	d9e9      	bls.n	8010cb8 <prvInitialiseNewTask+0x64>
 8010ce4:	e000      	b.n	8010ce8 <prvInitialiseNewTask+0x94>
			{
				break;
 8010ce6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cea:	2200      	movs	r2, #0
 8010cec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010cf0:	e003      	b.n	8010cfa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010cfc:	2b37      	cmp	r3, #55	; 0x37
 8010cfe:	d901      	bls.n	8010d04 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010d00:	2337      	movs	r3, #55	; 0x37
 8010d02:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d08:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d0e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d12:	2200      	movs	r2, #0
 8010d14:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d18:	3304      	adds	r3, #4
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	f7ff f978 	bl	8010010 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d22:	3318      	adds	r3, #24
 8010d24:	4618      	mov	r0, r3
 8010d26:	f7ff f973 	bl	8010010 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d2e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d32:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d38:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d3e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d42:	2200      	movs	r2, #0
 8010d44:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d52:	3354      	adds	r3, #84	; 0x54
 8010d54:	2260      	movs	r2, #96	; 0x60
 8010d56:	2100      	movs	r1, #0
 8010d58:	4618      	mov	r0, r3
 8010d5a:	f002 fe50 	bl	80139fe <memset>
 8010d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d60:	4a0c      	ldr	r2, [pc, #48]	; (8010d94 <prvInitialiseNewTask+0x140>)
 8010d62:	659a      	str	r2, [r3, #88]	; 0x58
 8010d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d66:	4a0c      	ldr	r2, [pc, #48]	; (8010d98 <prvInitialiseNewTask+0x144>)
 8010d68:	65da      	str	r2, [r3, #92]	; 0x5c
 8010d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d6c:	4a0b      	ldr	r2, [pc, #44]	; (8010d9c <prvInitialiseNewTask+0x148>)
 8010d6e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010d70:	683a      	ldr	r2, [r7, #0]
 8010d72:	68f9      	ldr	r1, [r7, #12]
 8010d74:	69b8      	ldr	r0, [r7, #24]
 8010d76:	f001 f941 	bl	8011ffc <pxPortInitialiseStack>
 8010d7a:	4602      	mov	r2, r0
 8010d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d7e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d002      	beq.n	8010d8c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010d8a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010d8c:	bf00      	nop
 8010d8e:	3720      	adds	r7, #32
 8010d90:	46bd      	mov	sp, r7
 8010d92:	bd80      	pop	{r7, pc}
 8010d94:	08016cc8 	.word	0x08016cc8
 8010d98:	08016ce8 	.word	0x08016ce8
 8010d9c:	08016ca8 	.word	0x08016ca8

08010da0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	b082      	sub	sp, #8
 8010da4:	af00      	add	r7, sp, #0
 8010da6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010da8:	f001 fa54 	bl	8012254 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010dac:	4b2d      	ldr	r3, [pc, #180]	; (8010e64 <prvAddNewTaskToReadyList+0xc4>)
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	3301      	adds	r3, #1
 8010db2:	4a2c      	ldr	r2, [pc, #176]	; (8010e64 <prvAddNewTaskToReadyList+0xc4>)
 8010db4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010db6:	4b2c      	ldr	r3, [pc, #176]	; (8010e68 <prvAddNewTaskToReadyList+0xc8>)
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d109      	bne.n	8010dd2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010dbe:	4a2a      	ldr	r2, [pc, #168]	; (8010e68 <prvAddNewTaskToReadyList+0xc8>)
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010dc4:	4b27      	ldr	r3, [pc, #156]	; (8010e64 <prvAddNewTaskToReadyList+0xc4>)
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	2b01      	cmp	r3, #1
 8010dca:	d110      	bne.n	8010dee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010dcc:	f000 fc26 	bl	801161c <prvInitialiseTaskLists>
 8010dd0:	e00d      	b.n	8010dee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010dd2:	4b26      	ldr	r3, [pc, #152]	; (8010e6c <prvAddNewTaskToReadyList+0xcc>)
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d109      	bne.n	8010dee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010dda:	4b23      	ldr	r3, [pc, #140]	; (8010e68 <prvAddNewTaskToReadyList+0xc8>)
 8010ddc:	681b      	ldr	r3, [r3, #0]
 8010dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010de4:	429a      	cmp	r2, r3
 8010de6:	d802      	bhi.n	8010dee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010de8:	4a1f      	ldr	r2, [pc, #124]	; (8010e68 <prvAddNewTaskToReadyList+0xc8>)
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010dee:	4b20      	ldr	r3, [pc, #128]	; (8010e70 <prvAddNewTaskToReadyList+0xd0>)
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	3301      	adds	r3, #1
 8010df4:	4a1e      	ldr	r2, [pc, #120]	; (8010e70 <prvAddNewTaskToReadyList+0xd0>)
 8010df6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010df8:	4b1d      	ldr	r3, [pc, #116]	; (8010e70 <prvAddNewTaskToReadyList+0xd0>)
 8010dfa:	681a      	ldr	r2, [r3, #0]
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e04:	4b1b      	ldr	r3, [pc, #108]	; (8010e74 <prvAddNewTaskToReadyList+0xd4>)
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	429a      	cmp	r2, r3
 8010e0a:	d903      	bls.n	8010e14 <prvAddNewTaskToReadyList+0x74>
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e10:	4a18      	ldr	r2, [pc, #96]	; (8010e74 <prvAddNewTaskToReadyList+0xd4>)
 8010e12:	6013      	str	r3, [r2, #0]
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e18:	4613      	mov	r3, r2
 8010e1a:	009b      	lsls	r3, r3, #2
 8010e1c:	4413      	add	r3, r2
 8010e1e:	009b      	lsls	r3, r3, #2
 8010e20:	4a15      	ldr	r2, [pc, #84]	; (8010e78 <prvAddNewTaskToReadyList+0xd8>)
 8010e22:	441a      	add	r2, r3
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	3304      	adds	r3, #4
 8010e28:	4619      	mov	r1, r3
 8010e2a:	4610      	mov	r0, r2
 8010e2c:	f7ff f8fd 	bl	801002a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010e30:	f001 fa40 	bl	80122b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010e34:	4b0d      	ldr	r3, [pc, #52]	; (8010e6c <prvAddNewTaskToReadyList+0xcc>)
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d00e      	beq.n	8010e5a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010e3c:	4b0a      	ldr	r3, [pc, #40]	; (8010e68 <prvAddNewTaskToReadyList+0xc8>)
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e46:	429a      	cmp	r2, r3
 8010e48:	d207      	bcs.n	8010e5a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010e4a:	4b0c      	ldr	r3, [pc, #48]	; (8010e7c <prvAddNewTaskToReadyList+0xdc>)
 8010e4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010e50:	601a      	str	r2, [r3, #0]
 8010e52:	f3bf 8f4f 	dsb	sy
 8010e56:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010e5a:	bf00      	nop
 8010e5c:	3708      	adds	r7, #8
 8010e5e:	46bd      	mov	sp, r7
 8010e60:	bd80      	pop	{r7, pc}
 8010e62:	bf00      	nop
 8010e64:	20004bf0 	.word	0x20004bf0
 8010e68:	2000471c 	.word	0x2000471c
 8010e6c:	20004bfc 	.word	0x20004bfc
 8010e70:	20004c0c 	.word	0x20004c0c
 8010e74:	20004bf8 	.word	0x20004bf8
 8010e78:	20004720 	.word	0x20004720
 8010e7c:	e000ed04 	.word	0xe000ed04

08010e80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010e80:	b580      	push	{r7, lr}
 8010e82:	b084      	sub	sp, #16
 8010e84:	af00      	add	r7, sp, #0
 8010e86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010e88:	2300      	movs	r3, #0
 8010e8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d017      	beq.n	8010ec2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010e92:	4b13      	ldr	r3, [pc, #76]	; (8010ee0 <vTaskDelay+0x60>)
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d00a      	beq.n	8010eb0 <vTaskDelay+0x30>
	__asm volatile
 8010e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e9e:	f383 8811 	msr	BASEPRI, r3
 8010ea2:	f3bf 8f6f 	isb	sy
 8010ea6:	f3bf 8f4f 	dsb	sy
 8010eaa:	60bb      	str	r3, [r7, #8]
}
 8010eac:	bf00      	nop
 8010eae:	e7fe      	b.n	8010eae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010eb0:	f000 f88a 	bl	8010fc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010eb4:	2100      	movs	r1, #0
 8010eb6:	6878      	ldr	r0, [r7, #4]
 8010eb8:	f000 fcfe 	bl	80118b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010ebc:	f000 f892 	bl	8010fe4 <xTaskResumeAll>
 8010ec0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d107      	bne.n	8010ed8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8010ec8:	4b06      	ldr	r3, [pc, #24]	; (8010ee4 <vTaskDelay+0x64>)
 8010eca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ece:	601a      	str	r2, [r3, #0]
 8010ed0:	f3bf 8f4f 	dsb	sy
 8010ed4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010ed8:	bf00      	nop
 8010eda:	3710      	adds	r7, #16
 8010edc:	46bd      	mov	sp, r7
 8010ede:	bd80      	pop	{r7, pc}
 8010ee0:	20004c18 	.word	0x20004c18
 8010ee4:	e000ed04 	.word	0xe000ed04

08010ee8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010ee8:	b580      	push	{r7, lr}
 8010eea:	b08a      	sub	sp, #40	; 0x28
 8010eec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010eee:	2300      	movs	r3, #0
 8010ef0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010ef2:	2300      	movs	r3, #0
 8010ef4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010ef6:	463a      	mov	r2, r7
 8010ef8:	1d39      	adds	r1, r7, #4
 8010efa:	f107 0308 	add.w	r3, r7, #8
 8010efe:	4618      	mov	r0, r3
 8010f00:	f7ff f832 	bl	800ff68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010f04:	6839      	ldr	r1, [r7, #0]
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	68ba      	ldr	r2, [r7, #8]
 8010f0a:	9202      	str	r2, [sp, #8]
 8010f0c:	9301      	str	r3, [sp, #4]
 8010f0e:	2300      	movs	r3, #0
 8010f10:	9300      	str	r3, [sp, #0]
 8010f12:	2300      	movs	r3, #0
 8010f14:	460a      	mov	r2, r1
 8010f16:	4924      	ldr	r1, [pc, #144]	; (8010fa8 <vTaskStartScheduler+0xc0>)
 8010f18:	4824      	ldr	r0, [pc, #144]	; (8010fac <vTaskStartScheduler+0xc4>)
 8010f1a:	f7ff fdf9 	bl	8010b10 <xTaskCreateStatic>
 8010f1e:	4603      	mov	r3, r0
 8010f20:	4a23      	ldr	r2, [pc, #140]	; (8010fb0 <vTaskStartScheduler+0xc8>)
 8010f22:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010f24:	4b22      	ldr	r3, [pc, #136]	; (8010fb0 <vTaskStartScheduler+0xc8>)
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d002      	beq.n	8010f32 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010f2c:	2301      	movs	r3, #1
 8010f2e:	617b      	str	r3, [r7, #20]
 8010f30:	e001      	b.n	8010f36 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010f32:	2300      	movs	r3, #0
 8010f34:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010f36:	697b      	ldr	r3, [r7, #20]
 8010f38:	2b01      	cmp	r3, #1
 8010f3a:	d102      	bne.n	8010f42 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010f3c:	f000 fd10 	bl	8011960 <xTimerCreateTimerTask>
 8010f40:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010f42:	697b      	ldr	r3, [r7, #20]
 8010f44:	2b01      	cmp	r3, #1
 8010f46:	d11b      	bne.n	8010f80 <vTaskStartScheduler+0x98>
	__asm volatile
 8010f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f4c:	f383 8811 	msr	BASEPRI, r3
 8010f50:	f3bf 8f6f 	isb	sy
 8010f54:	f3bf 8f4f 	dsb	sy
 8010f58:	613b      	str	r3, [r7, #16]
}
 8010f5a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010f5c:	4b15      	ldr	r3, [pc, #84]	; (8010fb4 <vTaskStartScheduler+0xcc>)
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	3354      	adds	r3, #84	; 0x54
 8010f62:	4a15      	ldr	r2, [pc, #84]	; (8010fb8 <vTaskStartScheduler+0xd0>)
 8010f64:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010f66:	4b15      	ldr	r3, [pc, #84]	; (8010fbc <vTaskStartScheduler+0xd4>)
 8010f68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010f6c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010f6e:	4b14      	ldr	r3, [pc, #80]	; (8010fc0 <vTaskStartScheduler+0xd8>)
 8010f70:	2201      	movs	r2, #1
 8010f72:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010f74:	4b13      	ldr	r3, [pc, #76]	; (8010fc4 <vTaskStartScheduler+0xdc>)
 8010f76:	2200      	movs	r2, #0
 8010f78:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010f7a:	f001 f8c9 	bl	8012110 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010f7e:	e00e      	b.n	8010f9e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010f80:	697b      	ldr	r3, [r7, #20]
 8010f82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010f86:	d10a      	bne.n	8010f9e <vTaskStartScheduler+0xb6>
	__asm volatile
 8010f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f8c:	f383 8811 	msr	BASEPRI, r3
 8010f90:	f3bf 8f6f 	isb	sy
 8010f94:	f3bf 8f4f 	dsb	sy
 8010f98:	60fb      	str	r3, [r7, #12]
}
 8010f9a:	bf00      	nop
 8010f9c:	e7fe      	b.n	8010f9c <vTaskStartScheduler+0xb4>
}
 8010f9e:	bf00      	nop
 8010fa0:	3718      	adds	r7, #24
 8010fa2:	46bd      	mov	sp, r7
 8010fa4:	bd80      	pop	{r7, pc}
 8010fa6:	bf00      	nop
 8010fa8:	08016884 	.word	0x08016884
 8010fac:	080115ed 	.word	0x080115ed
 8010fb0:	20004c14 	.word	0x20004c14
 8010fb4:	2000471c 	.word	0x2000471c
 8010fb8:	2000039c 	.word	0x2000039c
 8010fbc:	20004c10 	.word	0x20004c10
 8010fc0:	20004bfc 	.word	0x20004bfc
 8010fc4:	20004bf4 	.word	0x20004bf4

08010fc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010fc8:	b480      	push	{r7}
 8010fca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010fcc:	4b04      	ldr	r3, [pc, #16]	; (8010fe0 <vTaskSuspendAll+0x18>)
 8010fce:	681b      	ldr	r3, [r3, #0]
 8010fd0:	3301      	adds	r3, #1
 8010fd2:	4a03      	ldr	r2, [pc, #12]	; (8010fe0 <vTaskSuspendAll+0x18>)
 8010fd4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010fd6:	bf00      	nop
 8010fd8:	46bd      	mov	sp, r7
 8010fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fde:	4770      	bx	lr
 8010fe0:	20004c18 	.word	0x20004c18

08010fe4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010fe4:	b580      	push	{r7, lr}
 8010fe6:	b084      	sub	sp, #16
 8010fe8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010fea:	2300      	movs	r3, #0
 8010fec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010fee:	2300      	movs	r3, #0
 8010ff0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010ff2:	4b42      	ldr	r3, [pc, #264]	; (80110fc <xTaskResumeAll+0x118>)
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d10a      	bne.n	8011010 <xTaskResumeAll+0x2c>
	__asm volatile
 8010ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ffe:	f383 8811 	msr	BASEPRI, r3
 8011002:	f3bf 8f6f 	isb	sy
 8011006:	f3bf 8f4f 	dsb	sy
 801100a:	603b      	str	r3, [r7, #0]
}
 801100c:	bf00      	nop
 801100e:	e7fe      	b.n	801100e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011010:	f001 f920 	bl	8012254 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011014:	4b39      	ldr	r3, [pc, #228]	; (80110fc <xTaskResumeAll+0x118>)
 8011016:	681b      	ldr	r3, [r3, #0]
 8011018:	3b01      	subs	r3, #1
 801101a:	4a38      	ldr	r2, [pc, #224]	; (80110fc <xTaskResumeAll+0x118>)
 801101c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801101e:	4b37      	ldr	r3, [pc, #220]	; (80110fc <xTaskResumeAll+0x118>)
 8011020:	681b      	ldr	r3, [r3, #0]
 8011022:	2b00      	cmp	r3, #0
 8011024:	d162      	bne.n	80110ec <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011026:	4b36      	ldr	r3, [pc, #216]	; (8011100 <xTaskResumeAll+0x11c>)
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d05e      	beq.n	80110ec <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801102e:	e02f      	b.n	8011090 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011030:	4b34      	ldr	r3, [pc, #208]	; (8011104 <xTaskResumeAll+0x120>)
 8011032:	68db      	ldr	r3, [r3, #12]
 8011034:	68db      	ldr	r3, [r3, #12]
 8011036:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	3318      	adds	r3, #24
 801103c:	4618      	mov	r0, r3
 801103e:	f7ff f851 	bl	80100e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	3304      	adds	r3, #4
 8011046:	4618      	mov	r0, r3
 8011048:	f7ff f84c 	bl	80100e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011050:	4b2d      	ldr	r3, [pc, #180]	; (8011108 <xTaskResumeAll+0x124>)
 8011052:	681b      	ldr	r3, [r3, #0]
 8011054:	429a      	cmp	r2, r3
 8011056:	d903      	bls.n	8011060 <xTaskResumeAll+0x7c>
 8011058:	68fb      	ldr	r3, [r7, #12]
 801105a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801105c:	4a2a      	ldr	r2, [pc, #168]	; (8011108 <xTaskResumeAll+0x124>)
 801105e:	6013      	str	r3, [r2, #0]
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011064:	4613      	mov	r3, r2
 8011066:	009b      	lsls	r3, r3, #2
 8011068:	4413      	add	r3, r2
 801106a:	009b      	lsls	r3, r3, #2
 801106c:	4a27      	ldr	r2, [pc, #156]	; (801110c <xTaskResumeAll+0x128>)
 801106e:	441a      	add	r2, r3
 8011070:	68fb      	ldr	r3, [r7, #12]
 8011072:	3304      	adds	r3, #4
 8011074:	4619      	mov	r1, r3
 8011076:	4610      	mov	r0, r2
 8011078:	f7fe ffd7 	bl	801002a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011080:	4b23      	ldr	r3, [pc, #140]	; (8011110 <xTaskResumeAll+0x12c>)
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011086:	429a      	cmp	r2, r3
 8011088:	d302      	bcc.n	8011090 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801108a:	4b22      	ldr	r3, [pc, #136]	; (8011114 <xTaskResumeAll+0x130>)
 801108c:	2201      	movs	r2, #1
 801108e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011090:	4b1c      	ldr	r3, [pc, #112]	; (8011104 <xTaskResumeAll+0x120>)
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d1cb      	bne.n	8011030 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d001      	beq.n	80110a2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801109e:	f000 fb5f 	bl	8011760 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80110a2:	4b1d      	ldr	r3, [pc, #116]	; (8011118 <xTaskResumeAll+0x134>)
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d010      	beq.n	80110d0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80110ae:	f000 f847 	bl	8011140 <xTaskIncrementTick>
 80110b2:	4603      	mov	r3, r0
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d002      	beq.n	80110be <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80110b8:	4b16      	ldr	r3, [pc, #88]	; (8011114 <xTaskResumeAll+0x130>)
 80110ba:	2201      	movs	r2, #1
 80110bc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	3b01      	subs	r3, #1
 80110c2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d1f1      	bne.n	80110ae <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80110ca:	4b13      	ldr	r3, [pc, #76]	; (8011118 <xTaskResumeAll+0x134>)
 80110cc:	2200      	movs	r2, #0
 80110ce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80110d0:	4b10      	ldr	r3, [pc, #64]	; (8011114 <xTaskResumeAll+0x130>)
 80110d2:	681b      	ldr	r3, [r3, #0]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d009      	beq.n	80110ec <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80110d8:	2301      	movs	r3, #1
 80110da:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80110dc:	4b0f      	ldr	r3, [pc, #60]	; (801111c <xTaskResumeAll+0x138>)
 80110de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80110e2:	601a      	str	r2, [r3, #0]
 80110e4:	f3bf 8f4f 	dsb	sy
 80110e8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80110ec:	f001 f8e2 	bl	80122b4 <vPortExitCritical>

	return xAlreadyYielded;
 80110f0:	68bb      	ldr	r3, [r7, #8]
}
 80110f2:	4618      	mov	r0, r3
 80110f4:	3710      	adds	r7, #16
 80110f6:	46bd      	mov	sp, r7
 80110f8:	bd80      	pop	{r7, pc}
 80110fa:	bf00      	nop
 80110fc:	20004c18 	.word	0x20004c18
 8011100:	20004bf0 	.word	0x20004bf0
 8011104:	20004bb0 	.word	0x20004bb0
 8011108:	20004bf8 	.word	0x20004bf8
 801110c:	20004720 	.word	0x20004720
 8011110:	2000471c 	.word	0x2000471c
 8011114:	20004c04 	.word	0x20004c04
 8011118:	20004c00 	.word	0x20004c00
 801111c:	e000ed04 	.word	0xe000ed04

08011120 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011120:	b480      	push	{r7}
 8011122:	b083      	sub	sp, #12
 8011124:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011126:	4b05      	ldr	r3, [pc, #20]	; (801113c <xTaskGetTickCount+0x1c>)
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801112c:	687b      	ldr	r3, [r7, #4]
}
 801112e:	4618      	mov	r0, r3
 8011130:	370c      	adds	r7, #12
 8011132:	46bd      	mov	sp, r7
 8011134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011138:	4770      	bx	lr
 801113a:	bf00      	nop
 801113c:	20004bf4 	.word	0x20004bf4

08011140 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011140:	b580      	push	{r7, lr}
 8011142:	b086      	sub	sp, #24
 8011144:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011146:	2300      	movs	r3, #0
 8011148:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801114a:	4b4f      	ldr	r3, [pc, #316]	; (8011288 <xTaskIncrementTick+0x148>)
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	2b00      	cmp	r3, #0
 8011150:	f040 808f 	bne.w	8011272 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011154:	4b4d      	ldr	r3, [pc, #308]	; (801128c <xTaskIncrementTick+0x14c>)
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	3301      	adds	r3, #1
 801115a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801115c:	4a4b      	ldr	r2, [pc, #300]	; (801128c <xTaskIncrementTick+0x14c>)
 801115e:	693b      	ldr	r3, [r7, #16]
 8011160:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011162:	693b      	ldr	r3, [r7, #16]
 8011164:	2b00      	cmp	r3, #0
 8011166:	d120      	bne.n	80111aa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8011168:	4b49      	ldr	r3, [pc, #292]	; (8011290 <xTaskIncrementTick+0x150>)
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d00a      	beq.n	8011188 <xTaskIncrementTick+0x48>
	__asm volatile
 8011172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011176:	f383 8811 	msr	BASEPRI, r3
 801117a:	f3bf 8f6f 	isb	sy
 801117e:	f3bf 8f4f 	dsb	sy
 8011182:	603b      	str	r3, [r7, #0]
}
 8011184:	bf00      	nop
 8011186:	e7fe      	b.n	8011186 <xTaskIncrementTick+0x46>
 8011188:	4b41      	ldr	r3, [pc, #260]	; (8011290 <xTaskIncrementTick+0x150>)
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	60fb      	str	r3, [r7, #12]
 801118e:	4b41      	ldr	r3, [pc, #260]	; (8011294 <xTaskIncrementTick+0x154>)
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	4a3f      	ldr	r2, [pc, #252]	; (8011290 <xTaskIncrementTick+0x150>)
 8011194:	6013      	str	r3, [r2, #0]
 8011196:	4a3f      	ldr	r2, [pc, #252]	; (8011294 <xTaskIncrementTick+0x154>)
 8011198:	68fb      	ldr	r3, [r7, #12]
 801119a:	6013      	str	r3, [r2, #0]
 801119c:	4b3e      	ldr	r3, [pc, #248]	; (8011298 <xTaskIncrementTick+0x158>)
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	3301      	adds	r3, #1
 80111a2:	4a3d      	ldr	r2, [pc, #244]	; (8011298 <xTaskIncrementTick+0x158>)
 80111a4:	6013      	str	r3, [r2, #0]
 80111a6:	f000 fadb 	bl	8011760 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80111aa:	4b3c      	ldr	r3, [pc, #240]	; (801129c <xTaskIncrementTick+0x15c>)
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	693a      	ldr	r2, [r7, #16]
 80111b0:	429a      	cmp	r2, r3
 80111b2:	d349      	bcc.n	8011248 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80111b4:	4b36      	ldr	r3, [pc, #216]	; (8011290 <xTaskIncrementTick+0x150>)
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d104      	bne.n	80111c8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80111be:	4b37      	ldr	r3, [pc, #220]	; (801129c <xTaskIncrementTick+0x15c>)
 80111c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80111c4:	601a      	str	r2, [r3, #0]
					break;
 80111c6:	e03f      	b.n	8011248 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80111c8:	4b31      	ldr	r3, [pc, #196]	; (8011290 <xTaskIncrementTick+0x150>)
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	68db      	ldr	r3, [r3, #12]
 80111ce:	68db      	ldr	r3, [r3, #12]
 80111d0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80111d2:	68bb      	ldr	r3, [r7, #8]
 80111d4:	685b      	ldr	r3, [r3, #4]
 80111d6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80111d8:	693a      	ldr	r2, [r7, #16]
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	429a      	cmp	r2, r3
 80111de:	d203      	bcs.n	80111e8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80111e0:	4a2e      	ldr	r2, [pc, #184]	; (801129c <xTaskIncrementTick+0x15c>)
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80111e6:	e02f      	b.n	8011248 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80111e8:	68bb      	ldr	r3, [r7, #8]
 80111ea:	3304      	adds	r3, #4
 80111ec:	4618      	mov	r0, r3
 80111ee:	f7fe ff79 	bl	80100e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80111f2:	68bb      	ldr	r3, [r7, #8]
 80111f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d004      	beq.n	8011204 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80111fa:	68bb      	ldr	r3, [r7, #8]
 80111fc:	3318      	adds	r3, #24
 80111fe:	4618      	mov	r0, r3
 8011200:	f7fe ff70 	bl	80100e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011204:	68bb      	ldr	r3, [r7, #8]
 8011206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011208:	4b25      	ldr	r3, [pc, #148]	; (80112a0 <xTaskIncrementTick+0x160>)
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	429a      	cmp	r2, r3
 801120e:	d903      	bls.n	8011218 <xTaskIncrementTick+0xd8>
 8011210:	68bb      	ldr	r3, [r7, #8]
 8011212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011214:	4a22      	ldr	r2, [pc, #136]	; (80112a0 <xTaskIncrementTick+0x160>)
 8011216:	6013      	str	r3, [r2, #0]
 8011218:	68bb      	ldr	r3, [r7, #8]
 801121a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801121c:	4613      	mov	r3, r2
 801121e:	009b      	lsls	r3, r3, #2
 8011220:	4413      	add	r3, r2
 8011222:	009b      	lsls	r3, r3, #2
 8011224:	4a1f      	ldr	r2, [pc, #124]	; (80112a4 <xTaskIncrementTick+0x164>)
 8011226:	441a      	add	r2, r3
 8011228:	68bb      	ldr	r3, [r7, #8]
 801122a:	3304      	adds	r3, #4
 801122c:	4619      	mov	r1, r3
 801122e:	4610      	mov	r0, r2
 8011230:	f7fe fefb 	bl	801002a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011234:	68bb      	ldr	r3, [r7, #8]
 8011236:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011238:	4b1b      	ldr	r3, [pc, #108]	; (80112a8 <xTaskIncrementTick+0x168>)
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801123e:	429a      	cmp	r2, r3
 8011240:	d3b8      	bcc.n	80111b4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8011242:	2301      	movs	r3, #1
 8011244:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011246:	e7b5      	b.n	80111b4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011248:	4b17      	ldr	r3, [pc, #92]	; (80112a8 <xTaskIncrementTick+0x168>)
 801124a:	681b      	ldr	r3, [r3, #0]
 801124c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801124e:	4915      	ldr	r1, [pc, #84]	; (80112a4 <xTaskIncrementTick+0x164>)
 8011250:	4613      	mov	r3, r2
 8011252:	009b      	lsls	r3, r3, #2
 8011254:	4413      	add	r3, r2
 8011256:	009b      	lsls	r3, r3, #2
 8011258:	440b      	add	r3, r1
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	2b01      	cmp	r3, #1
 801125e:	d901      	bls.n	8011264 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8011260:	2301      	movs	r3, #1
 8011262:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011264:	4b11      	ldr	r3, [pc, #68]	; (80112ac <xTaskIncrementTick+0x16c>)
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	2b00      	cmp	r3, #0
 801126a:	d007      	beq.n	801127c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 801126c:	2301      	movs	r3, #1
 801126e:	617b      	str	r3, [r7, #20]
 8011270:	e004      	b.n	801127c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011272:	4b0f      	ldr	r3, [pc, #60]	; (80112b0 <xTaskIncrementTick+0x170>)
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	3301      	adds	r3, #1
 8011278:	4a0d      	ldr	r2, [pc, #52]	; (80112b0 <xTaskIncrementTick+0x170>)
 801127a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801127c:	697b      	ldr	r3, [r7, #20]
}
 801127e:	4618      	mov	r0, r3
 8011280:	3718      	adds	r7, #24
 8011282:	46bd      	mov	sp, r7
 8011284:	bd80      	pop	{r7, pc}
 8011286:	bf00      	nop
 8011288:	20004c18 	.word	0x20004c18
 801128c:	20004bf4 	.word	0x20004bf4
 8011290:	20004ba8 	.word	0x20004ba8
 8011294:	20004bac 	.word	0x20004bac
 8011298:	20004c08 	.word	0x20004c08
 801129c:	20004c10 	.word	0x20004c10
 80112a0:	20004bf8 	.word	0x20004bf8
 80112a4:	20004720 	.word	0x20004720
 80112a8:	2000471c 	.word	0x2000471c
 80112ac:	20004c04 	.word	0x20004c04
 80112b0:	20004c00 	.word	0x20004c00

080112b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80112b4:	b480      	push	{r7}
 80112b6:	b085      	sub	sp, #20
 80112b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80112ba:	4b2a      	ldr	r3, [pc, #168]	; (8011364 <vTaskSwitchContext+0xb0>)
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d003      	beq.n	80112ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80112c2:	4b29      	ldr	r3, [pc, #164]	; (8011368 <vTaskSwitchContext+0xb4>)
 80112c4:	2201      	movs	r2, #1
 80112c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80112c8:	e046      	b.n	8011358 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80112ca:	4b27      	ldr	r3, [pc, #156]	; (8011368 <vTaskSwitchContext+0xb4>)
 80112cc:	2200      	movs	r2, #0
 80112ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112d0:	4b26      	ldr	r3, [pc, #152]	; (801136c <vTaskSwitchContext+0xb8>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	60fb      	str	r3, [r7, #12]
 80112d6:	e010      	b.n	80112fa <vTaskSwitchContext+0x46>
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d10a      	bne.n	80112f4 <vTaskSwitchContext+0x40>
	__asm volatile
 80112de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112e2:	f383 8811 	msr	BASEPRI, r3
 80112e6:	f3bf 8f6f 	isb	sy
 80112ea:	f3bf 8f4f 	dsb	sy
 80112ee:	607b      	str	r3, [r7, #4]
}
 80112f0:	bf00      	nop
 80112f2:	e7fe      	b.n	80112f2 <vTaskSwitchContext+0x3e>
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	3b01      	subs	r3, #1
 80112f8:	60fb      	str	r3, [r7, #12]
 80112fa:	491d      	ldr	r1, [pc, #116]	; (8011370 <vTaskSwitchContext+0xbc>)
 80112fc:	68fa      	ldr	r2, [r7, #12]
 80112fe:	4613      	mov	r3, r2
 8011300:	009b      	lsls	r3, r3, #2
 8011302:	4413      	add	r3, r2
 8011304:	009b      	lsls	r3, r3, #2
 8011306:	440b      	add	r3, r1
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d0e4      	beq.n	80112d8 <vTaskSwitchContext+0x24>
 801130e:	68fa      	ldr	r2, [r7, #12]
 8011310:	4613      	mov	r3, r2
 8011312:	009b      	lsls	r3, r3, #2
 8011314:	4413      	add	r3, r2
 8011316:	009b      	lsls	r3, r3, #2
 8011318:	4a15      	ldr	r2, [pc, #84]	; (8011370 <vTaskSwitchContext+0xbc>)
 801131a:	4413      	add	r3, r2
 801131c:	60bb      	str	r3, [r7, #8]
 801131e:	68bb      	ldr	r3, [r7, #8]
 8011320:	685b      	ldr	r3, [r3, #4]
 8011322:	685a      	ldr	r2, [r3, #4]
 8011324:	68bb      	ldr	r3, [r7, #8]
 8011326:	605a      	str	r2, [r3, #4]
 8011328:	68bb      	ldr	r3, [r7, #8]
 801132a:	685a      	ldr	r2, [r3, #4]
 801132c:	68bb      	ldr	r3, [r7, #8]
 801132e:	3308      	adds	r3, #8
 8011330:	429a      	cmp	r2, r3
 8011332:	d104      	bne.n	801133e <vTaskSwitchContext+0x8a>
 8011334:	68bb      	ldr	r3, [r7, #8]
 8011336:	685b      	ldr	r3, [r3, #4]
 8011338:	685a      	ldr	r2, [r3, #4]
 801133a:	68bb      	ldr	r3, [r7, #8]
 801133c:	605a      	str	r2, [r3, #4]
 801133e:	68bb      	ldr	r3, [r7, #8]
 8011340:	685b      	ldr	r3, [r3, #4]
 8011342:	68db      	ldr	r3, [r3, #12]
 8011344:	4a0b      	ldr	r2, [pc, #44]	; (8011374 <vTaskSwitchContext+0xc0>)
 8011346:	6013      	str	r3, [r2, #0]
 8011348:	4a08      	ldr	r2, [pc, #32]	; (801136c <vTaskSwitchContext+0xb8>)
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801134e:	4b09      	ldr	r3, [pc, #36]	; (8011374 <vTaskSwitchContext+0xc0>)
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	3354      	adds	r3, #84	; 0x54
 8011354:	4a08      	ldr	r2, [pc, #32]	; (8011378 <vTaskSwitchContext+0xc4>)
 8011356:	6013      	str	r3, [r2, #0]
}
 8011358:	bf00      	nop
 801135a:	3714      	adds	r7, #20
 801135c:	46bd      	mov	sp, r7
 801135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011362:	4770      	bx	lr
 8011364:	20004c18 	.word	0x20004c18
 8011368:	20004c04 	.word	0x20004c04
 801136c:	20004bf8 	.word	0x20004bf8
 8011370:	20004720 	.word	0x20004720
 8011374:	2000471c 	.word	0x2000471c
 8011378:	2000039c 	.word	0x2000039c

0801137c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801137c:	b580      	push	{r7, lr}
 801137e:	b084      	sub	sp, #16
 8011380:	af00      	add	r7, sp, #0
 8011382:	6078      	str	r0, [r7, #4]
 8011384:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d10a      	bne.n	80113a2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 801138c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011390:	f383 8811 	msr	BASEPRI, r3
 8011394:	f3bf 8f6f 	isb	sy
 8011398:	f3bf 8f4f 	dsb	sy
 801139c:	60fb      	str	r3, [r7, #12]
}
 801139e:	bf00      	nop
 80113a0:	e7fe      	b.n	80113a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80113a2:	4b07      	ldr	r3, [pc, #28]	; (80113c0 <vTaskPlaceOnEventList+0x44>)
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	3318      	adds	r3, #24
 80113a8:	4619      	mov	r1, r3
 80113aa:	6878      	ldr	r0, [r7, #4]
 80113ac:	f7fe fe61 	bl	8010072 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80113b0:	2101      	movs	r1, #1
 80113b2:	6838      	ldr	r0, [r7, #0]
 80113b4:	f000 fa80 	bl	80118b8 <prvAddCurrentTaskToDelayedList>
}
 80113b8:	bf00      	nop
 80113ba:	3710      	adds	r7, #16
 80113bc:	46bd      	mov	sp, r7
 80113be:	bd80      	pop	{r7, pc}
 80113c0:	2000471c 	.word	0x2000471c

080113c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80113c4:	b580      	push	{r7, lr}
 80113c6:	b086      	sub	sp, #24
 80113c8:	af00      	add	r7, sp, #0
 80113ca:	60f8      	str	r0, [r7, #12]
 80113cc:	60b9      	str	r1, [r7, #8]
 80113ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d10a      	bne.n	80113ec <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80113d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113da:	f383 8811 	msr	BASEPRI, r3
 80113de:	f3bf 8f6f 	isb	sy
 80113e2:	f3bf 8f4f 	dsb	sy
 80113e6:	617b      	str	r3, [r7, #20]
}
 80113e8:	bf00      	nop
 80113ea:	e7fe      	b.n	80113ea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80113ec:	4b0a      	ldr	r3, [pc, #40]	; (8011418 <vTaskPlaceOnEventListRestricted+0x54>)
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	3318      	adds	r3, #24
 80113f2:	4619      	mov	r1, r3
 80113f4:	68f8      	ldr	r0, [r7, #12]
 80113f6:	f7fe fe18 	bl	801002a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d002      	beq.n	8011406 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8011400:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011404:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011406:	6879      	ldr	r1, [r7, #4]
 8011408:	68b8      	ldr	r0, [r7, #8]
 801140a:	f000 fa55 	bl	80118b8 <prvAddCurrentTaskToDelayedList>
	}
 801140e:	bf00      	nop
 8011410:	3718      	adds	r7, #24
 8011412:	46bd      	mov	sp, r7
 8011414:	bd80      	pop	{r7, pc}
 8011416:	bf00      	nop
 8011418:	2000471c 	.word	0x2000471c

0801141c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801141c:	b580      	push	{r7, lr}
 801141e:	b086      	sub	sp, #24
 8011420:	af00      	add	r7, sp, #0
 8011422:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	68db      	ldr	r3, [r3, #12]
 8011428:	68db      	ldr	r3, [r3, #12]
 801142a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801142c:	693b      	ldr	r3, [r7, #16]
 801142e:	2b00      	cmp	r3, #0
 8011430:	d10a      	bne.n	8011448 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8011432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011436:	f383 8811 	msr	BASEPRI, r3
 801143a:	f3bf 8f6f 	isb	sy
 801143e:	f3bf 8f4f 	dsb	sy
 8011442:	60fb      	str	r3, [r7, #12]
}
 8011444:	bf00      	nop
 8011446:	e7fe      	b.n	8011446 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011448:	693b      	ldr	r3, [r7, #16]
 801144a:	3318      	adds	r3, #24
 801144c:	4618      	mov	r0, r3
 801144e:	f7fe fe49 	bl	80100e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011452:	4b1e      	ldr	r3, [pc, #120]	; (80114cc <xTaskRemoveFromEventList+0xb0>)
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d11d      	bne.n	8011496 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801145a:	693b      	ldr	r3, [r7, #16]
 801145c:	3304      	adds	r3, #4
 801145e:	4618      	mov	r0, r3
 8011460:	f7fe fe40 	bl	80100e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011464:	693b      	ldr	r3, [r7, #16]
 8011466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011468:	4b19      	ldr	r3, [pc, #100]	; (80114d0 <xTaskRemoveFromEventList+0xb4>)
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	429a      	cmp	r2, r3
 801146e:	d903      	bls.n	8011478 <xTaskRemoveFromEventList+0x5c>
 8011470:	693b      	ldr	r3, [r7, #16]
 8011472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011474:	4a16      	ldr	r2, [pc, #88]	; (80114d0 <xTaskRemoveFromEventList+0xb4>)
 8011476:	6013      	str	r3, [r2, #0]
 8011478:	693b      	ldr	r3, [r7, #16]
 801147a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801147c:	4613      	mov	r3, r2
 801147e:	009b      	lsls	r3, r3, #2
 8011480:	4413      	add	r3, r2
 8011482:	009b      	lsls	r3, r3, #2
 8011484:	4a13      	ldr	r2, [pc, #76]	; (80114d4 <xTaskRemoveFromEventList+0xb8>)
 8011486:	441a      	add	r2, r3
 8011488:	693b      	ldr	r3, [r7, #16]
 801148a:	3304      	adds	r3, #4
 801148c:	4619      	mov	r1, r3
 801148e:	4610      	mov	r0, r2
 8011490:	f7fe fdcb 	bl	801002a <vListInsertEnd>
 8011494:	e005      	b.n	80114a2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011496:	693b      	ldr	r3, [r7, #16]
 8011498:	3318      	adds	r3, #24
 801149a:	4619      	mov	r1, r3
 801149c:	480e      	ldr	r0, [pc, #56]	; (80114d8 <xTaskRemoveFromEventList+0xbc>)
 801149e:	f7fe fdc4 	bl	801002a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80114a2:	693b      	ldr	r3, [r7, #16]
 80114a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114a6:	4b0d      	ldr	r3, [pc, #52]	; (80114dc <xTaskRemoveFromEventList+0xc0>)
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114ac:	429a      	cmp	r2, r3
 80114ae:	d905      	bls.n	80114bc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80114b0:	2301      	movs	r3, #1
 80114b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80114b4:	4b0a      	ldr	r3, [pc, #40]	; (80114e0 <xTaskRemoveFromEventList+0xc4>)
 80114b6:	2201      	movs	r2, #1
 80114b8:	601a      	str	r2, [r3, #0]
 80114ba:	e001      	b.n	80114c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80114bc:	2300      	movs	r3, #0
 80114be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80114c0:	697b      	ldr	r3, [r7, #20]
}
 80114c2:	4618      	mov	r0, r3
 80114c4:	3718      	adds	r7, #24
 80114c6:	46bd      	mov	sp, r7
 80114c8:	bd80      	pop	{r7, pc}
 80114ca:	bf00      	nop
 80114cc:	20004c18 	.word	0x20004c18
 80114d0:	20004bf8 	.word	0x20004bf8
 80114d4:	20004720 	.word	0x20004720
 80114d8:	20004bb0 	.word	0x20004bb0
 80114dc:	2000471c 	.word	0x2000471c
 80114e0:	20004c04 	.word	0x20004c04

080114e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80114e4:	b480      	push	{r7}
 80114e6:	b083      	sub	sp, #12
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80114ec:	4b06      	ldr	r3, [pc, #24]	; (8011508 <vTaskInternalSetTimeOutState+0x24>)
 80114ee:	681a      	ldr	r2, [r3, #0]
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80114f4:	4b05      	ldr	r3, [pc, #20]	; (801150c <vTaskInternalSetTimeOutState+0x28>)
 80114f6:	681a      	ldr	r2, [r3, #0]
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	605a      	str	r2, [r3, #4]
}
 80114fc:	bf00      	nop
 80114fe:	370c      	adds	r7, #12
 8011500:	46bd      	mov	sp, r7
 8011502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011506:	4770      	bx	lr
 8011508:	20004c08 	.word	0x20004c08
 801150c:	20004bf4 	.word	0x20004bf4

08011510 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011510:	b580      	push	{r7, lr}
 8011512:	b088      	sub	sp, #32
 8011514:	af00      	add	r7, sp, #0
 8011516:	6078      	str	r0, [r7, #4]
 8011518:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	2b00      	cmp	r3, #0
 801151e:	d10a      	bne.n	8011536 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8011520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011524:	f383 8811 	msr	BASEPRI, r3
 8011528:	f3bf 8f6f 	isb	sy
 801152c:	f3bf 8f4f 	dsb	sy
 8011530:	613b      	str	r3, [r7, #16]
}
 8011532:	bf00      	nop
 8011534:	e7fe      	b.n	8011534 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011536:	683b      	ldr	r3, [r7, #0]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d10a      	bne.n	8011552 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 801153c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011540:	f383 8811 	msr	BASEPRI, r3
 8011544:	f3bf 8f6f 	isb	sy
 8011548:	f3bf 8f4f 	dsb	sy
 801154c:	60fb      	str	r3, [r7, #12]
}
 801154e:	bf00      	nop
 8011550:	e7fe      	b.n	8011550 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8011552:	f000 fe7f 	bl	8012254 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011556:	4b1d      	ldr	r3, [pc, #116]	; (80115cc <xTaskCheckForTimeOut+0xbc>)
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	685b      	ldr	r3, [r3, #4]
 8011560:	69ba      	ldr	r2, [r7, #24]
 8011562:	1ad3      	subs	r3, r2, r3
 8011564:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011566:	683b      	ldr	r3, [r7, #0]
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801156e:	d102      	bne.n	8011576 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011570:	2300      	movs	r3, #0
 8011572:	61fb      	str	r3, [r7, #28]
 8011574:	e023      	b.n	80115be <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	681a      	ldr	r2, [r3, #0]
 801157a:	4b15      	ldr	r3, [pc, #84]	; (80115d0 <xTaskCheckForTimeOut+0xc0>)
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	429a      	cmp	r2, r3
 8011580:	d007      	beq.n	8011592 <xTaskCheckForTimeOut+0x82>
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	685b      	ldr	r3, [r3, #4]
 8011586:	69ba      	ldr	r2, [r7, #24]
 8011588:	429a      	cmp	r2, r3
 801158a:	d302      	bcc.n	8011592 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801158c:	2301      	movs	r3, #1
 801158e:	61fb      	str	r3, [r7, #28]
 8011590:	e015      	b.n	80115be <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011592:	683b      	ldr	r3, [r7, #0]
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	697a      	ldr	r2, [r7, #20]
 8011598:	429a      	cmp	r2, r3
 801159a:	d20b      	bcs.n	80115b4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801159c:	683b      	ldr	r3, [r7, #0]
 801159e:	681a      	ldr	r2, [r3, #0]
 80115a0:	697b      	ldr	r3, [r7, #20]
 80115a2:	1ad2      	subs	r2, r2, r3
 80115a4:	683b      	ldr	r3, [r7, #0]
 80115a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80115a8:	6878      	ldr	r0, [r7, #4]
 80115aa:	f7ff ff9b 	bl	80114e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80115ae:	2300      	movs	r3, #0
 80115b0:	61fb      	str	r3, [r7, #28]
 80115b2:	e004      	b.n	80115be <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80115b4:	683b      	ldr	r3, [r7, #0]
 80115b6:	2200      	movs	r2, #0
 80115b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80115ba:	2301      	movs	r3, #1
 80115bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80115be:	f000 fe79 	bl	80122b4 <vPortExitCritical>

	return xReturn;
 80115c2:	69fb      	ldr	r3, [r7, #28]
}
 80115c4:	4618      	mov	r0, r3
 80115c6:	3720      	adds	r7, #32
 80115c8:	46bd      	mov	sp, r7
 80115ca:	bd80      	pop	{r7, pc}
 80115cc:	20004bf4 	.word	0x20004bf4
 80115d0:	20004c08 	.word	0x20004c08

080115d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80115d4:	b480      	push	{r7}
 80115d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80115d8:	4b03      	ldr	r3, [pc, #12]	; (80115e8 <vTaskMissedYield+0x14>)
 80115da:	2201      	movs	r2, #1
 80115dc:	601a      	str	r2, [r3, #0]
}
 80115de:	bf00      	nop
 80115e0:	46bd      	mov	sp, r7
 80115e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e6:	4770      	bx	lr
 80115e8:	20004c04 	.word	0x20004c04

080115ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80115ec:	b580      	push	{r7, lr}
 80115ee:	b082      	sub	sp, #8
 80115f0:	af00      	add	r7, sp, #0
 80115f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80115f4:	f000 f852 	bl	801169c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80115f8:	4b06      	ldr	r3, [pc, #24]	; (8011614 <prvIdleTask+0x28>)
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	2b01      	cmp	r3, #1
 80115fe:	d9f9      	bls.n	80115f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011600:	4b05      	ldr	r3, [pc, #20]	; (8011618 <prvIdleTask+0x2c>)
 8011602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011606:	601a      	str	r2, [r3, #0]
 8011608:	f3bf 8f4f 	dsb	sy
 801160c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011610:	e7f0      	b.n	80115f4 <prvIdleTask+0x8>
 8011612:	bf00      	nop
 8011614:	20004720 	.word	0x20004720
 8011618:	e000ed04 	.word	0xe000ed04

0801161c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801161c:	b580      	push	{r7, lr}
 801161e:	b082      	sub	sp, #8
 8011620:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011622:	2300      	movs	r3, #0
 8011624:	607b      	str	r3, [r7, #4]
 8011626:	e00c      	b.n	8011642 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011628:	687a      	ldr	r2, [r7, #4]
 801162a:	4613      	mov	r3, r2
 801162c:	009b      	lsls	r3, r3, #2
 801162e:	4413      	add	r3, r2
 8011630:	009b      	lsls	r3, r3, #2
 8011632:	4a12      	ldr	r2, [pc, #72]	; (801167c <prvInitialiseTaskLists+0x60>)
 8011634:	4413      	add	r3, r2
 8011636:	4618      	mov	r0, r3
 8011638:	f7fe fcca 	bl	800ffd0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	3301      	adds	r3, #1
 8011640:	607b      	str	r3, [r7, #4]
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	2b37      	cmp	r3, #55	; 0x37
 8011646:	d9ef      	bls.n	8011628 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011648:	480d      	ldr	r0, [pc, #52]	; (8011680 <prvInitialiseTaskLists+0x64>)
 801164a:	f7fe fcc1 	bl	800ffd0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801164e:	480d      	ldr	r0, [pc, #52]	; (8011684 <prvInitialiseTaskLists+0x68>)
 8011650:	f7fe fcbe 	bl	800ffd0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011654:	480c      	ldr	r0, [pc, #48]	; (8011688 <prvInitialiseTaskLists+0x6c>)
 8011656:	f7fe fcbb 	bl	800ffd0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801165a:	480c      	ldr	r0, [pc, #48]	; (801168c <prvInitialiseTaskLists+0x70>)
 801165c:	f7fe fcb8 	bl	800ffd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011660:	480b      	ldr	r0, [pc, #44]	; (8011690 <prvInitialiseTaskLists+0x74>)
 8011662:	f7fe fcb5 	bl	800ffd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011666:	4b0b      	ldr	r3, [pc, #44]	; (8011694 <prvInitialiseTaskLists+0x78>)
 8011668:	4a05      	ldr	r2, [pc, #20]	; (8011680 <prvInitialiseTaskLists+0x64>)
 801166a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801166c:	4b0a      	ldr	r3, [pc, #40]	; (8011698 <prvInitialiseTaskLists+0x7c>)
 801166e:	4a05      	ldr	r2, [pc, #20]	; (8011684 <prvInitialiseTaskLists+0x68>)
 8011670:	601a      	str	r2, [r3, #0]
}
 8011672:	bf00      	nop
 8011674:	3708      	adds	r7, #8
 8011676:	46bd      	mov	sp, r7
 8011678:	bd80      	pop	{r7, pc}
 801167a:	bf00      	nop
 801167c:	20004720 	.word	0x20004720
 8011680:	20004b80 	.word	0x20004b80
 8011684:	20004b94 	.word	0x20004b94
 8011688:	20004bb0 	.word	0x20004bb0
 801168c:	20004bc4 	.word	0x20004bc4
 8011690:	20004bdc 	.word	0x20004bdc
 8011694:	20004ba8 	.word	0x20004ba8
 8011698:	20004bac 	.word	0x20004bac

0801169c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801169c:	b580      	push	{r7, lr}
 801169e:	b082      	sub	sp, #8
 80116a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80116a2:	e019      	b.n	80116d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80116a4:	f000 fdd6 	bl	8012254 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80116a8:	4b10      	ldr	r3, [pc, #64]	; (80116ec <prvCheckTasksWaitingTermination+0x50>)
 80116aa:	68db      	ldr	r3, [r3, #12]
 80116ac:	68db      	ldr	r3, [r3, #12]
 80116ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	3304      	adds	r3, #4
 80116b4:	4618      	mov	r0, r3
 80116b6:	f7fe fd15 	bl	80100e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80116ba:	4b0d      	ldr	r3, [pc, #52]	; (80116f0 <prvCheckTasksWaitingTermination+0x54>)
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	3b01      	subs	r3, #1
 80116c0:	4a0b      	ldr	r2, [pc, #44]	; (80116f0 <prvCheckTasksWaitingTermination+0x54>)
 80116c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80116c4:	4b0b      	ldr	r3, [pc, #44]	; (80116f4 <prvCheckTasksWaitingTermination+0x58>)
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	3b01      	subs	r3, #1
 80116ca:	4a0a      	ldr	r2, [pc, #40]	; (80116f4 <prvCheckTasksWaitingTermination+0x58>)
 80116cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80116ce:	f000 fdf1 	bl	80122b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80116d2:	6878      	ldr	r0, [r7, #4]
 80116d4:	f000 f810 	bl	80116f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80116d8:	4b06      	ldr	r3, [pc, #24]	; (80116f4 <prvCheckTasksWaitingTermination+0x58>)
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d1e1      	bne.n	80116a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80116e0:	bf00      	nop
 80116e2:	bf00      	nop
 80116e4:	3708      	adds	r7, #8
 80116e6:	46bd      	mov	sp, r7
 80116e8:	bd80      	pop	{r7, pc}
 80116ea:	bf00      	nop
 80116ec:	20004bc4 	.word	0x20004bc4
 80116f0:	20004bf0 	.word	0x20004bf0
 80116f4:	20004bd8 	.word	0x20004bd8

080116f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b084      	sub	sp, #16
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	3354      	adds	r3, #84	; 0x54
 8011704:	4618      	mov	r0, r3
 8011706:	f002 fe8f 	bl	8014428 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8011710:	2b00      	cmp	r3, #0
 8011712:	d108      	bne.n	8011726 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011718:	4618      	mov	r0, r3
 801171a:	f000 ff89 	bl	8012630 <vPortFree>
				vPortFree( pxTCB );
 801171e:	6878      	ldr	r0, [r7, #4]
 8011720:	f000 ff86 	bl	8012630 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011724:	e018      	b.n	8011758 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801172c:	2b01      	cmp	r3, #1
 801172e:	d103      	bne.n	8011738 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011730:	6878      	ldr	r0, [r7, #4]
 8011732:	f000 ff7d 	bl	8012630 <vPortFree>
	}
 8011736:	e00f      	b.n	8011758 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801173e:	2b02      	cmp	r3, #2
 8011740:	d00a      	beq.n	8011758 <prvDeleteTCB+0x60>
	__asm volatile
 8011742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011746:	f383 8811 	msr	BASEPRI, r3
 801174a:	f3bf 8f6f 	isb	sy
 801174e:	f3bf 8f4f 	dsb	sy
 8011752:	60fb      	str	r3, [r7, #12]
}
 8011754:	bf00      	nop
 8011756:	e7fe      	b.n	8011756 <prvDeleteTCB+0x5e>
	}
 8011758:	bf00      	nop
 801175a:	3710      	adds	r7, #16
 801175c:	46bd      	mov	sp, r7
 801175e:	bd80      	pop	{r7, pc}

08011760 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011760:	b480      	push	{r7}
 8011762:	b083      	sub	sp, #12
 8011764:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011766:	4b0c      	ldr	r3, [pc, #48]	; (8011798 <prvResetNextTaskUnblockTime+0x38>)
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	2b00      	cmp	r3, #0
 801176e:	d104      	bne.n	801177a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011770:	4b0a      	ldr	r3, [pc, #40]	; (801179c <prvResetNextTaskUnblockTime+0x3c>)
 8011772:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011776:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011778:	e008      	b.n	801178c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801177a:	4b07      	ldr	r3, [pc, #28]	; (8011798 <prvResetNextTaskUnblockTime+0x38>)
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	68db      	ldr	r3, [r3, #12]
 8011780:	68db      	ldr	r3, [r3, #12]
 8011782:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	685b      	ldr	r3, [r3, #4]
 8011788:	4a04      	ldr	r2, [pc, #16]	; (801179c <prvResetNextTaskUnblockTime+0x3c>)
 801178a:	6013      	str	r3, [r2, #0]
}
 801178c:	bf00      	nop
 801178e:	370c      	adds	r7, #12
 8011790:	46bd      	mov	sp, r7
 8011792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011796:	4770      	bx	lr
 8011798:	20004ba8 	.word	0x20004ba8
 801179c:	20004c10 	.word	0x20004c10

080117a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80117a0:	b480      	push	{r7}
 80117a2:	b083      	sub	sp, #12
 80117a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80117a6:	4b0b      	ldr	r3, [pc, #44]	; (80117d4 <xTaskGetSchedulerState+0x34>)
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d102      	bne.n	80117b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80117ae:	2301      	movs	r3, #1
 80117b0:	607b      	str	r3, [r7, #4]
 80117b2:	e008      	b.n	80117c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80117b4:	4b08      	ldr	r3, [pc, #32]	; (80117d8 <xTaskGetSchedulerState+0x38>)
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d102      	bne.n	80117c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80117bc:	2302      	movs	r3, #2
 80117be:	607b      	str	r3, [r7, #4]
 80117c0:	e001      	b.n	80117c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80117c2:	2300      	movs	r3, #0
 80117c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80117c6:	687b      	ldr	r3, [r7, #4]
	}
 80117c8:	4618      	mov	r0, r3
 80117ca:	370c      	adds	r7, #12
 80117cc:	46bd      	mov	sp, r7
 80117ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d2:	4770      	bx	lr
 80117d4:	20004bfc 	.word	0x20004bfc
 80117d8:	20004c18 	.word	0x20004c18

080117dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80117dc:	b580      	push	{r7, lr}
 80117de:	b086      	sub	sp, #24
 80117e0:	af00      	add	r7, sp, #0
 80117e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80117e8:	2300      	movs	r3, #0
 80117ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d056      	beq.n	80118a0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80117f2:	4b2e      	ldr	r3, [pc, #184]	; (80118ac <xTaskPriorityDisinherit+0xd0>)
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	693a      	ldr	r2, [r7, #16]
 80117f8:	429a      	cmp	r2, r3
 80117fa:	d00a      	beq.n	8011812 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80117fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011800:	f383 8811 	msr	BASEPRI, r3
 8011804:	f3bf 8f6f 	isb	sy
 8011808:	f3bf 8f4f 	dsb	sy
 801180c:	60fb      	str	r3, [r7, #12]
}
 801180e:	bf00      	nop
 8011810:	e7fe      	b.n	8011810 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011812:	693b      	ldr	r3, [r7, #16]
 8011814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011816:	2b00      	cmp	r3, #0
 8011818:	d10a      	bne.n	8011830 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801181a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801181e:	f383 8811 	msr	BASEPRI, r3
 8011822:	f3bf 8f6f 	isb	sy
 8011826:	f3bf 8f4f 	dsb	sy
 801182a:	60bb      	str	r3, [r7, #8]
}
 801182c:	bf00      	nop
 801182e:	e7fe      	b.n	801182e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8011830:	693b      	ldr	r3, [r7, #16]
 8011832:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011834:	1e5a      	subs	r2, r3, #1
 8011836:	693b      	ldr	r3, [r7, #16]
 8011838:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801183a:	693b      	ldr	r3, [r7, #16]
 801183c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801183e:	693b      	ldr	r3, [r7, #16]
 8011840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011842:	429a      	cmp	r2, r3
 8011844:	d02c      	beq.n	80118a0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011846:	693b      	ldr	r3, [r7, #16]
 8011848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801184a:	2b00      	cmp	r3, #0
 801184c:	d128      	bne.n	80118a0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801184e:	693b      	ldr	r3, [r7, #16]
 8011850:	3304      	adds	r3, #4
 8011852:	4618      	mov	r0, r3
 8011854:	f7fe fc46 	bl	80100e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011858:	693b      	ldr	r3, [r7, #16]
 801185a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801185c:	693b      	ldr	r3, [r7, #16]
 801185e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011860:	693b      	ldr	r3, [r7, #16]
 8011862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011864:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011868:	693b      	ldr	r3, [r7, #16]
 801186a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801186c:	693b      	ldr	r3, [r7, #16]
 801186e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011870:	4b0f      	ldr	r3, [pc, #60]	; (80118b0 <xTaskPriorityDisinherit+0xd4>)
 8011872:	681b      	ldr	r3, [r3, #0]
 8011874:	429a      	cmp	r2, r3
 8011876:	d903      	bls.n	8011880 <xTaskPriorityDisinherit+0xa4>
 8011878:	693b      	ldr	r3, [r7, #16]
 801187a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801187c:	4a0c      	ldr	r2, [pc, #48]	; (80118b0 <xTaskPriorityDisinherit+0xd4>)
 801187e:	6013      	str	r3, [r2, #0]
 8011880:	693b      	ldr	r3, [r7, #16]
 8011882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011884:	4613      	mov	r3, r2
 8011886:	009b      	lsls	r3, r3, #2
 8011888:	4413      	add	r3, r2
 801188a:	009b      	lsls	r3, r3, #2
 801188c:	4a09      	ldr	r2, [pc, #36]	; (80118b4 <xTaskPriorityDisinherit+0xd8>)
 801188e:	441a      	add	r2, r3
 8011890:	693b      	ldr	r3, [r7, #16]
 8011892:	3304      	adds	r3, #4
 8011894:	4619      	mov	r1, r3
 8011896:	4610      	mov	r0, r2
 8011898:	f7fe fbc7 	bl	801002a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801189c:	2301      	movs	r3, #1
 801189e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80118a0:	697b      	ldr	r3, [r7, #20]
	}
 80118a2:	4618      	mov	r0, r3
 80118a4:	3718      	adds	r7, #24
 80118a6:	46bd      	mov	sp, r7
 80118a8:	bd80      	pop	{r7, pc}
 80118aa:	bf00      	nop
 80118ac:	2000471c 	.word	0x2000471c
 80118b0:	20004bf8 	.word	0x20004bf8
 80118b4:	20004720 	.word	0x20004720

080118b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80118b8:	b580      	push	{r7, lr}
 80118ba:	b084      	sub	sp, #16
 80118bc:	af00      	add	r7, sp, #0
 80118be:	6078      	str	r0, [r7, #4]
 80118c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80118c2:	4b21      	ldr	r3, [pc, #132]	; (8011948 <prvAddCurrentTaskToDelayedList+0x90>)
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80118c8:	4b20      	ldr	r3, [pc, #128]	; (801194c <prvAddCurrentTaskToDelayedList+0x94>)
 80118ca:	681b      	ldr	r3, [r3, #0]
 80118cc:	3304      	adds	r3, #4
 80118ce:	4618      	mov	r0, r3
 80118d0:	f7fe fc08 	bl	80100e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80118da:	d10a      	bne.n	80118f2 <prvAddCurrentTaskToDelayedList+0x3a>
 80118dc:	683b      	ldr	r3, [r7, #0]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d007      	beq.n	80118f2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80118e2:	4b1a      	ldr	r3, [pc, #104]	; (801194c <prvAddCurrentTaskToDelayedList+0x94>)
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	3304      	adds	r3, #4
 80118e8:	4619      	mov	r1, r3
 80118ea:	4819      	ldr	r0, [pc, #100]	; (8011950 <prvAddCurrentTaskToDelayedList+0x98>)
 80118ec:	f7fe fb9d 	bl	801002a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80118f0:	e026      	b.n	8011940 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80118f2:	68fa      	ldr	r2, [r7, #12]
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	4413      	add	r3, r2
 80118f8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80118fa:	4b14      	ldr	r3, [pc, #80]	; (801194c <prvAddCurrentTaskToDelayedList+0x94>)
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	68ba      	ldr	r2, [r7, #8]
 8011900:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011902:	68ba      	ldr	r2, [r7, #8]
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	429a      	cmp	r2, r3
 8011908:	d209      	bcs.n	801191e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801190a:	4b12      	ldr	r3, [pc, #72]	; (8011954 <prvAddCurrentTaskToDelayedList+0x9c>)
 801190c:	681a      	ldr	r2, [r3, #0]
 801190e:	4b0f      	ldr	r3, [pc, #60]	; (801194c <prvAddCurrentTaskToDelayedList+0x94>)
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	3304      	adds	r3, #4
 8011914:	4619      	mov	r1, r3
 8011916:	4610      	mov	r0, r2
 8011918:	f7fe fbab 	bl	8010072 <vListInsert>
}
 801191c:	e010      	b.n	8011940 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801191e:	4b0e      	ldr	r3, [pc, #56]	; (8011958 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011920:	681a      	ldr	r2, [r3, #0]
 8011922:	4b0a      	ldr	r3, [pc, #40]	; (801194c <prvAddCurrentTaskToDelayedList+0x94>)
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	3304      	adds	r3, #4
 8011928:	4619      	mov	r1, r3
 801192a:	4610      	mov	r0, r2
 801192c:	f7fe fba1 	bl	8010072 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011930:	4b0a      	ldr	r3, [pc, #40]	; (801195c <prvAddCurrentTaskToDelayedList+0xa4>)
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	68ba      	ldr	r2, [r7, #8]
 8011936:	429a      	cmp	r2, r3
 8011938:	d202      	bcs.n	8011940 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801193a:	4a08      	ldr	r2, [pc, #32]	; (801195c <prvAddCurrentTaskToDelayedList+0xa4>)
 801193c:	68bb      	ldr	r3, [r7, #8]
 801193e:	6013      	str	r3, [r2, #0]
}
 8011940:	bf00      	nop
 8011942:	3710      	adds	r7, #16
 8011944:	46bd      	mov	sp, r7
 8011946:	bd80      	pop	{r7, pc}
 8011948:	20004bf4 	.word	0x20004bf4
 801194c:	2000471c 	.word	0x2000471c
 8011950:	20004bdc 	.word	0x20004bdc
 8011954:	20004bac 	.word	0x20004bac
 8011958:	20004ba8 	.word	0x20004ba8
 801195c:	20004c10 	.word	0x20004c10

08011960 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b08a      	sub	sp, #40	; 0x28
 8011964:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011966:	2300      	movs	r3, #0
 8011968:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801196a:	f000 fb07 	bl	8011f7c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801196e:	4b1c      	ldr	r3, [pc, #112]	; (80119e0 <xTimerCreateTimerTask+0x80>)
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d021      	beq.n	80119ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011976:	2300      	movs	r3, #0
 8011978:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801197a:	2300      	movs	r3, #0
 801197c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801197e:	1d3a      	adds	r2, r7, #4
 8011980:	f107 0108 	add.w	r1, r7, #8
 8011984:	f107 030c 	add.w	r3, r7, #12
 8011988:	4618      	mov	r0, r3
 801198a:	f7fe fb07 	bl	800ff9c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801198e:	6879      	ldr	r1, [r7, #4]
 8011990:	68bb      	ldr	r3, [r7, #8]
 8011992:	68fa      	ldr	r2, [r7, #12]
 8011994:	9202      	str	r2, [sp, #8]
 8011996:	9301      	str	r3, [sp, #4]
 8011998:	2302      	movs	r3, #2
 801199a:	9300      	str	r3, [sp, #0]
 801199c:	2300      	movs	r3, #0
 801199e:	460a      	mov	r2, r1
 80119a0:	4910      	ldr	r1, [pc, #64]	; (80119e4 <xTimerCreateTimerTask+0x84>)
 80119a2:	4811      	ldr	r0, [pc, #68]	; (80119e8 <xTimerCreateTimerTask+0x88>)
 80119a4:	f7ff f8b4 	bl	8010b10 <xTaskCreateStatic>
 80119a8:	4603      	mov	r3, r0
 80119aa:	4a10      	ldr	r2, [pc, #64]	; (80119ec <xTimerCreateTimerTask+0x8c>)
 80119ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80119ae:	4b0f      	ldr	r3, [pc, #60]	; (80119ec <xTimerCreateTimerTask+0x8c>)
 80119b0:	681b      	ldr	r3, [r3, #0]
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d001      	beq.n	80119ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80119b6:	2301      	movs	r3, #1
 80119b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80119ba:	697b      	ldr	r3, [r7, #20]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d10a      	bne.n	80119d6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80119c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119c4:	f383 8811 	msr	BASEPRI, r3
 80119c8:	f3bf 8f6f 	isb	sy
 80119cc:	f3bf 8f4f 	dsb	sy
 80119d0:	613b      	str	r3, [r7, #16]
}
 80119d2:	bf00      	nop
 80119d4:	e7fe      	b.n	80119d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80119d6:	697b      	ldr	r3, [r7, #20]
}
 80119d8:	4618      	mov	r0, r3
 80119da:	3718      	adds	r7, #24
 80119dc:	46bd      	mov	sp, r7
 80119de:	bd80      	pop	{r7, pc}
 80119e0:	20004c4c 	.word	0x20004c4c
 80119e4:	0801688c 	.word	0x0801688c
 80119e8:	08011b25 	.word	0x08011b25
 80119ec:	20004c50 	.word	0x20004c50

080119f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80119f0:	b580      	push	{r7, lr}
 80119f2:	b08a      	sub	sp, #40	; 0x28
 80119f4:	af00      	add	r7, sp, #0
 80119f6:	60f8      	str	r0, [r7, #12]
 80119f8:	60b9      	str	r1, [r7, #8]
 80119fa:	607a      	str	r2, [r7, #4]
 80119fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80119fe:	2300      	movs	r3, #0
 8011a00:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011a02:	68fb      	ldr	r3, [r7, #12]
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d10a      	bne.n	8011a1e <xTimerGenericCommand+0x2e>
	__asm volatile
 8011a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a0c:	f383 8811 	msr	BASEPRI, r3
 8011a10:	f3bf 8f6f 	isb	sy
 8011a14:	f3bf 8f4f 	dsb	sy
 8011a18:	623b      	str	r3, [r7, #32]
}
 8011a1a:	bf00      	nop
 8011a1c:	e7fe      	b.n	8011a1c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011a1e:	4b1a      	ldr	r3, [pc, #104]	; (8011a88 <xTimerGenericCommand+0x98>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d02a      	beq.n	8011a7c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011a26:	68bb      	ldr	r3, [r7, #8]
 8011a28:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011a2e:	68fb      	ldr	r3, [r7, #12]
 8011a30:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011a32:	68bb      	ldr	r3, [r7, #8]
 8011a34:	2b05      	cmp	r3, #5
 8011a36:	dc18      	bgt.n	8011a6a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011a38:	f7ff feb2 	bl	80117a0 <xTaskGetSchedulerState>
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	2b02      	cmp	r3, #2
 8011a40:	d109      	bne.n	8011a56 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011a42:	4b11      	ldr	r3, [pc, #68]	; (8011a88 <xTimerGenericCommand+0x98>)
 8011a44:	6818      	ldr	r0, [r3, #0]
 8011a46:	f107 0110 	add.w	r1, r7, #16
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011a4e:	f7fe fc77 	bl	8010340 <xQueueGenericSend>
 8011a52:	6278      	str	r0, [r7, #36]	; 0x24
 8011a54:	e012      	b.n	8011a7c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011a56:	4b0c      	ldr	r3, [pc, #48]	; (8011a88 <xTimerGenericCommand+0x98>)
 8011a58:	6818      	ldr	r0, [r3, #0]
 8011a5a:	f107 0110 	add.w	r1, r7, #16
 8011a5e:	2300      	movs	r3, #0
 8011a60:	2200      	movs	r2, #0
 8011a62:	f7fe fc6d 	bl	8010340 <xQueueGenericSend>
 8011a66:	6278      	str	r0, [r7, #36]	; 0x24
 8011a68:	e008      	b.n	8011a7c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011a6a:	4b07      	ldr	r3, [pc, #28]	; (8011a88 <xTimerGenericCommand+0x98>)
 8011a6c:	6818      	ldr	r0, [r3, #0]
 8011a6e:	f107 0110 	add.w	r1, r7, #16
 8011a72:	2300      	movs	r3, #0
 8011a74:	683a      	ldr	r2, [r7, #0]
 8011a76:	f7fe fd61 	bl	801053c <xQueueGenericSendFromISR>
 8011a7a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011a7e:	4618      	mov	r0, r3
 8011a80:	3728      	adds	r7, #40	; 0x28
 8011a82:	46bd      	mov	sp, r7
 8011a84:	bd80      	pop	{r7, pc}
 8011a86:	bf00      	nop
 8011a88:	20004c4c 	.word	0x20004c4c

08011a8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b088      	sub	sp, #32
 8011a90:	af02      	add	r7, sp, #8
 8011a92:	6078      	str	r0, [r7, #4]
 8011a94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011a96:	4b22      	ldr	r3, [pc, #136]	; (8011b20 <prvProcessExpiredTimer+0x94>)
 8011a98:	681b      	ldr	r3, [r3, #0]
 8011a9a:	68db      	ldr	r3, [r3, #12]
 8011a9c:	68db      	ldr	r3, [r3, #12]
 8011a9e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011aa0:	697b      	ldr	r3, [r7, #20]
 8011aa2:	3304      	adds	r3, #4
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	f7fe fb1d 	bl	80100e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011aaa:	697b      	ldr	r3, [r7, #20]
 8011aac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011ab0:	f003 0304 	and.w	r3, r3, #4
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d022      	beq.n	8011afe <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011ab8:	697b      	ldr	r3, [r7, #20]
 8011aba:	699a      	ldr	r2, [r3, #24]
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	18d1      	adds	r1, r2, r3
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	683a      	ldr	r2, [r7, #0]
 8011ac4:	6978      	ldr	r0, [r7, #20]
 8011ac6:	f000 f8d1 	bl	8011c6c <prvInsertTimerInActiveList>
 8011aca:	4603      	mov	r3, r0
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d01f      	beq.n	8011b10 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011ad0:	2300      	movs	r3, #0
 8011ad2:	9300      	str	r3, [sp, #0]
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	687a      	ldr	r2, [r7, #4]
 8011ad8:	2100      	movs	r1, #0
 8011ada:	6978      	ldr	r0, [r7, #20]
 8011adc:	f7ff ff88 	bl	80119f0 <xTimerGenericCommand>
 8011ae0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011ae2:	693b      	ldr	r3, [r7, #16]
 8011ae4:	2b00      	cmp	r3, #0
 8011ae6:	d113      	bne.n	8011b10 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8011ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011aec:	f383 8811 	msr	BASEPRI, r3
 8011af0:	f3bf 8f6f 	isb	sy
 8011af4:	f3bf 8f4f 	dsb	sy
 8011af8:	60fb      	str	r3, [r7, #12]
}
 8011afa:	bf00      	nop
 8011afc:	e7fe      	b.n	8011afc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011afe:	697b      	ldr	r3, [r7, #20]
 8011b00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011b04:	f023 0301 	bic.w	r3, r3, #1
 8011b08:	b2da      	uxtb	r2, r3
 8011b0a:	697b      	ldr	r3, [r7, #20]
 8011b0c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011b10:	697b      	ldr	r3, [r7, #20]
 8011b12:	6a1b      	ldr	r3, [r3, #32]
 8011b14:	6978      	ldr	r0, [r7, #20]
 8011b16:	4798      	blx	r3
}
 8011b18:	bf00      	nop
 8011b1a:	3718      	adds	r7, #24
 8011b1c:	46bd      	mov	sp, r7
 8011b1e:	bd80      	pop	{r7, pc}
 8011b20:	20004c44 	.word	0x20004c44

08011b24 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011b24:	b580      	push	{r7, lr}
 8011b26:	b084      	sub	sp, #16
 8011b28:	af00      	add	r7, sp, #0
 8011b2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011b2c:	f107 0308 	add.w	r3, r7, #8
 8011b30:	4618      	mov	r0, r3
 8011b32:	f000 f857 	bl	8011be4 <prvGetNextExpireTime>
 8011b36:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011b38:	68bb      	ldr	r3, [r7, #8]
 8011b3a:	4619      	mov	r1, r3
 8011b3c:	68f8      	ldr	r0, [r7, #12]
 8011b3e:	f000 f803 	bl	8011b48 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011b42:	f000 f8d5 	bl	8011cf0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011b46:	e7f1      	b.n	8011b2c <prvTimerTask+0x8>

08011b48 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b084      	sub	sp, #16
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	6078      	str	r0, [r7, #4]
 8011b50:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011b52:	f7ff fa39 	bl	8010fc8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011b56:	f107 0308 	add.w	r3, r7, #8
 8011b5a:	4618      	mov	r0, r3
 8011b5c:	f000 f866 	bl	8011c2c <prvSampleTimeNow>
 8011b60:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011b62:	68bb      	ldr	r3, [r7, #8]
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d130      	bne.n	8011bca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011b68:	683b      	ldr	r3, [r7, #0]
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d10a      	bne.n	8011b84 <prvProcessTimerOrBlockTask+0x3c>
 8011b6e:	687a      	ldr	r2, [r7, #4]
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	429a      	cmp	r2, r3
 8011b74:	d806      	bhi.n	8011b84 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011b76:	f7ff fa35 	bl	8010fe4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011b7a:	68f9      	ldr	r1, [r7, #12]
 8011b7c:	6878      	ldr	r0, [r7, #4]
 8011b7e:	f7ff ff85 	bl	8011a8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011b82:	e024      	b.n	8011bce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011b84:	683b      	ldr	r3, [r7, #0]
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d008      	beq.n	8011b9c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011b8a:	4b13      	ldr	r3, [pc, #76]	; (8011bd8 <prvProcessTimerOrBlockTask+0x90>)
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d101      	bne.n	8011b98 <prvProcessTimerOrBlockTask+0x50>
 8011b94:	2301      	movs	r3, #1
 8011b96:	e000      	b.n	8011b9a <prvProcessTimerOrBlockTask+0x52>
 8011b98:	2300      	movs	r3, #0
 8011b9a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011b9c:	4b0f      	ldr	r3, [pc, #60]	; (8011bdc <prvProcessTimerOrBlockTask+0x94>)
 8011b9e:	6818      	ldr	r0, [r3, #0]
 8011ba0:	687a      	ldr	r2, [r7, #4]
 8011ba2:	68fb      	ldr	r3, [r7, #12]
 8011ba4:	1ad3      	subs	r3, r2, r3
 8011ba6:	683a      	ldr	r2, [r7, #0]
 8011ba8:	4619      	mov	r1, r3
 8011baa:	f7fe ff7d 	bl	8010aa8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011bae:	f7ff fa19 	bl	8010fe4 <xTaskResumeAll>
 8011bb2:	4603      	mov	r3, r0
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d10a      	bne.n	8011bce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011bb8:	4b09      	ldr	r3, [pc, #36]	; (8011be0 <prvProcessTimerOrBlockTask+0x98>)
 8011bba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011bbe:	601a      	str	r2, [r3, #0]
 8011bc0:	f3bf 8f4f 	dsb	sy
 8011bc4:	f3bf 8f6f 	isb	sy
}
 8011bc8:	e001      	b.n	8011bce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011bca:	f7ff fa0b 	bl	8010fe4 <xTaskResumeAll>
}
 8011bce:	bf00      	nop
 8011bd0:	3710      	adds	r7, #16
 8011bd2:	46bd      	mov	sp, r7
 8011bd4:	bd80      	pop	{r7, pc}
 8011bd6:	bf00      	nop
 8011bd8:	20004c48 	.word	0x20004c48
 8011bdc:	20004c4c 	.word	0x20004c4c
 8011be0:	e000ed04 	.word	0xe000ed04

08011be4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011be4:	b480      	push	{r7}
 8011be6:	b085      	sub	sp, #20
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011bec:	4b0e      	ldr	r3, [pc, #56]	; (8011c28 <prvGetNextExpireTime+0x44>)
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d101      	bne.n	8011bfa <prvGetNextExpireTime+0x16>
 8011bf6:	2201      	movs	r2, #1
 8011bf8:	e000      	b.n	8011bfc <prvGetNextExpireTime+0x18>
 8011bfa:	2200      	movs	r2, #0
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d105      	bne.n	8011c14 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011c08:	4b07      	ldr	r3, [pc, #28]	; (8011c28 <prvGetNextExpireTime+0x44>)
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	68db      	ldr	r3, [r3, #12]
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	60fb      	str	r3, [r7, #12]
 8011c12:	e001      	b.n	8011c18 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011c14:	2300      	movs	r3, #0
 8011c16:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011c18:	68fb      	ldr	r3, [r7, #12]
}
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	3714      	adds	r7, #20
 8011c1e:	46bd      	mov	sp, r7
 8011c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c24:	4770      	bx	lr
 8011c26:	bf00      	nop
 8011c28:	20004c44 	.word	0x20004c44

08011c2c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011c2c:	b580      	push	{r7, lr}
 8011c2e:	b084      	sub	sp, #16
 8011c30:	af00      	add	r7, sp, #0
 8011c32:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011c34:	f7ff fa74 	bl	8011120 <xTaskGetTickCount>
 8011c38:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011c3a:	4b0b      	ldr	r3, [pc, #44]	; (8011c68 <prvSampleTimeNow+0x3c>)
 8011c3c:	681b      	ldr	r3, [r3, #0]
 8011c3e:	68fa      	ldr	r2, [r7, #12]
 8011c40:	429a      	cmp	r2, r3
 8011c42:	d205      	bcs.n	8011c50 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011c44:	f000 f936 	bl	8011eb4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	2201      	movs	r2, #1
 8011c4c:	601a      	str	r2, [r3, #0]
 8011c4e:	e002      	b.n	8011c56 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	2200      	movs	r2, #0
 8011c54:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011c56:	4a04      	ldr	r2, [pc, #16]	; (8011c68 <prvSampleTimeNow+0x3c>)
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011c5c:	68fb      	ldr	r3, [r7, #12]
}
 8011c5e:	4618      	mov	r0, r3
 8011c60:	3710      	adds	r7, #16
 8011c62:	46bd      	mov	sp, r7
 8011c64:	bd80      	pop	{r7, pc}
 8011c66:	bf00      	nop
 8011c68:	20004c54 	.word	0x20004c54

08011c6c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b086      	sub	sp, #24
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	60f8      	str	r0, [r7, #12]
 8011c74:	60b9      	str	r1, [r7, #8]
 8011c76:	607a      	str	r2, [r7, #4]
 8011c78:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011c7a:	2300      	movs	r3, #0
 8011c7c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011c7e:	68fb      	ldr	r3, [r7, #12]
 8011c80:	68ba      	ldr	r2, [r7, #8]
 8011c82:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	68fa      	ldr	r2, [r7, #12]
 8011c88:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011c8a:	68ba      	ldr	r2, [r7, #8]
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	429a      	cmp	r2, r3
 8011c90:	d812      	bhi.n	8011cb8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011c92:	687a      	ldr	r2, [r7, #4]
 8011c94:	683b      	ldr	r3, [r7, #0]
 8011c96:	1ad2      	subs	r2, r2, r3
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	699b      	ldr	r3, [r3, #24]
 8011c9c:	429a      	cmp	r2, r3
 8011c9e:	d302      	bcc.n	8011ca6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011ca0:	2301      	movs	r3, #1
 8011ca2:	617b      	str	r3, [r7, #20]
 8011ca4:	e01b      	b.n	8011cde <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011ca6:	4b10      	ldr	r3, [pc, #64]	; (8011ce8 <prvInsertTimerInActiveList+0x7c>)
 8011ca8:	681a      	ldr	r2, [r3, #0]
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	3304      	adds	r3, #4
 8011cae:	4619      	mov	r1, r3
 8011cb0:	4610      	mov	r0, r2
 8011cb2:	f7fe f9de 	bl	8010072 <vListInsert>
 8011cb6:	e012      	b.n	8011cde <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011cb8:	687a      	ldr	r2, [r7, #4]
 8011cba:	683b      	ldr	r3, [r7, #0]
 8011cbc:	429a      	cmp	r2, r3
 8011cbe:	d206      	bcs.n	8011cce <prvInsertTimerInActiveList+0x62>
 8011cc0:	68ba      	ldr	r2, [r7, #8]
 8011cc2:	683b      	ldr	r3, [r7, #0]
 8011cc4:	429a      	cmp	r2, r3
 8011cc6:	d302      	bcc.n	8011cce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011cc8:	2301      	movs	r3, #1
 8011cca:	617b      	str	r3, [r7, #20]
 8011ccc:	e007      	b.n	8011cde <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011cce:	4b07      	ldr	r3, [pc, #28]	; (8011cec <prvInsertTimerInActiveList+0x80>)
 8011cd0:	681a      	ldr	r2, [r3, #0]
 8011cd2:	68fb      	ldr	r3, [r7, #12]
 8011cd4:	3304      	adds	r3, #4
 8011cd6:	4619      	mov	r1, r3
 8011cd8:	4610      	mov	r0, r2
 8011cda:	f7fe f9ca 	bl	8010072 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011cde:	697b      	ldr	r3, [r7, #20]
}
 8011ce0:	4618      	mov	r0, r3
 8011ce2:	3718      	adds	r7, #24
 8011ce4:	46bd      	mov	sp, r7
 8011ce6:	bd80      	pop	{r7, pc}
 8011ce8:	20004c48 	.word	0x20004c48
 8011cec:	20004c44 	.word	0x20004c44

08011cf0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011cf0:	b580      	push	{r7, lr}
 8011cf2:	b08e      	sub	sp, #56	; 0x38
 8011cf4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011cf6:	e0ca      	b.n	8011e8e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	da18      	bge.n	8011d30 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011cfe:	1d3b      	adds	r3, r7, #4
 8011d00:	3304      	adds	r3, #4
 8011d02:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d10a      	bne.n	8011d20 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8011d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d0e:	f383 8811 	msr	BASEPRI, r3
 8011d12:	f3bf 8f6f 	isb	sy
 8011d16:	f3bf 8f4f 	dsb	sy
 8011d1a:	61fb      	str	r3, [r7, #28]
}
 8011d1c:	bf00      	nop
 8011d1e:	e7fe      	b.n	8011d1e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d26:	6850      	ldr	r0, [r2, #4]
 8011d28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d2a:	6892      	ldr	r2, [r2, #8]
 8011d2c:	4611      	mov	r1, r2
 8011d2e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	f2c0 80aa 	blt.w	8011e8c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d3e:	695b      	ldr	r3, [r3, #20]
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d004      	beq.n	8011d4e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d46:	3304      	adds	r3, #4
 8011d48:	4618      	mov	r0, r3
 8011d4a:	f7fe f9cb 	bl	80100e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011d4e:	463b      	mov	r3, r7
 8011d50:	4618      	mov	r0, r3
 8011d52:	f7ff ff6b 	bl	8011c2c <prvSampleTimeNow>
 8011d56:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2b09      	cmp	r3, #9
 8011d5c:	f200 8097 	bhi.w	8011e8e <prvProcessReceivedCommands+0x19e>
 8011d60:	a201      	add	r2, pc, #4	; (adr r2, 8011d68 <prvProcessReceivedCommands+0x78>)
 8011d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d66:	bf00      	nop
 8011d68:	08011d91 	.word	0x08011d91
 8011d6c:	08011d91 	.word	0x08011d91
 8011d70:	08011d91 	.word	0x08011d91
 8011d74:	08011e05 	.word	0x08011e05
 8011d78:	08011e19 	.word	0x08011e19
 8011d7c:	08011e63 	.word	0x08011e63
 8011d80:	08011d91 	.word	0x08011d91
 8011d84:	08011d91 	.word	0x08011d91
 8011d88:	08011e05 	.word	0x08011e05
 8011d8c:	08011e19 	.word	0x08011e19
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011d96:	f043 0301 	orr.w	r3, r3, #1
 8011d9a:	b2da      	uxtb	r2, r3
 8011d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011da2:	68ba      	ldr	r2, [r7, #8]
 8011da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011da6:	699b      	ldr	r3, [r3, #24]
 8011da8:	18d1      	adds	r1, r2, r3
 8011daa:	68bb      	ldr	r3, [r7, #8]
 8011dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011dae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011db0:	f7ff ff5c 	bl	8011c6c <prvInsertTimerInActiveList>
 8011db4:	4603      	mov	r3, r0
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d069      	beq.n	8011e8e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dbc:	6a1b      	ldr	r3, [r3, #32]
 8011dbe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011dc0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dc4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011dc8:	f003 0304 	and.w	r3, r3, #4
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d05e      	beq.n	8011e8e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011dd0:	68ba      	ldr	r2, [r7, #8]
 8011dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dd4:	699b      	ldr	r3, [r3, #24]
 8011dd6:	441a      	add	r2, r3
 8011dd8:	2300      	movs	r3, #0
 8011dda:	9300      	str	r3, [sp, #0]
 8011ddc:	2300      	movs	r3, #0
 8011dde:	2100      	movs	r1, #0
 8011de0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011de2:	f7ff fe05 	bl	80119f0 <xTimerGenericCommand>
 8011de6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8011de8:	6a3b      	ldr	r3, [r7, #32]
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d14f      	bne.n	8011e8e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8011dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011df2:	f383 8811 	msr	BASEPRI, r3
 8011df6:	f3bf 8f6f 	isb	sy
 8011dfa:	f3bf 8f4f 	dsb	sy
 8011dfe:	61bb      	str	r3, [r7, #24]
}
 8011e00:	bf00      	nop
 8011e02:	e7fe      	b.n	8011e02 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e0a:	f023 0301 	bic.w	r3, r3, #1
 8011e0e:	b2da      	uxtb	r2, r3
 8011e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8011e16:	e03a      	b.n	8011e8e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e1e:	f043 0301 	orr.w	r3, r3, #1
 8011e22:	b2da      	uxtb	r2, r3
 8011e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8011e2a:	68ba      	ldr	r2, [r7, #8]
 8011e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e2e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e32:	699b      	ldr	r3, [r3, #24]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d10a      	bne.n	8011e4e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8011e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e3c:	f383 8811 	msr	BASEPRI, r3
 8011e40:	f3bf 8f6f 	isb	sy
 8011e44:	f3bf 8f4f 	dsb	sy
 8011e48:	617b      	str	r3, [r7, #20]
}
 8011e4a:	bf00      	nop
 8011e4c:	e7fe      	b.n	8011e4c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e50:	699a      	ldr	r2, [r3, #24]
 8011e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e54:	18d1      	adds	r1, r2, r3
 8011e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011e5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e5c:	f7ff ff06 	bl	8011c6c <prvInsertTimerInActiveList>
					break;
 8011e60:	e015      	b.n	8011e8e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e68:	f003 0302 	and.w	r3, r3, #2
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d103      	bne.n	8011e78 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8011e70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e72:	f000 fbdd 	bl	8012630 <vPortFree>
 8011e76:	e00a      	b.n	8011e8e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011e7e:	f023 0301 	bic.w	r3, r3, #1
 8011e82:	b2da      	uxtb	r2, r3
 8011e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011e8a:	e000      	b.n	8011e8e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8011e8c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011e8e:	4b08      	ldr	r3, [pc, #32]	; (8011eb0 <prvProcessReceivedCommands+0x1c0>)
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	1d39      	adds	r1, r7, #4
 8011e94:	2200      	movs	r2, #0
 8011e96:	4618      	mov	r0, r3
 8011e98:	f7fe fbec 	bl	8010674 <xQueueReceive>
 8011e9c:	4603      	mov	r3, r0
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	f47f af2a 	bne.w	8011cf8 <prvProcessReceivedCommands+0x8>
	}
}
 8011ea4:	bf00      	nop
 8011ea6:	bf00      	nop
 8011ea8:	3730      	adds	r7, #48	; 0x30
 8011eaa:	46bd      	mov	sp, r7
 8011eac:	bd80      	pop	{r7, pc}
 8011eae:	bf00      	nop
 8011eb0:	20004c4c 	.word	0x20004c4c

08011eb4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011eb4:	b580      	push	{r7, lr}
 8011eb6:	b088      	sub	sp, #32
 8011eb8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011eba:	e048      	b.n	8011f4e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011ebc:	4b2d      	ldr	r3, [pc, #180]	; (8011f74 <prvSwitchTimerLists+0xc0>)
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	68db      	ldr	r3, [r3, #12]
 8011ec2:	681b      	ldr	r3, [r3, #0]
 8011ec4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011ec6:	4b2b      	ldr	r3, [pc, #172]	; (8011f74 <prvSwitchTimerLists+0xc0>)
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	68db      	ldr	r3, [r3, #12]
 8011ecc:	68db      	ldr	r3, [r3, #12]
 8011ece:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	3304      	adds	r3, #4
 8011ed4:	4618      	mov	r0, r3
 8011ed6:	f7fe f905 	bl	80100e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	6a1b      	ldr	r3, [r3, #32]
 8011ede:	68f8      	ldr	r0, [r7, #12]
 8011ee0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011ee8:	f003 0304 	and.w	r3, r3, #4
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d02e      	beq.n	8011f4e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	699b      	ldr	r3, [r3, #24]
 8011ef4:	693a      	ldr	r2, [r7, #16]
 8011ef6:	4413      	add	r3, r2
 8011ef8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8011efa:	68ba      	ldr	r2, [r7, #8]
 8011efc:	693b      	ldr	r3, [r7, #16]
 8011efe:	429a      	cmp	r2, r3
 8011f00:	d90e      	bls.n	8011f20 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	68ba      	ldr	r2, [r7, #8]
 8011f06:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	68fa      	ldr	r2, [r7, #12]
 8011f0c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011f0e:	4b19      	ldr	r3, [pc, #100]	; (8011f74 <prvSwitchTimerLists+0xc0>)
 8011f10:	681a      	ldr	r2, [r3, #0]
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	3304      	adds	r3, #4
 8011f16:	4619      	mov	r1, r3
 8011f18:	4610      	mov	r0, r2
 8011f1a:	f7fe f8aa 	bl	8010072 <vListInsert>
 8011f1e:	e016      	b.n	8011f4e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011f20:	2300      	movs	r3, #0
 8011f22:	9300      	str	r3, [sp, #0]
 8011f24:	2300      	movs	r3, #0
 8011f26:	693a      	ldr	r2, [r7, #16]
 8011f28:	2100      	movs	r1, #0
 8011f2a:	68f8      	ldr	r0, [r7, #12]
 8011f2c:	f7ff fd60 	bl	80119f0 <xTimerGenericCommand>
 8011f30:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d10a      	bne.n	8011f4e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8011f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f3c:	f383 8811 	msr	BASEPRI, r3
 8011f40:	f3bf 8f6f 	isb	sy
 8011f44:	f3bf 8f4f 	dsb	sy
 8011f48:	603b      	str	r3, [r7, #0]
}
 8011f4a:	bf00      	nop
 8011f4c:	e7fe      	b.n	8011f4c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011f4e:	4b09      	ldr	r3, [pc, #36]	; (8011f74 <prvSwitchTimerLists+0xc0>)
 8011f50:	681b      	ldr	r3, [r3, #0]
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d1b1      	bne.n	8011ebc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011f58:	4b06      	ldr	r3, [pc, #24]	; (8011f74 <prvSwitchTimerLists+0xc0>)
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011f5e:	4b06      	ldr	r3, [pc, #24]	; (8011f78 <prvSwitchTimerLists+0xc4>)
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	4a04      	ldr	r2, [pc, #16]	; (8011f74 <prvSwitchTimerLists+0xc0>)
 8011f64:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011f66:	4a04      	ldr	r2, [pc, #16]	; (8011f78 <prvSwitchTimerLists+0xc4>)
 8011f68:	697b      	ldr	r3, [r7, #20]
 8011f6a:	6013      	str	r3, [r2, #0]
}
 8011f6c:	bf00      	nop
 8011f6e:	3718      	adds	r7, #24
 8011f70:	46bd      	mov	sp, r7
 8011f72:	bd80      	pop	{r7, pc}
 8011f74:	20004c44 	.word	0x20004c44
 8011f78:	20004c48 	.word	0x20004c48

08011f7c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011f7c:	b580      	push	{r7, lr}
 8011f7e:	b082      	sub	sp, #8
 8011f80:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011f82:	f000 f967 	bl	8012254 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8011f86:	4b15      	ldr	r3, [pc, #84]	; (8011fdc <prvCheckForValidListAndQueue+0x60>)
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d120      	bne.n	8011fd0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011f8e:	4814      	ldr	r0, [pc, #80]	; (8011fe0 <prvCheckForValidListAndQueue+0x64>)
 8011f90:	f7fe f81e 	bl	800ffd0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011f94:	4813      	ldr	r0, [pc, #76]	; (8011fe4 <prvCheckForValidListAndQueue+0x68>)
 8011f96:	f7fe f81b 	bl	800ffd0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011f9a:	4b13      	ldr	r3, [pc, #76]	; (8011fe8 <prvCheckForValidListAndQueue+0x6c>)
 8011f9c:	4a10      	ldr	r2, [pc, #64]	; (8011fe0 <prvCheckForValidListAndQueue+0x64>)
 8011f9e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011fa0:	4b12      	ldr	r3, [pc, #72]	; (8011fec <prvCheckForValidListAndQueue+0x70>)
 8011fa2:	4a10      	ldr	r2, [pc, #64]	; (8011fe4 <prvCheckForValidListAndQueue+0x68>)
 8011fa4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	9300      	str	r3, [sp, #0]
 8011faa:	4b11      	ldr	r3, [pc, #68]	; (8011ff0 <prvCheckForValidListAndQueue+0x74>)
 8011fac:	4a11      	ldr	r2, [pc, #68]	; (8011ff4 <prvCheckForValidListAndQueue+0x78>)
 8011fae:	2110      	movs	r1, #16
 8011fb0:	200a      	movs	r0, #10
 8011fb2:	f7fe f929 	bl	8010208 <xQueueGenericCreateStatic>
 8011fb6:	4603      	mov	r3, r0
 8011fb8:	4a08      	ldr	r2, [pc, #32]	; (8011fdc <prvCheckForValidListAndQueue+0x60>)
 8011fba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011fbc:	4b07      	ldr	r3, [pc, #28]	; (8011fdc <prvCheckForValidListAndQueue+0x60>)
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d005      	beq.n	8011fd0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011fc4:	4b05      	ldr	r3, [pc, #20]	; (8011fdc <prvCheckForValidListAndQueue+0x60>)
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	490b      	ldr	r1, [pc, #44]	; (8011ff8 <prvCheckForValidListAndQueue+0x7c>)
 8011fca:	4618      	mov	r0, r3
 8011fcc:	f7fe fd42 	bl	8010a54 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011fd0:	f000 f970 	bl	80122b4 <vPortExitCritical>
}
 8011fd4:	bf00      	nop
 8011fd6:	46bd      	mov	sp, r7
 8011fd8:	bd80      	pop	{r7, pc}
 8011fda:	bf00      	nop
 8011fdc:	20004c4c 	.word	0x20004c4c
 8011fe0:	20004c1c 	.word	0x20004c1c
 8011fe4:	20004c30 	.word	0x20004c30
 8011fe8:	20004c44 	.word	0x20004c44
 8011fec:	20004c48 	.word	0x20004c48
 8011ff0:	20004cf8 	.word	0x20004cf8
 8011ff4:	20004c58 	.word	0x20004c58
 8011ff8:	08016894 	.word	0x08016894

08011ffc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011ffc:	b480      	push	{r7}
 8011ffe:	b085      	sub	sp, #20
 8012000:	af00      	add	r7, sp, #0
 8012002:	60f8      	str	r0, [r7, #12]
 8012004:	60b9      	str	r1, [r7, #8]
 8012006:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	3b04      	subs	r3, #4
 801200c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8012014:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012016:	68fb      	ldr	r3, [r7, #12]
 8012018:	3b04      	subs	r3, #4
 801201a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801201c:	68bb      	ldr	r3, [r7, #8]
 801201e:	f023 0201 	bic.w	r2, r3, #1
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	3b04      	subs	r3, #4
 801202a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801202c:	4a0c      	ldr	r2, [pc, #48]	; (8012060 <pxPortInitialiseStack+0x64>)
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	3b14      	subs	r3, #20
 8012036:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012038:	687a      	ldr	r2, [r7, #4]
 801203a:	68fb      	ldr	r3, [r7, #12]
 801203c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	3b04      	subs	r3, #4
 8012042:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	f06f 0202 	mvn.w	r2, #2
 801204a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	3b20      	subs	r3, #32
 8012050:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012052:	68fb      	ldr	r3, [r7, #12]
}
 8012054:	4618      	mov	r0, r3
 8012056:	3714      	adds	r7, #20
 8012058:	46bd      	mov	sp, r7
 801205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801205e:	4770      	bx	lr
 8012060:	08012065 	.word	0x08012065

08012064 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012064:	b480      	push	{r7}
 8012066:	b085      	sub	sp, #20
 8012068:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801206a:	2300      	movs	r3, #0
 801206c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801206e:	4b12      	ldr	r3, [pc, #72]	; (80120b8 <prvTaskExitError+0x54>)
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012076:	d00a      	beq.n	801208e <prvTaskExitError+0x2a>
	__asm volatile
 8012078:	f04f 0350 	mov.w	r3, #80	; 0x50
 801207c:	f383 8811 	msr	BASEPRI, r3
 8012080:	f3bf 8f6f 	isb	sy
 8012084:	f3bf 8f4f 	dsb	sy
 8012088:	60fb      	str	r3, [r7, #12]
}
 801208a:	bf00      	nop
 801208c:	e7fe      	b.n	801208c <prvTaskExitError+0x28>
	__asm volatile
 801208e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012092:	f383 8811 	msr	BASEPRI, r3
 8012096:	f3bf 8f6f 	isb	sy
 801209a:	f3bf 8f4f 	dsb	sy
 801209e:	60bb      	str	r3, [r7, #8]
}
 80120a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80120a2:	bf00      	nop
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d0fc      	beq.n	80120a4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80120aa:	bf00      	nop
 80120ac:	bf00      	nop
 80120ae:	3714      	adds	r7, #20
 80120b0:	46bd      	mov	sp, r7
 80120b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120b6:	4770      	bx	lr
 80120b8:	20000324 	.word	0x20000324
 80120bc:	00000000 	.word	0x00000000

080120c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80120c0:	4b07      	ldr	r3, [pc, #28]	; (80120e0 <pxCurrentTCBConst2>)
 80120c2:	6819      	ldr	r1, [r3, #0]
 80120c4:	6808      	ldr	r0, [r1, #0]
 80120c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120ca:	f380 8809 	msr	PSP, r0
 80120ce:	f3bf 8f6f 	isb	sy
 80120d2:	f04f 0000 	mov.w	r0, #0
 80120d6:	f380 8811 	msr	BASEPRI, r0
 80120da:	4770      	bx	lr
 80120dc:	f3af 8000 	nop.w

080120e0 <pxCurrentTCBConst2>:
 80120e0:	2000471c 	.word	0x2000471c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80120e4:	bf00      	nop
 80120e6:	bf00      	nop

080120e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80120e8:	4808      	ldr	r0, [pc, #32]	; (801210c <prvPortStartFirstTask+0x24>)
 80120ea:	6800      	ldr	r0, [r0, #0]
 80120ec:	6800      	ldr	r0, [r0, #0]
 80120ee:	f380 8808 	msr	MSP, r0
 80120f2:	f04f 0000 	mov.w	r0, #0
 80120f6:	f380 8814 	msr	CONTROL, r0
 80120fa:	b662      	cpsie	i
 80120fc:	b661      	cpsie	f
 80120fe:	f3bf 8f4f 	dsb	sy
 8012102:	f3bf 8f6f 	isb	sy
 8012106:	df00      	svc	0
 8012108:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801210a:	bf00      	nop
 801210c:	e000ed08 	.word	0xe000ed08

08012110 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012110:	b580      	push	{r7, lr}
 8012112:	b086      	sub	sp, #24
 8012114:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012116:	4b46      	ldr	r3, [pc, #280]	; (8012230 <xPortStartScheduler+0x120>)
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	4a46      	ldr	r2, [pc, #280]	; (8012234 <xPortStartScheduler+0x124>)
 801211c:	4293      	cmp	r3, r2
 801211e:	d10a      	bne.n	8012136 <xPortStartScheduler+0x26>
	__asm volatile
 8012120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012124:	f383 8811 	msr	BASEPRI, r3
 8012128:	f3bf 8f6f 	isb	sy
 801212c:	f3bf 8f4f 	dsb	sy
 8012130:	613b      	str	r3, [r7, #16]
}
 8012132:	bf00      	nop
 8012134:	e7fe      	b.n	8012134 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012136:	4b3e      	ldr	r3, [pc, #248]	; (8012230 <xPortStartScheduler+0x120>)
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	4a3f      	ldr	r2, [pc, #252]	; (8012238 <xPortStartScheduler+0x128>)
 801213c:	4293      	cmp	r3, r2
 801213e:	d10a      	bne.n	8012156 <xPortStartScheduler+0x46>
	__asm volatile
 8012140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012144:	f383 8811 	msr	BASEPRI, r3
 8012148:	f3bf 8f6f 	isb	sy
 801214c:	f3bf 8f4f 	dsb	sy
 8012150:	60fb      	str	r3, [r7, #12]
}
 8012152:	bf00      	nop
 8012154:	e7fe      	b.n	8012154 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012156:	4b39      	ldr	r3, [pc, #228]	; (801223c <xPortStartScheduler+0x12c>)
 8012158:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801215a:	697b      	ldr	r3, [r7, #20]
 801215c:	781b      	ldrb	r3, [r3, #0]
 801215e:	b2db      	uxtb	r3, r3
 8012160:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012162:	697b      	ldr	r3, [r7, #20]
 8012164:	22ff      	movs	r2, #255	; 0xff
 8012166:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012168:	697b      	ldr	r3, [r7, #20]
 801216a:	781b      	ldrb	r3, [r3, #0]
 801216c:	b2db      	uxtb	r3, r3
 801216e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012170:	78fb      	ldrb	r3, [r7, #3]
 8012172:	b2db      	uxtb	r3, r3
 8012174:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8012178:	b2da      	uxtb	r2, r3
 801217a:	4b31      	ldr	r3, [pc, #196]	; (8012240 <xPortStartScheduler+0x130>)
 801217c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801217e:	4b31      	ldr	r3, [pc, #196]	; (8012244 <xPortStartScheduler+0x134>)
 8012180:	2207      	movs	r2, #7
 8012182:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012184:	e009      	b.n	801219a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8012186:	4b2f      	ldr	r3, [pc, #188]	; (8012244 <xPortStartScheduler+0x134>)
 8012188:	681b      	ldr	r3, [r3, #0]
 801218a:	3b01      	subs	r3, #1
 801218c:	4a2d      	ldr	r2, [pc, #180]	; (8012244 <xPortStartScheduler+0x134>)
 801218e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012190:	78fb      	ldrb	r3, [r7, #3]
 8012192:	b2db      	uxtb	r3, r3
 8012194:	005b      	lsls	r3, r3, #1
 8012196:	b2db      	uxtb	r3, r3
 8012198:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801219a:	78fb      	ldrb	r3, [r7, #3]
 801219c:	b2db      	uxtb	r3, r3
 801219e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80121a2:	2b80      	cmp	r3, #128	; 0x80
 80121a4:	d0ef      	beq.n	8012186 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80121a6:	4b27      	ldr	r3, [pc, #156]	; (8012244 <xPortStartScheduler+0x134>)
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	f1c3 0307 	rsb	r3, r3, #7
 80121ae:	2b04      	cmp	r3, #4
 80121b0:	d00a      	beq.n	80121c8 <xPortStartScheduler+0xb8>
	__asm volatile
 80121b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121b6:	f383 8811 	msr	BASEPRI, r3
 80121ba:	f3bf 8f6f 	isb	sy
 80121be:	f3bf 8f4f 	dsb	sy
 80121c2:	60bb      	str	r3, [r7, #8]
}
 80121c4:	bf00      	nop
 80121c6:	e7fe      	b.n	80121c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80121c8:	4b1e      	ldr	r3, [pc, #120]	; (8012244 <xPortStartScheduler+0x134>)
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	021b      	lsls	r3, r3, #8
 80121ce:	4a1d      	ldr	r2, [pc, #116]	; (8012244 <xPortStartScheduler+0x134>)
 80121d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80121d2:	4b1c      	ldr	r3, [pc, #112]	; (8012244 <xPortStartScheduler+0x134>)
 80121d4:	681b      	ldr	r3, [r3, #0]
 80121d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80121da:	4a1a      	ldr	r2, [pc, #104]	; (8012244 <xPortStartScheduler+0x134>)
 80121dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	b2da      	uxtb	r2, r3
 80121e2:	697b      	ldr	r3, [r7, #20]
 80121e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80121e6:	4b18      	ldr	r3, [pc, #96]	; (8012248 <xPortStartScheduler+0x138>)
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	4a17      	ldr	r2, [pc, #92]	; (8012248 <xPortStartScheduler+0x138>)
 80121ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80121f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80121f2:	4b15      	ldr	r3, [pc, #84]	; (8012248 <xPortStartScheduler+0x138>)
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	4a14      	ldr	r2, [pc, #80]	; (8012248 <xPortStartScheduler+0x138>)
 80121f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80121fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80121fe:	f000 f8dd 	bl	80123bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012202:	4b12      	ldr	r3, [pc, #72]	; (801224c <xPortStartScheduler+0x13c>)
 8012204:	2200      	movs	r2, #0
 8012206:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012208:	f000 f8fc 	bl	8012404 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801220c:	4b10      	ldr	r3, [pc, #64]	; (8012250 <xPortStartScheduler+0x140>)
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	4a0f      	ldr	r2, [pc, #60]	; (8012250 <xPortStartScheduler+0x140>)
 8012212:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012216:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012218:	f7ff ff66 	bl	80120e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801221c:	f7ff f84a 	bl	80112b4 <vTaskSwitchContext>
	prvTaskExitError();
 8012220:	f7ff ff20 	bl	8012064 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012224:	2300      	movs	r3, #0
}
 8012226:	4618      	mov	r0, r3
 8012228:	3718      	adds	r7, #24
 801222a:	46bd      	mov	sp, r7
 801222c:	bd80      	pop	{r7, pc}
 801222e:	bf00      	nop
 8012230:	e000ed00 	.word	0xe000ed00
 8012234:	410fc271 	.word	0x410fc271
 8012238:	410fc270 	.word	0x410fc270
 801223c:	e000e400 	.word	0xe000e400
 8012240:	20004d48 	.word	0x20004d48
 8012244:	20004d4c 	.word	0x20004d4c
 8012248:	e000ed20 	.word	0xe000ed20
 801224c:	20000324 	.word	0x20000324
 8012250:	e000ef34 	.word	0xe000ef34

08012254 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012254:	b480      	push	{r7}
 8012256:	b083      	sub	sp, #12
 8012258:	af00      	add	r7, sp, #0
	__asm volatile
 801225a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801225e:	f383 8811 	msr	BASEPRI, r3
 8012262:	f3bf 8f6f 	isb	sy
 8012266:	f3bf 8f4f 	dsb	sy
 801226a:	607b      	str	r3, [r7, #4]
}
 801226c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801226e:	4b0f      	ldr	r3, [pc, #60]	; (80122ac <vPortEnterCritical+0x58>)
 8012270:	681b      	ldr	r3, [r3, #0]
 8012272:	3301      	adds	r3, #1
 8012274:	4a0d      	ldr	r2, [pc, #52]	; (80122ac <vPortEnterCritical+0x58>)
 8012276:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8012278:	4b0c      	ldr	r3, [pc, #48]	; (80122ac <vPortEnterCritical+0x58>)
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	2b01      	cmp	r3, #1
 801227e:	d10f      	bne.n	80122a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012280:	4b0b      	ldr	r3, [pc, #44]	; (80122b0 <vPortEnterCritical+0x5c>)
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	b2db      	uxtb	r3, r3
 8012286:	2b00      	cmp	r3, #0
 8012288:	d00a      	beq.n	80122a0 <vPortEnterCritical+0x4c>
	__asm volatile
 801228a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801228e:	f383 8811 	msr	BASEPRI, r3
 8012292:	f3bf 8f6f 	isb	sy
 8012296:	f3bf 8f4f 	dsb	sy
 801229a:	603b      	str	r3, [r7, #0]
}
 801229c:	bf00      	nop
 801229e:	e7fe      	b.n	801229e <vPortEnterCritical+0x4a>
	}
}
 80122a0:	bf00      	nop
 80122a2:	370c      	adds	r7, #12
 80122a4:	46bd      	mov	sp, r7
 80122a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122aa:	4770      	bx	lr
 80122ac:	20000324 	.word	0x20000324
 80122b0:	e000ed04 	.word	0xe000ed04

080122b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80122b4:	b480      	push	{r7}
 80122b6:	b083      	sub	sp, #12
 80122b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80122ba:	4b12      	ldr	r3, [pc, #72]	; (8012304 <vPortExitCritical+0x50>)
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d10a      	bne.n	80122d8 <vPortExitCritical+0x24>
	__asm volatile
 80122c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122c6:	f383 8811 	msr	BASEPRI, r3
 80122ca:	f3bf 8f6f 	isb	sy
 80122ce:	f3bf 8f4f 	dsb	sy
 80122d2:	607b      	str	r3, [r7, #4]
}
 80122d4:	bf00      	nop
 80122d6:	e7fe      	b.n	80122d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80122d8:	4b0a      	ldr	r3, [pc, #40]	; (8012304 <vPortExitCritical+0x50>)
 80122da:	681b      	ldr	r3, [r3, #0]
 80122dc:	3b01      	subs	r3, #1
 80122de:	4a09      	ldr	r2, [pc, #36]	; (8012304 <vPortExitCritical+0x50>)
 80122e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80122e2:	4b08      	ldr	r3, [pc, #32]	; (8012304 <vPortExitCritical+0x50>)
 80122e4:	681b      	ldr	r3, [r3, #0]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d105      	bne.n	80122f6 <vPortExitCritical+0x42>
 80122ea:	2300      	movs	r3, #0
 80122ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 80122ee:	683b      	ldr	r3, [r7, #0]
 80122f0:	f383 8811 	msr	BASEPRI, r3
}
 80122f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80122f6:	bf00      	nop
 80122f8:	370c      	adds	r7, #12
 80122fa:	46bd      	mov	sp, r7
 80122fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012300:	4770      	bx	lr
 8012302:	bf00      	nop
 8012304:	20000324 	.word	0x20000324
	...

08012310 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012310:	f3ef 8009 	mrs	r0, PSP
 8012314:	f3bf 8f6f 	isb	sy
 8012318:	4b15      	ldr	r3, [pc, #84]	; (8012370 <pxCurrentTCBConst>)
 801231a:	681a      	ldr	r2, [r3, #0]
 801231c:	f01e 0f10 	tst.w	lr, #16
 8012320:	bf08      	it	eq
 8012322:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012326:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801232a:	6010      	str	r0, [r2, #0]
 801232c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012330:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012334:	f380 8811 	msr	BASEPRI, r0
 8012338:	f3bf 8f4f 	dsb	sy
 801233c:	f3bf 8f6f 	isb	sy
 8012340:	f7fe ffb8 	bl	80112b4 <vTaskSwitchContext>
 8012344:	f04f 0000 	mov.w	r0, #0
 8012348:	f380 8811 	msr	BASEPRI, r0
 801234c:	bc09      	pop	{r0, r3}
 801234e:	6819      	ldr	r1, [r3, #0]
 8012350:	6808      	ldr	r0, [r1, #0]
 8012352:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012356:	f01e 0f10 	tst.w	lr, #16
 801235a:	bf08      	it	eq
 801235c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012360:	f380 8809 	msr	PSP, r0
 8012364:	f3bf 8f6f 	isb	sy
 8012368:	4770      	bx	lr
 801236a:	bf00      	nop
 801236c:	f3af 8000 	nop.w

08012370 <pxCurrentTCBConst>:
 8012370:	2000471c 	.word	0x2000471c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012374:	bf00      	nop
 8012376:	bf00      	nop

08012378 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012378:	b580      	push	{r7, lr}
 801237a:	b082      	sub	sp, #8
 801237c:	af00      	add	r7, sp, #0
	__asm volatile
 801237e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012382:	f383 8811 	msr	BASEPRI, r3
 8012386:	f3bf 8f6f 	isb	sy
 801238a:	f3bf 8f4f 	dsb	sy
 801238e:	607b      	str	r3, [r7, #4]
}
 8012390:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012392:	f7fe fed5 	bl	8011140 <xTaskIncrementTick>
 8012396:	4603      	mov	r3, r0
 8012398:	2b00      	cmp	r3, #0
 801239a:	d003      	beq.n	80123a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801239c:	4b06      	ldr	r3, [pc, #24]	; (80123b8 <xPortSysTickHandler+0x40>)
 801239e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80123a2:	601a      	str	r2, [r3, #0]
 80123a4:	2300      	movs	r3, #0
 80123a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80123a8:	683b      	ldr	r3, [r7, #0]
 80123aa:	f383 8811 	msr	BASEPRI, r3
}
 80123ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80123b0:	bf00      	nop
 80123b2:	3708      	adds	r7, #8
 80123b4:	46bd      	mov	sp, r7
 80123b6:	bd80      	pop	{r7, pc}
 80123b8:	e000ed04 	.word	0xe000ed04

080123bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80123bc:	b480      	push	{r7}
 80123be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80123c0:	4b0b      	ldr	r3, [pc, #44]	; (80123f0 <vPortSetupTimerInterrupt+0x34>)
 80123c2:	2200      	movs	r2, #0
 80123c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80123c6:	4b0b      	ldr	r3, [pc, #44]	; (80123f4 <vPortSetupTimerInterrupt+0x38>)
 80123c8:	2200      	movs	r2, #0
 80123ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80123cc:	4b0a      	ldr	r3, [pc, #40]	; (80123f8 <vPortSetupTimerInterrupt+0x3c>)
 80123ce:	681b      	ldr	r3, [r3, #0]
 80123d0:	4a0a      	ldr	r2, [pc, #40]	; (80123fc <vPortSetupTimerInterrupt+0x40>)
 80123d2:	fba2 2303 	umull	r2, r3, r2, r3
 80123d6:	099b      	lsrs	r3, r3, #6
 80123d8:	4a09      	ldr	r2, [pc, #36]	; (8012400 <vPortSetupTimerInterrupt+0x44>)
 80123da:	3b01      	subs	r3, #1
 80123dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80123de:	4b04      	ldr	r3, [pc, #16]	; (80123f0 <vPortSetupTimerInterrupt+0x34>)
 80123e0:	2207      	movs	r2, #7
 80123e2:	601a      	str	r2, [r3, #0]
}
 80123e4:	bf00      	nop
 80123e6:	46bd      	mov	sp, r7
 80123e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ec:	4770      	bx	lr
 80123ee:	bf00      	nop
 80123f0:	e000e010 	.word	0xe000e010
 80123f4:	e000e018 	.word	0xe000e018
 80123f8:	20000208 	.word	0x20000208
 80123fc:	10624dd3 	.word	0x10624dd3
 8012400:	e000e014 	.word	0xe000e014

08012404 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012404:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012414 <vPortEnableVFP+0x10>
 8012408:	6801      	ldr	r1, [r0, #0]
 801240a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801240e:	6001      	str	r1, [r0, #0]
 8012410:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012412:	bf00      	nop
 8012414:	e000ed88 	.word	0xe000ed88

08012418 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012418:	b480      	push	{r7}
 801241a:	b085      	sub	sp, #20
 801241c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801241e:	f3ef 8305 	mrs	r3, IPSR
 8012422:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012424:	68fb      	ldr	r3, [r7, #12]
 8012426:	2b0f      	cmp	r3, #15
 8012428:	d914      	bls.n	8012454 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801242a:	4a17      	ldr	r2, [pc, #92]	; (8012488 <vPortValidateInterruptPriority+0x70>)
 801242c:	68fb      	ldr	r3, [r7, #12]
 801242e:	4413      	add	r3, r2
 8012430:	781b      	ldrb	r3, [r3, #0]
 8012432:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012434:	4b15      	ldr	r3, [pc, #84]	; (801248c <vPortValidateInterruptPriority+0x74>)
 8012436:	781b      	ldrb	r3, [r3, #0]
 8012438:	7afa      	ldrb	r2, [r7, #11]
 801243a:	429a      	cmp	r2, r3
 801243c:	d20a      	bcs.n	8012454 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801243e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012442:	f383 8811 	msr	BASEPRI, r3
 8012446:	f3bf 8f6f 	isb	sy
 801244a:	f3bf 8f4f 	dsb	sy
 801244e:	607b      	str	r3, [r7, #4]
}
 8012450:	bf00      	nop
 8012452:	e7fe      	b.n	8012452 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012454:	4b0e      	ldr	r3, [pc, #56]	; (8012490 <vPortValidateInterruptPriority+0x78>)
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801245c:	4b0d      	ldr	r3, [pc, #52]	; (8012494 <vPortValidateInterruptPriority+0x7c>)
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	429a      	cmp	r2, r3
 8012462:	d90a      	bls.n	801247a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8012464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012468:	f383 8811 	msr	BASEPRI, r3
 801246c:	f3bf 8f6f 	isb	sy
 8012470:	f3bf 8f4f 	dsb	sy
 8012474:	603b      	str	r3, [r7, #0]
}
 8012476:	bf00      	nop
 8012478:	e7fe      	b.n	8012478 <vPortValidateInterruptPriority+0x60>
	}
 801247a:	bf00      	nop
 801247c:	3714      	adds	r7, #20
 801247e:	46bd      	mov	sp, r7
 8012480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012484:	4770      	bx	lr
 8012486:	bf00      	nop
 8012488:	e000e3f0 	.word	0xe000e3f0
 801248c:	20004d48 	.word	0x20004d48
 8012490:	e000ed0c 	.word	0xe000ed0c
 8012494:	20004d4c 	.word	0x20004d4c

08012498 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012498:	b580      	push	{r7, lr}
 801249a:	b08a      	sub	sp, #40	; 0x28
 801249c:	af00      	add	r7, sp, #0
 801249e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80124a0:	2300      	movs	r3, #0
 80124a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80124a4:	f7fe fd90 	bl	8010fc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80124a8:	4b5b      	ldr	r3, [pc, #364]	; (8012618 <pvPortMalloc+0x180>)
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d101      	bne.n	80124b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80124b0:	f000 f920 	bl	80126f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80124b4:	4b59      	ldr	r3, [pc, #356]	; (801261c <pvPortMalloc+0x184>)
 80124b6:	681a      	ldr	r2, [r3, #0]
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	4013      	ands	r3, r2
 80124bc:	2b00      	cmp	r3, #0
 80124be:	f040 8093 	bne.w	80125e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d01d      	beq.n	8012504 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80124c8:	2208      	movs	r2, #8
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	4413      	add	r3, r2
 80124ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	f003 0307 	and.w	r3, r3, #7
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d014      	beq.n	8012504 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	f023 0307 	bic.w	r3, r3, #7
 80124e0:	3308      	adds	r3, #8
 80124e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	f003 0307 	and.w	r3, r3, #7
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d00a      	beq.n	8012504 <pvPortMalloc+0x6c>
	__asm volatile
 80124ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124f2:	f383 8811 	msr	BASEPRI, r3
 80124f6:	f3bf 8f6f 	isb	sy
 80124fa:	f3bf 8f4f 	dsb	sy
 80124fe:	617b      	str	r3, [r7, #20]
}
 8012500:	bf00      	nop
 8012502:	e7fe      	b.n	8012502 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	2b00      	cmp	r3, #0
 8012508:	d06e      	beq.n	80125e8 <pvPortMalloc+0x150>
 801250a:	4b45      	ldr	r3, [pc, #276]	; (8012620 <pvPortMalloc+0x188>)
 801250c:	681b      	ldr	r3, [r3, #0]
 801250e:	687a      	ldr	r2, [r7, #4]
 8012510:	429a      	cmp	r2, r3
 8012512:	d869      	bhi.n	80125e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012514:	4b43      	ldr	r3, [pc, #268]	; (8012624 <pvPortMalloc+0x18c>)
 8012516:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012518:	4b42      	ldr	r3, [pc, #264]	; (8012624 <pvPortMalloc+0x18c>)
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801251e:	e004      	b.n	801252a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8012520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012522:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801252c:	685b      	ldr	r3, [r3, #4]
 801252e:	687a      	ldr	r2, [r7, #4]
 8012530:	429a      	cmp	r2, r3
 8012532:	d903      	bls.n	801253c <pvPortMalloc+0xa4>
 8012534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	2b00      	cmp	r3, #0
 801253a:	d1f1      	bne.n	8012520 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801253c:	4b36      	ldr	r3, [pc, #216]	; (8012618 <pvPortMalloc+0x180>)
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012542:	429a      	cmp	r2, r3
 8012544:	d050      	beq.n	80125e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012546:	6a3b      	ldr	r3, [r7, #32]
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	2208      	movs	r2, #8
 801254c:	4413      	add	r3, r2
 801254e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012552:	681a      	ldr	r2, [r3, #0]
 8012554:	6a3b      	ldr	r3, [r7, #32]
 8012556:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801255a:	685a      	ldr	r2, [r3, #4]
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	1ad2      	subs	r2, r2, r3
 8012560:	2308      	movs	r3, #8
 8012562:	005b      	lsls	r3, r3, #1
 8012564:	429a      	cmp	r2, r3
 8012566:	d91f      	bls.n	80125a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012568:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	4413      	add	r3, r2
 801256e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012570:	69bb      	ldr	r3, [r7, #24]
 8012572:	f003 0307 	and.w	r3, r3, #7
 8012576:	2b00      	cmp	r3, #0
 8012578:	d00a      	beq.n	8012590 <pvPortMalloc+0xf8>
	__asm volatile
 801257a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801257e:	f383 8811 	msr	BASEPRI, r3
 8012582:	f3bf 8f6f 	isb	sy
 8012586:	f3bf 8f4f 	dsb	sy
 801258a:	613b      	str	r3, [r7, #16]
}
 801258c:	bf00      	nop
 801258e:	e7fe      	b.n	801258e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012592:	685a      	ldr	r2, [r3, #4]
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	1ad2      	subs	r2, r2, r3
 8012598:	69bb      	ldr	r3, [r7, #24]
 801259a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801259c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801259e:	687a      	ldr	r2, [r7, #4]
 80125a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80125a2:	69b8      	ldr	r0, [r7, #24]
 80125a4:	f000 f908 	bl	80127b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80125a8:	4b1d      	ldr	r3, [pc, #116]	; (8012620 <pvPortMalloc+0x188>)
 80125aa:	681a      	ldr	r2, [r3, #0]
 80125ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125ae:	685b      	ldr	r3, [r3, #4]
 80125b0:	1ad3      	subs	r3, r2, r3
 80125b2:	4a1b      	ldr	r2, [pc, #108]	; (8012620 <pvPortMalloc+0x188>)
 80125b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80125b6:	4b1a      	ldr	r3, [pc, #104]	; (8012620 <pvPortMalloc+0x188>)
 80125b8:	681a      	ldr	r2, [r3, #0]
 80125ba:	4b1b      	ldr	r3, [pc, #108]	; (8012628 <pvPortMalloc+0x190>)
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	429a      	cmp	r2, r3
 80125c0:	d203      	bcs.n	80125ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80125c2:	4b17      	ldr	r3, [pc, #92]	; (8012620 <pvPortMalloc+0x188>)
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	4a18      	ldr	r2, [pc, #96]	; (8012628 <pvPortMalloc+0x190>)
 80125c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80125ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125cc:	685a      	ldr	r2, [r3, #4]
 80125ce:	4b13      	ldr	r3, [pc, #76]	; (801261c <pvPortMalloc+0x184>)
 80125d0:	681b      	ldr	r3, [r3, #0]
 80125d2:	431a      	orrs	r2, r3
 80125d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80125d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125da:	2200      	movs	r2, #0
 80125dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80125de:	4b13      	ldr	r3, [pc, #76]	; (801262c <pvPortMalloc+0x194>)
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	3301      	adds	r3, #1
 80125e4:	4a11      	ldr	r2, [pc, #68]	; (801262c <pvPortMalloc+0x194>)
 80125e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80125e8:	f7fe fcfc 	bl	8010fe4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80125ec:	69fb      	ldr	r3, [r7, #28]
 80125ee:	f003 0307 	and.w	r3, r3, #7
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d00a      	beq.n	801260c <pvPortMalloc+0x174>
	__asm volatile
 80125f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80125fa:	f383 8811 	msr	BASEPRI, r3
 80125fe:	f3bf 8f6f 	isb	sy
 8012602:	f3bf 8f4f 	dsb	sy
 8012606:	60fb      	str	r3, [r7, #12]
}
 8012608:	bf00      	nop
 801260a:	e7fe      	b.n	801260a <pvPortMalloc+0x172>
	return pvReturn;
 801260c:	69fb      	ldr	r3, [r7, #28]
}
 801260e:	4618      	mov	r0, r3
 8012610:	3728      	adds	r7, #40	; 0x28
 8012612:	46bd      	mov	sp, r7
 8012614:	bd80      	pop	{r7, pc}
 8012616:	bf00      	nop
 8012618:	20007c38 	.word	0x20007c38
 801261c:	20007c4c 	.word	0x20007c4c
 8012620:	20007c3c 	.word	0x20007c3c
 8012624:	20007c30 	.word	0x20007c30
 8012628:	20007c40 	.word	0x20007c40
 801262c:	20007c44 	.word	0x20007c44

08012630 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012630:	b580      	push	{r7, lr}
 8012632:	b086      	sub	sp, #24
 8012634:	af00      	add	r7, sp, #0
 8012636:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	2b00      	cmp	r3, #0
 8012640:	d04d      	beq.n	80126de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012642:	2308      	movs	r3, #8
 8012644:	425b      	negs	r3, r3
 8012646:	697a      	ldr	r2, [r7, #20]
 8012648:	4413      	add	r3, r2
 801264a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801264c:	697b      	ldr	r3, [r7, #20]
 801264e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012650:	693b      	ldr	r3, [r7, #16]
 8012652:	685a      	ldr	r2, [r3, #4]
 8012654:	4b24      	ldr	r3, [pc, #144]	; (80126e8 <vPortFree+0xb8>)
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	4013      	ands	r3, r2
 801265a:	2b00      	cmp	r3, #0
 801265c:	d10a      	bne.n	8012674 <vPortFree+0x44>
	__asm volatile
 801265e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012662:	f383 8811 	msr	BASEPRI, r3
 8012666:	f3bf 8f6f 	isb	sy
 801266a:	f3bf 8f4f 	dsb	sy
 801266e:	60fb      	str	r3, [r7, #12]
}
 8012670:	bf00      	nop
 8012672:	e7fe      	b.n	8012672 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012674:	693b      	ldr	r3, [r7, #16]
 8012676:	681b      	ldr	r3, [r3, #0]
 8012678:	2b00      	cmp	r3, #0
 801267a:	d00a      	beq.n	8012692 <vPortFree+0x62>
	__asm volatile
 801267c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012680:	f383 8811 	msr	BASEPRI, r3
 8012684:	f3bf 8f6f 	isb	sy
 8012688:	f3bf 8f4f 	dsb	sy
 801268c:	60bb      	str	r3, [r7, #8]
}
 801268e:	bf00      	nop
 8012690:	e7fe      	b.n	8012690 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012692:	693b      	ldr	r3, [r7, #16]
 8012694:	685a      	ldr	r2, [r3, #4]
 8012696:	4b14      	ldr	r3, [pc, #80]	; (80126e8 <vPortFree+0xb8>)
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	4013      	ands	r3, r2
 801269c:	2b00      	cmp	r3, #0
 801269e:	d01e      	beq.n	80126de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80126a0:	693b      	ldr	r3, [r7, #16]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d11a      	bne.n	80126de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80126a8:	693b      	ldr	r3, [r7, #16]
 80126aa:	685a      	ldr	r2, [r3, #4]
 80126ac:	4b0e      	ldr	r3, [pc, #56]	; (80126e8 <vPortFree+0xb8>)
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	43db      	mvns	r3, r3
 80126b2:	401a      	ands	r2, r3
 80126b4:	693b      	ldr	r3, [r7, #16]
 80126b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80126b8:	f7fe fc86 	bl	8010fc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80126bc:	693b      	ldr	r3, [r7, #16]
 80126be:	685a      	ldr	r2, [r3, #4]
 80126c0:	4b0a      	ldr	r3, [pc, #40]	; (80126ec <vPortFree+0xbc>)
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	4413      	add	r3, r2
 80126c6:	4a09      	ldr	r2, [pc, #36]	; (80126ec <vPortFree+0xbc>)
 80126c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80126ca:	6938      	ldr	r0, [r7, #16]
 80126cc:	f000 f874 	bl	80127b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80126d0:	4b07      	ldr	r3, [pc, #28]	; (80126f0 <vPortFree+0xc0>)
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	3301      	adds	r3, #1
 80126d6:	4a06      	ldr	r2, [pc, #24]	; (80126f0 <vPortFree+0xc0>)
 80126d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80126da:	f7fe fc83 	bl	8010fe4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80126de:	bf00      	nop
 80126e0:	3718      	adds	r7, #24
 80126e2:	46bd      	mov	sp, r7
 80126e4:	bd80      	pop	{r7, pc}
 80126e6:	bf00      	nop
 80126e8:	20007c4c 	.word	0x20007c4c
 80126ec:	20007c3c 	.word	0x20007c3c
 80126f0:	20007c48 	.word	0x20007c48

080126f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80126f4:	b480      	push	{r7}
 80126f6:	b085      	sub	sp, #20
 80126f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80126fa:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80126fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012700:	4b27      	ldr	r3, [pc, #156]	; (80127a0 <prvHeapInit+0xac>)
 8012702:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012704:	68fb      	ldr	r3, [r7, #12]
 8012706:	f003 0307 	and.w	r3, r3, #7
 801270a:	2b00      	cmp	r3, #0
 801270c:	d00c      	beq.n	8012728 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801270e:	68fb      	ldr	r3, [r7, #12]
 8012710:	3307      	adds	r3, #7
 8012712:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012714:	68fb      	ldr	r3, [r7, #12]
 8012716:	f023 0307 	bic.w	r3, r3, #7
 801271a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801271c:	68ba      	ldr	r2, [r7, #8]
 801271e:	68fb      	ldr	r3, [r7, #12]
 8012720:	1ad3      	subs	r3, r2, r3
 8012722:	4a1f      	ldr	r2, [pc, #124]	; (80127a0 <prvHeapInit+0xac>)
 8012724:	4413      	add	r3, r2
 8012726:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801272c:	4a1d      	ldr	r2, [pc, #116]	; (80127a4 <prvHeapInit+0xb0>)
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012732:	4b1c      	ldr	r3, [pc, #112]	; (80127a4 <prvHeapInit+0xb0>)
 8012734:	2200      	movs	r2, #0
 8012736:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	68ba      	ldr	r2, [r7, #8]
 801273c:	4413      	add	r3, r2
 801273e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012740:	2208      	movs	r2, #8
 8012742:	68fb      	ldr	r3, [r7, #12]
 8012744:	1a9b      	subs	r3, r3, r2
 8012746:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012748:	68fb      	ldr	r3, [r7, #12]
 801274a:	f023 0307 	bic.w	r3, r3, #7
 801274e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012750:	68fb      	ldr	r3, [r7, #12]
 8012752:	4a15      	ldr	r2, [pc, #84]	; (80127a8 <prvHeapInit+0xb4>)
 8012754:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012756:	4b14      	ldr	r3, [pc, #80]	; (80127a8 <prvHeapInit+0xb4>)
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	2200      	movs	r2, #0
 801275c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801275e:	4b12      	ldr	r3, [pc, #72]	; (80127a8 <prvHeapInit+0xb4>)
 8012760:	681b      	ldr	r3, [r3, #0]
 8012762:	2200      	movs	r2, #0
 8012764:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801276a:	683b      	ldr	r3, [r7, #0]
 801276c:	68fa      	ldr	r2, [r7, #12]
 801276e:	1ad2      	subs	r2, r2, r3
 8012770:	683b      	ldr	r3, [r7, #0]
 8012772:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012774:	4b0c      	ldr	r3, [pc, #48]	; (80127a8 <prvHeapInit+0xb4>)
 8012776:	681a      	ldr	r2, [r3, #0]
 8012778:	683b      	ldr	r3, [r7, #0]
 801277a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801277c:	683b      	ldr	r3, [r7, #0]
 801277e:	685b      	ldr	r3, [r3, #4]
 8012780:	4a0a      	ldr	r2, [pc, #40]	; (80127ac <prvHeapInit+0xb8>)
 8012782:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012784:	683b      	ldr	r3, [r7, #0]
 8012786:	685b      	ldr	r3, [r3, #4]
 8012788:	4a09      	ldr	r2, [pc, #36]	; (80127b0 <prvHeapInit+0xbc>)
 801278a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801278c:	4b09      	ldr	r3, [pc, #36]	; (80127b4 <prvHeapInit+0xc0>)
 801278e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012792:	601a      	str	r2, [r3, #0]
}
 8012794:	bf00      	nop
 8012796:	3714      	adds	r7, #20
 8012798:	46bd      	mov	sp, r7
 801279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801279e:	4770      	bx	lr
 80127a0:	20004d50 	.word	0x20004d50
 80127a4:	20007c30 	.word	0x20007c30
 80127a8:	20007c38 	.word	0x20007c38
 80127ac:	20007c40 	.word	0x20007c40
 80127b0:	20007c3c 	.word	0x20007c3c
 80127b4:	20007c4c 	.word	0x20007c4c

080127b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80127b8:	b480      	push	{r7}
 80127ba:	b085      	sub	sp, #20
 80127bc:	af00      	add	r7, sp, #0
 80127be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80127c0:	4b28      	ldr	r3, [pc, #160]	; (8012864 <prvInsertBlockIntoFreeList+0xac>)
 80127c2:	60fb      	str	r3, [r7, #12]
 80127c4:	e002      	b.n	80127cc <prvInsertBlockIntoFreeList+0x14>
 80127c6:	68fb      	ldr	r3, [r7, #12]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	60fb      	str	r3, [r7, #12]
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	687a      	ldr	r2, [r7, #4]
 80127d2:	429a      	cmp	r2, r3
 80127d4:	d8f7      	bhi.n	80127c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80127d6:	68fb      	ldr	r3, [r7, #12]
 80127d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80127da:	68fb      	ldr	r3, [r7, #12]
 80127dc:	685b      	ldr	r3, [r3, #4]
 80127de:	68ba      	ldr	r2, [r7, #8]
 80127e0:	4413      	add	r3, r2
 80127e2:	687a      	ldr	r2, [r7, #4]
 80127e4:	429a      	cmp	r2, r3
 80127e6:	d108      	bne.n	80127fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	685a      	ldr	r2, [r3, #4]
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	685b      	ldr	r3, [r3, #4]
 80127f0:	441a      	add	r2, r3
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80127f6:	68fb      	ldr	r3, [r7, #12]
 80127f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	685b      	ldr	r3, [r3, #4]
 8012802:	68ba      	ldr	r2, [r7, #8]
 8012804:	441a      	add	r2, r3
 8012806:	68fb      	ldr	r3, [r7, #12]
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	429a      	cmp	r2, r3
 801280c:	d118      	bne.n	8012840 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	681a      	ldr	r2, [r3, #0]
 8012812:	4b15      	ldr	r3, [pc, #84]	; (8012868 <prvInsertBlockIntoFreeList+0xb0>)
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	429a      	cmp	r2, r3
 8012818:	d00d      	beq.n	8012836 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	685a      	ldr	r2, [r3, #4]
 801281e:	68fb      	ldr	r3, [r7, #12]
 8012820:	681b      	ldr	r3, [r3, #0]
 8012822:	685b      	ldr	r3, [r3, #4]
 8012824:	441a      	add	r2, r3
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	681b      	ldr	r3, [r3, #0]
 801282e:	681a      	ldr	r2, [r3, #0]
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	601a      	str	r2, [r3, #0]
 8012834:	e008      	b.n	8012848 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012836:	4b0c      	ldr	r3, [pc, #48]	; (8012868 <prvInsertBlockIntoFreeList+0xb0>)
 8012838:	681a      	ldr	r2, [r3, #0]
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	601a      	str	r2, [r3, #0]
 801283e:	e003      	b.n	8012848 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	681a      	ldr	r2, [r3, #0]
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012848:	68fa      	ldr	r2, [r7, #12]
 801284a:	687b      	ldr	r3, [r7, #4]
 801284c:	429a      	cmp	r2, r3
 801284e:	d002      	beq.n	8012856 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	687a      	ldr	r2, [r7, #4]
 8012854:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012856:	bf00      	nop
 8012858:	3714      	adds	r7, #20
 801285a:	46bd      	mov	sp, r7
 801285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012860:	4770      	bx	lr
 8012862:	bf00      	nop
 8012864:	20007c30 	.word	0x20007c30
 8012868:	20007c38 	.word	0x20007c38

0801286c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012870:	2200      	movs	r2, #0
 8012872:	4912      	ldr	r1, [pc, #72]	; (80128bc <MX_USB_DEVICE_Init+0x50>)
 8012874:	4812      	ldr	r0, [pc, #72]	; (80128c0 <MX_USB_DEVICE_Init+0x54>)
 8012876:	f7fc f8a7 	bl	800e9c8 <USBD_Init>
 801287a:	4603      	mov	r3, r0
 801287c:	2b00      	cmp	r3, #0
 801287e:	d001      	beq.n	8012884 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012880:	f7f1 f9a6 	bl	8003bd0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012884:	490f      	ldr	r1, [pc, #60]	; (80128c4 <MX_USB_DEVICE_Init+0x58>)
 8012886:	480e      	ldr	r0, [pc, #56]	; (80128c0 <MX_USB_DEVICE_Init+0x54>)
 8012888:	f7fc f8ce 	bl	800ea28 <USBD_RegisterClass>
 801288c:	4603      	mov	r3, r0
 801288e:	2b00      	cmp	r3, #0
 8012890:	d001      	beq.n	8012896 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012892:	f7f1 f99d 	bl	8003bd0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012896:	490c      	ldr	r1, [pc, #48]	; (80128c8 <MX_USB_DEVICE_Init+0x5c>)
 8012898:	4809      	ldr	r0, [pc, #36]	; (80128c0 <MX_USB_DEVICE_Init+0x54>)
 801289a:	f7fb ffef 	bl	800e87c <USBD_CDC_RegisterInterface>
 801289e:	4603      	mov	r3, r0
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d001      	beq.n	80128a8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80128a4:	f7f1 f994 	bl	8003bd0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80128a8:	4805      	ldr	r0, [pc, #20]	; (80128c0 <MX_USB_DEVICE_Init+0x54>)
 80128aa:	f7fc f8e4 	bl	800ea76 <USBD_Start>
 80128ae:	4603      	mov	r3, r0
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d001      	beq.n	80128b8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80128b4:	f7f1 f98c 	bl	8003bd0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80128b8:	bf00      	nop
 80128ba:	bd80      	pop	{r7, pc}
 80128bc:	2000033c 	.word	0x2000033c
 80128c0:	20007c50 	.word	0x20007c50
 80128c4:	20000220 	.word	0x20000220
 80128c8:	20000328 	.word	0x20000328

080128cc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80128cc:	b580      	push	{r7, lr}
 80128ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80128d0:	2200      	movs	r2, #0
 80128d2:	4905      	ldr	r1, [pc, #20]	; (80128e8 <CDC_Init_FS+0x1c>)
 80128d4:	4805      	ldr	r0, [pc, #20]	; (80128ec <CDC_Init_FS+0x20>)
 80128d6:	f7fb ffe6 	bl	800e8a6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80128da:	4905      	ldr	r1, [pc, #20]	; (80128f0 <CDC_Init_FS+0x24>)
 80128dc:	4803      	ldr	r0, [pc, #12]	; (80128ec <CDC_Init_FS+0x20>)
 80128de:	f7fc f800 	bl	800e8e2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80128e2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80128e4:	4618      	mov	r0, r3
 80128e6:	bd80      	pop	{r7, pc}
 80128e8:	20008720 	.word	0x20008720
 80128ec:	20007c50 	.word	0x20007c50
 80128f0:	20007f20 	.word	0x20007f20

080128f4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80128f4:	b480      	push	{r7}
 80128f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80128f8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80128fa:	4618      	mov	r0, r3
 80128fc:	46bd      	mov	sp, r7
 80128fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012902:	4770      	bx	lr

08012904 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012904:	b480      	push	{r7}
 8012906:	b083      	sub	sp, #12
 8012908:	af00      	add	r7, sp, #0
 801290a:	4603      	mov	r3, r0
 801290c:	6039      	str	r1, [r7, #0]
 801290e:	71fb      	strb	r3, [r7, #7]
 8012910:	4613      	mov	r3, r2
 8012912:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8012914:	79fb      	ldrb	r3, [r7, #7]
 8012916:	2b23      	cmp	r3, #35	; 0x23
 8012918:	d84a      	bhi.n	80129b0 <CDC_Control_FS+0xac>
 801291a:	a201      	add	r2, pc, #4	; (adr r2, 8012920 <CDC_Control_FS+0x1c>)
 801291c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012920:	080129b1 	.word	0x080129b1
 8012924:	080129b1 	.word	0x080129b1
 8012928:	080129b1 	.word	0x080129b1
 801292c:	080129b1 	.word	0x080129b1
 8012930:	080129b1 	.word	0x080129b1
 8012934:	080129b1 	.word	0x080129b1
 8012938:	080129b1 	.word	0x080129b1
 801293c:	080129b1 	.word	0x080129b1
 8012940:	080129b1 	.word	0x080129b1
 8012944:	080129b1 	.word	0x080129b1
 8012948:	080129b1 	.word	0x080129b1
 801294c:	080129b1 	.word	0x080129b1
 8012950:	080129b1 	.word	0x080129b1
 8012954:	080129b1 	.word	0x080129b1
 8012958:	080129b1 	.word	0x080129b1
 801295c:	080129b1 	.word	0x080129b1
 8012960:	080129b1 	.word	0x080129b1
 8012964:	080129b1 	.word	0x080129b1
 8012968:	080129b1 	.word	0x080129b1
 801296c:	080129b1 	.word	0x080129b1
 8012970:	080129b1 	.word	0x080129b1
 8012974:	080129b1 	.word	0x080129b1
 8012978:	080129b1 	.word	0x080129b1
 801297c:	080129b1 	.word	0x080129b1
 8012980:	080129b1 	.word	0x080129b1
 8012984:	080129b1 	.word	0x080129b1
 8012988:	080129b1 	.word	0x080129b1
 801298c:	080129b1 	.word	0x080129b1
 8012990:	080129b1 	.word	0x080129b1
 8012994:	080129b1 	.word	0x080129b1
 8012998:	080129b1 	.word	0x080129b1
 801299c:	080129b1 	.word	0x080129b1
 80129a0:	080129b1 	.word	0x080129b1
 80129a4:	080129b1 	.word	0x080129b1
 80129a8:	080129b1 	.word	0x080129b1
 80129ac:	080129b1 	.word	0x080129b1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80129b0:	bf00      	nop
  }

  return (USBD_OK);
 80129b2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80129b4:	4618      	mov	r0, r3
 80129b6:	370c      	adds	r7, #12
 80129b8:	46bd      	mov	sp, r7
 80129ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129be:	4770      	bx	lr

080129c0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80129c0:	b580      	push	{r7, lr}
 80129c2:	b082      	sub	sp, #8
 80129c4:	af00      	add	r7, sp, #0
 80129c6:	6078      	str	r0, [r7, #4]
 80129c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80129ca:	6879      	ldr	r1, [r7, #4]
 80129cc:	4805      	ldr	r0, [pc, #20]	; (80129e4 <CDC_Receive_FS+0x24>)
 80129ce:	f7fb ff88 	bl	800e8e2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80129d2:	4804      	ldr	r0, [pc, #16]	; (80129e4 <CDC_Receive_FS+0x24>)
 80129d4:	f7fb ffce 	bl	800e974 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80129d8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80129da:	4618      	mov	r0, r3
 80129dc:	3708      	adds	r7, #8
 80129de:	46bd      	mov	sp, r7
 80129e0:	bd80      	pop	{r7, pc}
 80129e2:	bf00      	nop
 80129e4:	20007c50 	.word	0x20007c50

080129e8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80129e8:	b580      	push	{r7, lr}
 80129ea:	b084      	sub	sp, #16
 80129ec:	af00      	add	r7, sp, #0
 80129ee:	6078      	str	r0, [r7, #4]
 80129f0:	460b      	mov	r3, r1
 80129f2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80129f4:	2300      	movs	r3, #0
 80129f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80129f8:	4b0d      	ldr	r3, [pc, #52]	; (8012a30 <CDC_Transmit_FS+0x48>)
 80129fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80129fe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8012a00:	68bb      	ldr	r3, [r7, #8]
 8012a02:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d001      	beq.n	8012a0e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8012a0a:	2301      	movs	r3, #1
 8012a0c:	e00b      	b.n	8012a26 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8012a0e:	887b      	ldrh	r3, [r7, #2]
 8012a10:	461a      	mov	r2, r3
 8012a12:	6879      	ldr	r1, [r7, #4]
 8012a14:	4806      	ldr	r0, [pc, #24]	; (8012a30 <CDC_Transmit_FS+0x48>)
 8012a16:	f7fb ff46 	bl	800e8a6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8012a1a:	4805      	ldr	r0, [pc, #20]	; (8012a30 <CDC_Transmit_FS+0x48>)
 8012a1c:	f7fb ff7a 	bl	800e914 <USBD_CDC_TransmitPacket>
 8012a20:	4603      	mov	r3, r0
 8012a22:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8012a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a26:	4618      	mov	r0, r3
 8012a28:	3710      	adds	r7, #16
 8012a2a:	46bd      	mov	sp, r7
 8012a2c:	bd80      	pop	{r7, pc}
 8012a2e:	bf00      	nop
 8012a30:	20007c50 	.word	0x20007c50

08012a34 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012a34:	b480      	push	{r7}
 8012a36:	b087      	sub	sp, #28
 8012a38:	af00      	add	r7, sp, #0
 8012a3a:	60f8      	str	r0, [r7, #12]
 8012a3c:	60b9      	str	r1, [r7, #8]
 8012a3e:	4613      	mov	r3, r2
 8012a40:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8012a42:	2300      	movs	r3, #0
 8012a44:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012a46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012a4a:	4618      	mov	r0, r3
 8012a4c:	371c      	adds	r7, #28
 8012a4e:	46bd      	mov	sp, r7
 8012a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a54:	4770      	bx	lr
	...

08012a58 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012a58:	b480      	push	{r7}
 8012a5a:	b083      	sub	sp, #12
 8012a5c:	af00      	add	r7, sp, #0
 8012a5e:	4603      	mov	r3, r0
 8012a60:	6039      	str	r1, [r7, #0]
 8012a62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012a64:	683b      	ldr	r3, [r7, #0]
 8012a66:	2212      	movs	r2, #18
 8012a68:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012a6a:	4b03      	ldr	r3, [pc, #12]	; (8012a78 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012a6c:	4618      	mov	r0, r3
 8012a6e:	370c      	adds	r7, #12
 8012a70:	46bd      	mov	sp, r7
 8012a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a76:	4770      	bx	lr
 8012a78:	2000035c 	.word	0x2000035c

08012a7c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012a7c:	b480      	push	{r7}
 8012a7e:	b083      	sub	sp, #12
 8012a80:	af00      	add	r7, sp, #0
 8012a82:	4603      	mov	r3, r0
 8012a84:	6039      	str	r1, [r7, #0]
 8012a86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012a88:	683b      	ldr	r3, [r7, #0]
 8012a8a:	2204      	movs	r2, #4
 8012a8c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012a8e:	4b03      	ldr	r3, [pc, #12]	; (8012a9c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012a90:	4618      	mov	r0, r3
 8012a92:	370c      	adds	r7, #12
 8012a94:	46bd      	mov	sp, r7
 8012a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a9a:	4770      	bx	lr
 8012a9c:	2000037c 	.word	0x2000037c

08012aa0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012aa0:	b580      	push	{r7, lr}
 8012aa2:	b082      	sub	sp, #8
 8012aa4:	af00      	add	r7, sp, #0
 8012aa6:	4603      	mov	r3, r0
 8012aa8:	6039      	str	r1, [r7, #0]
 8012aaa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012aac:	79fb      	ldrb	r3, [r7, #7]
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d105      	bne.n	8012abe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012ab2:	683a      	ldr	r2, [r7, #0]
 8012ab4:	4907      	ldr	r1, [pc, #28]	; (8012ad4 <USBD_FS_ProductStrDescriptor+0x34>)
 8012ab6:	4808      	ldr	r0, [pc, #32]	; (8012ad8 <USBD_FS_ProductStrDescriptor+0x38>)
 8012ab8:	f7fd f839 	bl	800fb2e <USBD_GetString>
 8012abc:	e004      	b.n	8012ac8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012abe:	683a      	ldr	r2, [r7, #0]
 8012ac0:	4904      	ldr	r1, [pc, #16]	; (8012ad4 <USBD_FS_ProductStrDescriptor+0x34>)
 8012ac2:	4805      	ldr	r0, [pc, #20]	; (8012ad8 <USBD_FS_ProductStrDescriptor+0x38>)
 8012ac4:	f7fd f833 	bl	800fb2e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012ac8:	4b02      	ldr	r3, [pc, #8]	; (8012ad4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012aca:	4618      	mov	r0, r3
 8012acc:	3708      	adds	r7, #8
 8012ace:	46bd      	mov	sp, r7
 8012ad0:	bd80      	pop	{r7, pc}
 8012ad2:	bf00      	nop
 8012ad4:	20008f20 	.word	0x20008f20
 8012ad8:	0801689c 	.word	0x0801689c

08012adc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012adc:	b580      	push	{r7, lr}
 8012ade:	b082      	sub	sp, #8
 8012ae0:	af00      	add	r7, sp, #0
 8012ae2:	4603      	mov	r3, r0
 8012ae4:	6039      	str	r1, [r7, #0]
 8012ae6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012ae8:	683a      	ldr	r2, [r7, #0]
 8012aea:	4904      	ldr	r1, [pc, #16]	; (8012afc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012aec:	4804      	ldr	r0, [pc, #16]	; (8012b00 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012aee:	f7fd f81e 	bl	800fb2e <USBD_GetString>
  return USBD_StrDesc;
 8012af2:	4b02      	ldr	r3, [pc, #8]	; (8012afc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012af4:	4618      	mov	r0, r3
 8012af6:	3708      	adds	r7, #8
 8012af8:	46bd      	mov	sp, r7
 8012afa:	bd80      	pop	{r7, pc}
 8012afc:	20008f20 	.word	0x20008f20
 8012b00:	080168b4 	.word	0x080168b4

08012b04 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b04:	b580      	push	{r7, lr}
 8012b06:	b082      	sub	sp, #8
 8012b08:	af00      	add	r7, sp, #0
 8012b0a:	4603      	mov	r3, r0
 8012b0c:	6039      	str	r1, [r7, #0]
 8012b0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	221a      	movs	r2, #26
 8012b14:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012b16:	f000 f855 	bl	8012bc4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012b1a:	4b02      	ldr	r3, [pc, #8]	; (8012b24 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012b1c:	4618      	mov	r0, r3
 8012b1e:	3708      	adds	r7, #8
 8012b20:	46bd      	mov	sp, r7
 8012b22:	bd80      	pop	{r7, pc}
 8012b24:	20000380 	.word	0x20000380

08012b28 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b28:	b580      	push	{r7, lr}
 8012b2a:	b082      	sub	sp, #8
 8012b2c:	af00      	add	r7, sp, #0
 8012b2e:	4603      	mov	r3, r0
 8012b30:	6039      	str	r1, [r7, #0]
 8012b32:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012b34:	79fb      	ldrb	r3, [r7, #7]
 8012b36:	2b00      	cmp	r3, #0
 8012b38:	d105      	bne.n	8012b46 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012b3a:	683a      	ldr	r2, [r7, #0]
 8012b3c:	4907      	ldr	r1, [pc, #28]	; (8012b5c <USBD_FS_ConfigStrDescriptor+0x34>)
 8012b3e:	4808      	ldr	r0, [pc, #32]	; (8012b60 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012b40:	f7fc fff5 	bl	800fb2e <USBD_GetString>
 8012b44:	e004      	b.n	8012b50 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012b46:	683a      	ldr	r2, [r7, #0]
 8012b48:	4904      	ldr	r1, [pc, #16]	; (8012b5c <USBD_FS_ConfigStrDescriptor+0x34>)
 8012b4a:	4805      	ldr	r0, [pc, #20]	; (8012b60 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012b4c:	f7fc ffef 	bl	800fb2e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012b50:	4b02      	ldr	r3, [pc, #8]	; (8012b5c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012b52:	4618      	mov	r0, r3
 8012b54:	3708      	adds	r7, #8
 8012b56:	46bd      	mov	sp, r7
 8012b58:	bd80      	pop	{r7, pc}
 8012b5a:	bf00      	nop
 8012b5c:	20008f20 	.word	0x20008f20
 8012b60:	080168c8 	.word	0x080168c8

08012b64 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012b64:	b580      	push	{r7, lr}
 8012b66:	b082      	sub	sp, #8
 8012b68:	af00      	add	r7, sp, #0
 8012b6a:	4603      	mov	r3, r0
 8012b6c:	6039      	str	r1, [r7, #0]
 8012b6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012b70:	79fb      	ldrb	r3, [r7, #7]
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d105      	bne.n	8012b82 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012b76:	683a      	ldr	r2, [r7, #0]
 8012b78:	4907      	ldr	r1, [pc, #28]	; (8012b98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012b7a:	4808      	ldr	r0, [pc, #32]	; (8012b9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012b7c:	f7fc ffd7 	bl	800fb2e <USBD_GetString>
 8012b80:	e004      	b.n	8012b8c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012b82:	683a      	ldr	r2, [r7, #0]
 8012b84:	4904      	ldr	r1, [pc, #16]	; (8012b98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012b86:	4805      	ldr	r0, [pc, #20]	; (8012b9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012b88:	f7fc ffd1 	bl	800fb2e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012b8c:	4b02      	ldr	r3, [pc, #8]	; (8012b98 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012b8e:	4618      	mov	r0, r3
 8012b90:	3708      	adds	r7, #8
 8012b92:	46bd      	mov	sp, r7
 8012b94:	bd80      	pop	{r7, pc}
 8012b96:	bf00      	nop
 8012b98:	20008f20 	.word	0x20008f20
 8012b9c:	080168d4 	.word	0x080168d4

08012ba0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012ba0:	b480      	push	{r7}
 8012ba2:	b083      	sub	sp, #12
 8012ba4:	af00      	add	r7, sp, #0
 8012ba6:	4603      	mov	r3, r0
 8012ba8:	6039      	str	r1, [r7, #0]
 8012baa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8012bac:	683b      	ldr	r3, [r7, #0]
 8012bae:	220c      	movs	r2, #12
 8012bb0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8012bb2:	4b03      	ldr	r3, [pc, #12]	; (8012bc0 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8012bb4:	4618      	mov	r0, r3
 8012bb6:	370c      	adds	r7, #12
 8012bb8:	46bd      	mov	sp, r7
 8012bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bbe:	4770      	bx	lr
 8012bc0:	20000370 	.word	0x20000370

08012bc4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012bc4:	b580      	push	{r7, lr}
 8012bc6:	b084      	sub	sp, #16
 8012bc8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012bca:	4b0f      	ldr	r3, [pc, #60]	; (8012c08 <Get_SerialNum+0x44>)
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012bd0:	4b0e      	ldr	r3, [pc, #56]	; (8012c0c <Get_SerialNum+0x48>)
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012bd6:	4b0e      	ldr	r3, [pc, #56]	; (8012c10 <Get_SerialNum+0x4c>)
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012bdc:	68fa      	ldr	r2, [r7, #12]
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	4413      	add	r3, r2
 8012be2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d009      	beq.n	8012bfe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012bea:	2208      	movs	r2, #8
 8012bec:	4909      	ldr	r1, [pc, #36]	; (8012c14 <Get_SerialNum+0x50>)
 8012bee:	68f8      	ldr	r0, [r7, #12]
 8012bf0:	f000 f814 	bl	8012c1c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012bf4:	2204      	movs	r2, #4
 8012bf6:	4908      	ldr	r1, [pc, #32]	; (8012c18 <Get_SerialNum+0x54>)
 8012bf8:	68b8      	ldr	r0, [r7, #8]
 8012bfa:	f000 f80f 	bl	8012c1c <IntToUnicode>
  }
}
 8012bfe:	bf00      	nop
 8012c00:	3710      	adds	r7, #16
 8012c02:	46bd      	mov	sp, r7
 8012c04:	bd80      	pop	{r7, pc}
 8012c06:	bf00      	nop
 8012c08:	1fff7590 	.word	0x1fff7590
 8012c0c:	1fff7594 	.word	0x1fff7594
 8012c10:	1fff7598 	.word	0x1fff7598
 8012c14:	20000382 	.word	0x20000382
 8012c18:	20000392 	.word	0x20000392

08012c1c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012c1c:	b480      	push	{r7}
 8012c1e:	b087      	sub	sp, #28
 8012c20:	af00      	add	r7, sp, #0
 8012c22:	60f8      	str	r0, [r7, #12]
 8012c24:	60b9      	str	r1, [r7, #8]
 8012c26:	4613      	mov	r3, r2
 8012c28:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012c2a:	2300      	movs	r3, #0
 8012c2c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012c2e:	2300      	movs	r3, #0
 8012c30:	75fb      	strb	r3, [r7, #23]
 8012c32:	e027      	b.n	8012c84 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012c34:	68fb      	ldr	r3, [r7, #12]
 8012c36:	0f1b      	lsrs	r3, r3, #28
 8012c38:	2b09      	cmp	r3, #9
 8012c3a:	d80b      	bhi.n	8012c54 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	0f1b      	lsrs	r3, r3, #28
 8012c40:	b2da      	uxtb	r2, r3
 8012c42:	7dfb      	ldrb	r3, [r7, #23]
 8012c44:	005b      	lsls	r3, r3, #1
 8012c46:	4619      	mov	r1, r3
 8012c48:	68bb      	ldr	r3, [r7, #8]
 8012c4a:	440b      	add	r3, r1
 8012c4c:	3230      	adds	r2, #48	; 0x30
 8012c4e:	b2d2      	uxtb	r2, r2
 8012c50:	701a      	strb	r2, [r3, #0]
 8012c52:	e00a      	b.n	8012c6a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012c54:	68fb      	ldr	r3, [r7, #12]
 8012c56:	0f1b      	lsrs	r3, r3, #28
 8012c58:	b2da      	uxtb	r2, r3
 8012c5a:	7dfb      	ldrb	r3, [r7, #23]
 8012c5c:	005b      	lsls	r3, r3, #1
 8012c5e:	4619      	mov	r1, r3
 8012c60:	68bb      	ldr	r3, [r7, #8]
 8012c62:	440b      	add	r3, r1
 8012c64:	3237      	adds	r2, #55	; 0x37
 8012c66:	b2d2      	uxtb	r2, r2
 8012c68:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	011b      	lsls	r3, r3, #4
 8012c6e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012c70:	7dfb      	ldrb	r3, [r7, #23]
 8012c72:	005b      	lsls	r3, r3, #1
 8012c74:	3301      	adds	r3, #1
 8012c76:	68ba      	ldr	r2, [r7, #8]
 8012c78:	4413      	add	r3, r2
 8012c7a:	2200      	movs	r2, #0
 8012c7c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012c7e:	7dfb      	ldrb	r3, [r7, #23]
 8012c80:	3301      	adds	r3, #1
 8012c82:	75fb      	strb	r3, [r7, #23]
 8012c84:	7dfa      	ldrb	r2, [r7, #23]
 8012c86:	79fb      	ldrb	r3, [r7, #7]
 8012c88:	429a      	cmp	r2, r3
 8012c8a:	d3d3      	bcc.n	8012c34 <IntToUnicode+0x18>
  }
}
 8012c8c:	bf00      	nop
 8012c8e:	bf00      	nop
 8012c90:	371c      	adds	r7, #28
 8012c92:	46bd      	mov	sp, r7
 8012c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c98:	4770      	bx	lr
	...

08012c9c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012c9c:	b580      	push	{r7, lr}
 8012c9e:	b0b0      	sub	sp, #192	; 0xc0
 8012ca0:	af00      	add	r7, sp, #0
 8012ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012ca4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8012ca8:	2200      	movs	r2, #0
 8012caa:	601a      	str	r2, [r3, #0]
 8012cac:	605a      	str	r2, [r3, #4]
 8012cae:	609a      	str	r2, [r3, #8]
 8012cb0:	60da      	str	r2, [r3, #12]
 8012cb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8012cb4:	f107 0314 	add.w	r3, r7, #20
 8012cb8:	2298      	movs	r2, #152	; 0x98
 8012cba:	2100      	movs	r1, #0
 8012cbc:	4618      	mov	r0, r3
 8012cbe:	f000 fe9e 	bl	80139fe <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	681b      	ldr	r3, [r3, #0]
 8012cc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012cca:	d163      	bne.n	8012d94 <HAL_PCD_MspInit+0xf8>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8012ccc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012cd0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8012cd2:	2300      	movs	r3, #0
 8012cd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8012cd8:	f107 0314 	add.w	r3, r7, #20
 8012cdc:	4618      	mov	r0, r3
 8012cde:	f7f7 fcdf 	bl	800a6a0 <HAL_RCCEx_PeriphCLKConfig>
 8012ce2:	4603      	mov	r3, r0
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d001      	beq.n	8012cec <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8012ce8:	f7f0 ff72 	bl	8003bd0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012cec:	4b2b      	ldr	r3, [pc, #172]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012cf0:	4a2a      	ldr	r2, [pc, #168]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012cf2:	f043 0301 	orr.w	r3, r3, #1
 8012cf6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012cf8:	4b28      	ldr	r3, [pc, #160]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012cfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012cfc:	f003 0301 	and.w	r3, r3, #1
 8012d00:	613b      	str	r3, [r7, #16]
 8012d02:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8012d04:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8012d08:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012d0c:	2302      	movs	r3, #2
 8012d0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012d12:	2300      	movs	r3, #0
 8012d14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012d18:	2303      	movs	r3, #3
 8012d1a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8012d1e:	230a      	movs	r3, #10
 8012d20:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012d24:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8012d28:	4619      	mov	r1, r3
 8012d2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8012d2e:	f7f5 f8a1 	bl	8007e74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012d32:	4b1a      	ldr	r3, [pc, #104]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012d36:	4a19      	ldr	r2, [pc, #100]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012d38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012d3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012d3e:	4b17      	ldr	r3, [pc, #92]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012d42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8012d46:	60fb      	str	r3, [r7, #12]
 8012d48:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8012d4a:	4b14      	ldr	r3, [pc, #80]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d114      	bne.n	8012d80 <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8012d56:	4b11      	ldr	r3, [pc, #68]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012d5a:	4a10      	ldr	r2, [pc, #64]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012d60:	6593      	str	r3, [r2, #88]	; 0x58
 8012d62:	4b0e      	ldr	r3, [pc, #56]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012d6a:	60bb      	str	r3, [r7, #8]
 8012d6c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8012d6e:	f7f6 fcdf 	bl	8009730 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8012d72:	4b0a      	ldr	r3, [pc, #40]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012d76:	4a09      	ldr	r2, [pc, #36]	; (8012d9c <HAL_PCD_MspInit+0x100>)
 8012d78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012d7c:	6593      	str	r3, [r2, #88]	; 0x58
 8012d7e:	e001      	b.n	8012d84 <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8012d80:	f7f6 fcd6 	bl	8009730 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8012d84:	2200      	movs	r2, #0
 8012d86:	2105      	movs	r1, #5
 8012d88:	2043      	movs	r0, #67	; 0x43
 8012d8a:	f7f4 fdd7 	bl	800793c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8012d8e:	2043      	movs	r0, #67	; 0x43
 8012d90:	f7f4 fdf0 	bl	8007974 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012d94:	bf00      	nop
 8012d96:	37c0      	adds	r7, #192	; 0xc0
 8012d98:	46bd      	mov	sp, r7
 8012d9a:	bd80      	pop	{r7, pc}
 8012d9c:	40021000 	.word	0x40021000

08012da0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012da0:	b580      	push	{r7, lr}
 8012da2:	b082      	sub	sp, #8
 8012da4:	af00      	add	r7, sp, #0
 8012da6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8012db4:	4619      	mov	r1, r3
 8012db6:	4610      	mov	r0, r2
 8012db8:	f7fb fea8 	bl	800eb0c <USBD_LL_SetupStage>
}
 8012dbc:	bf00      	nop
 8012dbe:	3708      	adds	r7, #8
 8012dc0:	46bd      	mov	sp, r7
 8012dc2:	bd80      	pop	{r7, pc}

08012dc4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012dc4:	b580      	push	{r7, lr}
 8012dc6:	b082      	sub	sp, #8
 8012dc8:	af00      	add	r7, sp, #0
 8012dca:	6078      	str	r0, [r7, #4]
 8012dcc:	460b      	mov	r3, r1
 8012dce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8012dd6:	78fa      	ldrb	r2, [r7, #3]
 8012dd8:	6879      	ldr	r1, [r7, #4]
 8012dda:	4613      	mov	r3, r2
 8012ddc:	00db      	lsls	r3, r3, #3
 8012dde:	4413      	add	r3, r2
 8012de0:	009b      	lsls	r3, r3, #2
 8012de2:	440b      	add	r3, r1
 8012de4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8012de8:	681a      	ldr	r2, [r3, #0]
 8012dea:	78fb      	ldrb	r3, [r7, #3]
 8012dec:	4619      	mov	r1, r3
 8012dee:	f7fb fee2 	bl	800ebb6 <USBD_LL_DataOutStage>
}
 8012df2:	bf00      	nop
 8012df4:	3708      	adds	r7, #8
 8012df6:	46bd      	mov	sp, r7
 8012df8:	bd80      	pop	{r7, pc}

08012dfa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012dfa:	b580      	push	{r7, lr}
 8012dfc:	b082      	sub	sp, #8
 8012dfe:	af00      	add	r7, sp, #0
 8012e00:	6078      	str	r0, [r7, #4]
 8012e02:	460b      	mov	r3, r1
 8012e04:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8012e0c:	78fa      	ldrb	r2, [r7, #3]
 8012e0e:	6879      	ldr	r1, [r7, #4]
 8012e10:	4613      	mov	r3, r2
 8012e12:	00db      	lsls	r3, r3, #3
 8012e14:	4413      	add	r3, r2
 8012e16:	009b      	lsls	r3, r3, #2
 8012e18:	440b      	add	r3, r1
 8012e1a:	334c      	adds	r3, #76	; 0x4c
 8012e1c:	681a      	ldr	r2, [r3, #0]
 8012e1e:	78fb      	ldrb	r3, [r7, #3]
 8012e20:	4619      	mov	r1, r3
 8012e22:	f7fb ff2b 	bl	800ec7c <USBD_LL_DataInStage>
}
 8012e26:	bf00      	nop
 8012e28:	3708      	adds	r7, #8
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	bd80      	pop	{r7, pc}

08012e2e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e2e:	b580      	push	{r7, lr}
 8012e30:	b082      	sub	sp, #8
 8012e32:	af00      	add	r7, sp, #0
 8012e34:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012e3c:	4618      	mov	r0, r3
 8012e3e:	f7fc f83f 	bl	800eec0 <USBD_LL_SOF>
}
 8012e42:	bf00      	nop
 8012e44:	3708      	adds	r7, #8
 8012e46:	46bd      	mov	sp, r7
 8012e48:	bd80      	pop	{r7, pc}

08012e4a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e4a:	b580      	push	{r7, lr}
 8012e4c:	b084      	sub	sp, #16
 8012e4e:	af00      	add	r7, sp, #0
 8012e50:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012e52:	2301      	movs	r3, #1
 8012e54:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	68db      	ldr	r3, [r3, #12]
 8012e5a:	2b02      	cmp	r3, #2
 8012e5c:	d001      	beq.n	8012e62 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8012e5e:	f7f0 feb7 	bl	8003bd0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012e68:	7bfa      	ldrb	r2, [r7, #15]
 8012e6a:	4611      	mov	r1, r2
 8012e6c:	4618      	mov	r0, r3
 8012e6e:	f7fb ffe9 	bl	800ee44 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012e78:	4618      	mov	r0, r3
 8012e7a:	f7fb ff95 	bl	800eda8 <USBD_LL_Reset>
}
 8012e7e:	bf00      	nop
 8012e80:	3710      	adds	r7, #16
 8012e82:	46bd      	mov	sp, r7
 8012e84:	bd80      	pop	{r7, pc}
	...

08012e88 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e88:	b580      	push	{r7, lr}
 8012e8a:	b082      	sub	sp, #8
 8012e8c:	af00      	add	r7, sp, #0
 8012e8e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	687a      	ldr	r2, [r7, #4]
 8012e9c:	6812      	ldr	r2, [r2, #0]
 8012e9e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012ea2:	f043 0301 	orr.w	r3, r3, #1
 8012ea6:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012eae:	4618      	mov	r0, r3
 8012eb0:	f7fb ffd8 	bl	800ee64 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	6a1b      	ldr	r3, [r3, #32]
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d005      	beq.n	8012ec8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012ebc:	4b04      	ldr	r3, [pc, #16]	; (8012ed0 <HAL_PCD_SuspendCallback+0x48>)
 8012ebe:	691b      	ldr	r3, [r3, #16]
 8012ec0:	4a03      	ldr	r2, [pc, #12]	; (8012ed0 <HAL_PCD_SuspendCallback+0x48>)
 8012ec2:	f043 0306 	orr.w	r3, r3, #6
 8012ec6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012ec8:	bf00      	nop
 8012eca:	3708      	adds	r7, #8
 8012ecc:	46bd      	mov	sp, r7
 8012ece:	bd80      	pop	{r7, pc}
 8012ed0:	e000ed00 	.word	0xe000ed00

08012ed4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012ed4:	b580      	push	{r7, lr}
 8012ed6:	b082      	sub	sp, #8
 8012ed8:	af00      	add	r7, sp, #0
 8012eda:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	681b      	ldr	r3, [r3, #0]
 8012ee0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	687a      	ldr	r2, [r7, #4]
 8012ee8:	6812      	ldr	r2, [r2, #0]
 8012eea:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012eee:	f023 0301 	bic.w	r3, r3, #1
 8012ef2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	6a1b      	ldr	r3, [r3, #32]
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d007      	beq.n	8012f0c <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012efc:	4b08      	ldr	r3, [pc, #32]	; (8012f20 <HAL_PCD_ResumeCallback+0x4c>)
 8012efe:	691b      	ldr	r3, [r3, #16]
 8012f00:	4a07      	ldr	r2, [pc, #28]	; (8012f20 <HAL_PCD_ResumeCallback+0x4c>)
 8012f02:	f023 0306 	bic.w	r3, r3, #6
 8012f06:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8012f08:	f000 faf4 	bl	80134f4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f12:	4618      	mov	r0, r3
 8012f14:	f7fb ffbc 	bl	800ee90 <USBD_LL_Resume>
}
 8012f18:	bf00      	nop
 8012f1a:	3708      	adds	r7, #8
 8012f1c:	46bd      	mov	sp, r7
 8012f1e:	bd80      	pop	{r7, pc}
 8012f20:	e000ed00 	.word	0xe000ed00

08012f24 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f24:	b580      	push	{r7, lr}
 8012f26:	b082      	sub	sp, #8
 8012f28:	af00      	add	r7, sp, #0
 8012f2a:	6078      	str	r0, [r7, #4]
 8012f2c:	460b      	mov	r3, r1
 8012f2e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012f30:	687b      	ldr	r3, [r7, #4]
 8012f32:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f36:	78fa      	ldrb	r2, [r7, #3]
 8012f38:	4611      	mov	r1, r2
 8012f3a:	4618      	mov	r0, r3
 8012f3c:	f7fc f808 	bl	800ef50 <USBD_LL_IsoOUTIncomplete>
}
 8012f40:	bf00      	nop
 8012f42:	3708      	adds	r7, #8
 8012f44:	46bd      	mov	sp, r7
 8012f46:	bd80      	pop	{r7, pc}

08012f48 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f48:	b580      	push	{r7, lr}
 8012f4a:	b082      	sub	sp, #8
 8012f4c:	af00      	add	r7, sp, #0
 8012f4e:	6078      	str	r0, [r7, #4]
 8012f50:	460b      	mov	r3, r1
 8012f52:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f5a:	78fa      	ldrb	r2, [r7, #3]
 8012f5c:	4611      	mov	r1, r2
 8012f5e:	4618      	mov	r0, r3
 8012f60:	f7fb ffd0 	bl	800ef04 <USBD_LL_IsoINIncomplete>
}
 8012f64:	bf00      	nop
 8012f66:	3708      	adds	r7, #8
 8012f68:	46bd      	mov	sp, r7
 8012f6a:	bd80      	pop	{r7, pc}

08012f6c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f6c:	b580      	push	{r7, lr}
 8012f6e:	b082      	sub	sp, #8
 8012f70:	af00      	add	r7, sp, #0
 8012f72:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f7a:	4618      	mov	r0, r3
 8012f7c:	f7fc f80e 	bl	800ef9c <USBD_LL_DevConnected>
}
 8012f80:	bf00      	nop
 8012f82:	3708      	adds	r7, #8
 8012f84:	46bd      	mov	sp, r7
 8012f86:	bd80      	pop	{r7, pc}

08012f88 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012f88:	b580      	push	{r7, lr}
 8012f8a:	b082      	sub	sp, #8
 8012f8c:	af00      	add	r7, sp, #0
 8012f8e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8012f96:	4618      	mov	r0, r3
 8012f98:	f7fc f80b 	bl	800efb2 <USBD_LL_DevDisconnected>
}
 8012f9c:	bf00      	nop
 8012f9e:	3708      	adds	r7, #8
 8012fa0:	46bd      	mov	sp, r7
 8012fa2:	bd80      	pop	{r7, pc}

08012fa4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012fa4:	b580      	push	{r7, lr}
 8012fa6:	b082      	sub	sp, #8
 8012fa8:	af00      	add	r7, sp, #0
 8012faa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	781b      	ldrb	r3, [r3, #0]
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d139      	bne.n	8013028 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8012fb4:	4a1f      	ldr	r2, [pc, #124]	; (8013034 <USBD_LL_Init+0x90>)
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	4a1d      	ldr	r2, [pc, #116]	; (8013034 <USBD_LL_Init+0x90>)
 8012fc0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8012fc4:	4b1b      	ldr	r3, [pc, #108]	; (8013034 <USBD_LL_Init+0x90>)
 8012fc6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8012fca:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8012fcc:	4b19      	ldr	r3, [pc, #100]	; (8013034 <USBD_LL_Init+0x90>)
 8012fce:	2206      	movs	r2, #6
 8012fd0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8012fd2:	4b18      	ldr	r3, [pc, #96]	; (8013034 <USBD_LL_Init+0x90>)
 8012fd4:	2202      	movs	r2, #2
 8012fd6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8012fd8:	4b16      	ldr	r3, [pc, #88]	; (8013034 <USBD_LL_Init+0x90>)
 8012fda:	2200      	movs	r2, #0
 8012fdc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8012fde:	4b15      	ldr	r3, [pc, #84]	; (8013034 <USBD_LL_Init+0x90>)
 8012fe0:	2200      	movs	r2, #0
 8012fe2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8012fe4:	4b13      	ldr	r3, [pc, #76]	; (8013034 <USBD_LL_Init+0x90>)
 8012fe6:	2200      	movs	r2, #0
 8012fe8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8012fea:	4b12      	ldr	r3, [pc, #72]	; (8013034 <USBD_LL_Init+0x90>)
 8012fec:	2200      	movs	r2, #0
 8012fee:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8012ff0:	4b10      	ldr	r3, [pc, #64]	; (8013034 <USBD_LL_Init+0x90>)
 8012ff2:	2200      	movs	r2, #0
 8012ff4:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8012ff6:	4b0f      	ldr	r3, [pc, #60]	; (8013034 <USBD_LL_Init+0x90>)
 8012ff8:	2200      	movs	r2, #0
 8012ffa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8012ffc:	480d      	ldr	r0, [pc, #52]	; (8013034 <USBD_LL_Init+0x90>)
 8012ffe:	f7f5 f8fb 	bl	80081f8 <HAL_PCD_Init>
 8013002:	4603      	mov	r3, r0
 8013004:	2b00      	cmp	r3, #0
 8013006:	d001      	beq.n	801300c <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8013008:	f7f0 fde2 	bl	8003bd0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801300c:	2180      	movs	r1, #128	; 0x80
 801300e:	4809      	ldr	r0, [pc, #36]	; (8013034 <USBD_LL_Init+0x90>)
 8013010:	f7f6 fa7d 	bl	800950e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8013014:	2240      	movs	r2, #64	; 0x40
 8013016:	2100      	movs	r1, #0
 8013018:	4806      	ldr	r0, [pc, #24]	; (8013034 <USBD_LL_Init+0x90>)
 801301a:	f7f6 fa31 	bl	8009480 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801301e:	2280      	movs	r2, #128	; 0x80
 8013020:	2101      	movs	r1, #1
 8013022:	4804      	ldr	r0, [pc, #16]	; (8013034 <USBD_LL_Init+0x90>)
 8013024:	f7f6 fa2c 	bl	8009480 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8013028:	2300      	movs	r3, #0
}
 801302a:	4618      	mov	r0, r3
 801302c:	3708      	adds	r7, #8
 801302e:	46bd      	mov	sp, r7
 8013030:	bd80      	pop	{r7, pc}
 8013032:	bf00      	nop
 8013034:	20009120 	.word	0x20009120

08013038 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013038:	b580      	push	{r7, lr}
 801303a:	b084      	sub	sp, #16
 801303c:	af00      	add	r7, sp, #0
 801303e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013040:	2300      	movs	r3, #0
 8013042:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013044:	2300      	movs	r3, #0
 8013046:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801304e:	4618      	mov	r0, r3
 8013050:	f7f5 f9f6 	bl	8008440 <HAL_PCD_Start>
 8013054:	4603      	mov	r3, r0
 8013056:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013058:	7bbb      	ldrb	r3, [r7, #14]
 801305a:	2b03      	cmp	r3, #3
 801305c:	d816      	bhi.n	801308c <USBD_LL_Start+0x54>
 801305e:	a201      	add	r2, pc, #4	; (adr r2, 8013064 <USBD_LL_Start+0x2c>)
 8013060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013064:	08013075 	.word	0x08013075
 8013068:	0801307b 	.word	0x0801307b
 801306c:	08013081 	.word	0x08013081
 8013070:	08013087 	.word	0x08013087
    case HAL_OK :
      usb_status = USBD_OK;
 8013074:	2300      	movs	r3, #0
 8013076:	73fb      	strb	r3, [r7, #15]
    break;
 8013078:	e00b      	b.n	8013092 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801307a:	2303      	movs	r3, #3
 801307c:	73fb      	strb	r3, [r7, #15]
    break;
 801307e:	e008      	b.n	8013092 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013080:	2301      	movs	r3, #1
 8013082:	73fb      	strb	r3, [r7, #15]
    break;
 8013084:	e005      	b.n	8013092 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013086:	2303      	movs	r3, #3
 8013088:	73fb      	strb	r3, [r7, #15]
    break;
 801308a:	e002      	b.n	8013092 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 801308c:	2303      	movs	r3, #3
 801308e:	73fb      	strb	r3, [r7, #15]
    break;
 8013090:	bf00      	nop
  }
  return usb_status;
 8013092:	7bfb      	ldrb	r3, [r7, #15]
}
 8013094:	4618      	mov	r0, r3
 8013096:	3710      	adds	r7, #16
 8013098:	46bd      	mov	sp, r7
 801309a:	bd80      	pop	{r7, pc}

0801309c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801309c:	b580      	push	{r7, lr}
 801309e:	b084      	sub	sp, #16
 80130a0:	af00      	add	r7, sp, #0
 80130a2:	6078      	str	r0, [r7, #4]
 80130a4:	4608      	mov	r0, r1
 80130a6:	4611      	mov	r1, r2
 80130a8:	461a      	mov	r2, r3
 80130aa:	4603      	mov	r3, r0
 80130ac:	70fb      	strb	r3, [r7, #3]
 80130ae:	460b      	mov	r3, r1
 80130b0:	70bb      	strb	r3, [r7, #2]
 80130b2:	4613      	mov	r3, r2
 80130b4:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80130b6:	2300      	movs	r3, #0
 80130b8:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80130ba:	2300      	movs	r3, #0
 80130bc:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80130c4:	78bb      	ldrb	r3, [r7, #2]
 80130c6:	883a      	ldrh	r2, [r7, #0]
 80130c8:	78f9      	ldrb	r1, [r7, #3]
 80130ca:	f7f5 fea0 	bl	8008e0e <HAL_PCD_EP_Open>
 80130ce:	4603      	mov	r3, r0
 80130d0:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80130d2:	7bbb      	ldrb	r3, [r7, #14]
 80130d4:	2b03      	cmp	r3, #3
 80130d6:	d817      	bhi.n	8013108 <USBD_LL_OpenEP+0x6c>
 80130d8:	a201      	add	r2, pc, #4	; (adr r2, 80130e0 <USBD_LL_OpenEP+0x44>)
 80130da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80130de:	bf00      	nop
 80130e0:	080130f1 	.word	0x080130f1
 80130e4:	080130f7 	.word	0x080130f7
 80130e8:	080130fd 	.word	0x080130fd
 80130ec:	08013103 	.word	0x08013103
    case HAL_OK :
      usb_status = USBD_OK;
 80130f0:	2300      	movs	r3, #0
 80130f2:	73fb      	strb	r3, [r7, #15]
    break;
 80130f4:	e00b      	b.n	801310e <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80130f6:	2303      	movs	r3, #3
 80130f8:	73fb      	strb	r3, [r7, #15]
    break;
 80130fa:	e008      	b.n	801310e <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80130fc:	2301      	movs	r3, #1
 80130fe:	73fb      	strb	r3, [r7, #15]
    break;
 8013100:	e005      	b.n	801310e <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013102:	2303      	movs	r3, #3
 8013104:	73fb      	strb	r3, [r7, #15]
    break;
 8013106:	e002      	b.n	801310e <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8013108:	2303      	movs	r3, #3
 801310a:	73fb      	strb	r3, [r7, #15]
    break;
 801310c:	bf00      	nop
  }
  return usb_status;
 801310e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013110:	4618      	mov	r0, r3
 8013112:	3710      	adds	r7, #16
 8013114:	46bd      	mov	sp, r7
 8013116:	bd80      	pop	{r7, pc}

08013118 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013118:	b580      	push	{r7, lr}
 801311a:	b084      	sub	sp, #16
 801311c:	af00      	add	r7, sp, #0
 801311e:	6078      	str	r0, [r7, #4]
 8013120:	460b      	mov	r3, r1
 8013122:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013124:	2300      	movs	r3, #0
 8013126:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013128:	2300      	movs	r3, #0
 801312a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013132:	78fa      	ldrb	r2, [r7, #3]
 8013134:	4611      	mov	r1, r2
 8013136:	4618      	mov	r0, r3
 8013138:	f7f5 fed1 	bl	8008ede <HAL_PCD_EP_Close>
 801313c:	4603      	mov	r3, r0
 801313e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013140:	7bbb      	ldrb	r3, [r7, #14]
 8013142:	2b03      	cmp	r3, #3
 8013144:	d816      	bhi.n	8013174 <USBD_LL_CloseEP+0x5c>
 8013146:	a201      	add	r2, pc, #4	; (adr r2, 801314c <USBD_LL_CloseEP+0x34>)
 8013148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801314c:	0801315d 	.word	0x0801315d
 8013150:	08013163 	.word	0x08013163
 8013154:	08013169 	.word	0x08013169
 8013158:	0801316f 	.word	0x0801316f
    case HAL_OK :
      usb_status = USBD_OK;
 801315c:	2300      	movs	r3, #0
 801315e:	73fb      	strb	r3, [r7, #15]
    break;
 8013160:	e00b      	b.n	801317a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013162:	2303      	movs	r3, #3
 8013164:	73fb      	strb	r3, [r7, #15]
    break;
 8013166:	e008      	b.n	801317a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013168:	2301      	movs	r3, #1
 801316a:	73fb      	strb	r3, [r7, #15]
    break;
 801316c:	e005      	b.n	801317a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801316e:	2303      	movs	r3, #3
 8013170:	73fb      	strb	r3, [r7, #15]
    break;
 8013172:	e002      	b.n	801317a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8013174:	2303      	movs	r3, #3
 8013176:	73fb      	strb	r3, [r7, #15]
    break;
 8013178:	bf00      	nop
  }
  return usb_status;
 801317a:	7bfb      	ldrb	r3, [r7, #15]
}
 801317c:	4618      	mov	r0, r3
 801317e:	3710      	adds	r7, #16
 8013180:	46bd      	mov	sp, r7
 8013182:	bd80      	pop	{r7, pc}

08013184 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013184:	b580      	push	{r7, lr}
 8013186:	b084      	sub	sp, #16
 8013188:	af00      	add	r7, sp, #0
 801318a:	6078      	str	r0, [r7, #4]
 801318c:	460b      	mov	r3, r1
 801318e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013190:	2300      	movs	r3, #0
 8013192:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013194:	2300      	movs	r3, #0
 8013196:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801319e:	78fa      	ldrb	r2, [r7, #3]
 80131a0:	4611      	mov	r1, r2
 80131a2:	4618      	mov	r0, r3
 80131a4:	f7f5 ff78 	bl	8009098 <HAL_PCD_EP_SetStall>
 80131a8:	4603      	mov	r3, r0
 80131aa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80131ac:	7bbb      	ldrb	r3, [r7, #14]
 80131ae:	2b03      	cmp	r3, #3
 80131b0:	d816      	bhi.n	80131e0 <USBD_LL_StallEP+0x5c>
 80131b2:	a201      	add	r2, pc, #4	; (adr r2, 80131b8 <USBD_LL_StallEP+0x34>)
 80131b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131b8:	080131c9 	.word	0x080131c9
 80131bc:	080131cf 	.word	0x080131cf
 80131c0:	080131d5 	.word	0x080131d5
 80131c4:	080131db 	.word	0x080131db
    case HAL_OK :
      usb_status = USBD_OK;
 80131c8:	2300      	movs	r3, #0
 80131ca:	73fb      	strb	r3, [r7, #15]
    break;
 80131cc:	e00b      	b.n	80131e6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80131ce:	2303      	movs	r3, #3
 80131d0:	73fb      	strb	r3, [r7, #15]
    break;
 80131d2:	e008      	b.n	80131e6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80131d4:	2301      	movs	r3, #1
 80131d6:	73fb      	strb	r3, [r7, #15]
    break;
 80131d8:	e005      	b.n	80131e6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80131da:	2303      	movs	r3, #3
 80131dc:	73fb      	strb	r3, [r7, #15]
    break;
 80131de:	e002      	b.n	80131e6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80131e0:	2303      	movs	r3, #3
 80131e2:	73fb      	strb	r3, [r7, #15]
    break;
 80131e4:	bf00      	nop
  }
  return usb_status;
 80131e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80131e8:	4618      	mov	r0, r3
 80131ea:	3710      	adds	r7, #16
 80131ec:	46bd      	mov	sp, r7
 80131ee:	bd80      	pop	{r7, pc}

080131f0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	b084      	sub	sp, #16
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	6078      	str	r0, [r7, #4]
 80131f8:	460b      	mov	r3, r1
 80131fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80131fc:	2300      	movs	r3, #0
 80131fe:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013200:	2300      	movs	r3, #0
 8013202:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801320a:	78fa      	ldrb	r2, [r7, #3]
 801320c:	4611      	mov	r1, r2
 801320e:	4618      	mov	r0, r3
 8013210:	f7f5 ffa4 	bl	800915c <HAL_PCD_EP_ClrStall>
 8013214:	4603      	mov	r3, r0
 8013216:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013218:	7bbb      	ldrb	r3, [r7, #14]
 801321a:	2b03      	cmp	r3, #3
 801321c:	d816      	bhi.n	801324c <USBD_LL_ClearStallEP+0x5c>
 801321e:	a201      	add	r2, pc, #4	; (adr r2, 8013224 <USBD_LL_ClearStallEP+0x34>)
 8013220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013224:	08013235 	.word	0x08013235
 8013228:	0801323b 	.word	0x0801323b
 801322c:	08013241 	.word	0x08013241
 8013230:	08013247 	.word	0x08013247
    case HAL_OK :
      usb_status = USBD_OK;
 8013234:	2300      	movs	r3, #0
 8013236:	73fb      	strb	r3, [r7, #15]
    break;
 8013238:	e00b      	b.n	8013252 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801323a:	2303      	movs	r3, #3
 801323c:	73fb      	strb	r3, [r7, #15]
    break;
 801323e:	e008      	b.n	8013252 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013240:	2301      	movs	r3, #1
 8013242:	73fb      	strb	r3, [r7, #15]
    break;
 8013244:	e005      	b.n	8013252 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013246:	2303      	movs	r3, #3
 8013248:	73fb      	strb	r3, [r7, #15]
    break;
 801324a:	e002      	b.n	8013252 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 801324c:	2303      	movs	r3, #3
 801324e:	73fb      	strb	r3, [r7, #15]
    break;
 8013250:	bf00      	nop
  }
  return usb_status;
 8013252:	7bfb      	ldrb	r3, [r7, #15]
}
 8013254:	4618      	mov	r0, r3
 8013256:	3710      	adds	r7, #16
 8013258:	46bd      	mov	sp, r7
 801325a:	bd80      	pop	{r7, pc}

0801325c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801325c:	b480      	push	{r7}
 801325e:	b085      	sub	sp, #20
 8013260:	af00      	add	r7, sp, #0
 8013262:	6078      	str	r0, [r7, #4]
 8013264:	460b      	mov	r3, r1
 8013266:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801326e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8013270:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013274:	2b00      	cmp	r3, #0
 8013276:	da0b      	bge.n	8013290 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013278:	78fb      	ldrb	r3, [r7, #3]
 801327a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801327e:	68f9      	ldr	r1, [r7, #12]
 8013280:	4613      	mov	r3, r2
 8013282:	00db      	lsls	r3, r3, #3
 8013284:	4413      	add	r3, r2
 8013286:	009b      	lsls	r3, r3, #2
 8013288:	440b      	add	r3, r1
 801328a:	333e      	adds	r3, #62	; 0x3e
 801328c:	781b      	ldrb	r3, [r3, #0]
 801328e:	e00b      	b.n	80132a8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013290:	78fb      	ldrb	r3, [r7, #3]
 8013292:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013296:	68f9      	ldr	r1, [r7, #12]
 8013298:	4613      	mov	r3, r2
 801329a:	00db      	lsls	r3, r3, #3
 801329c:	4413      	add	r3, r2
 801329e:	009b      	lsls	r3, r3, #2
 80132a0:	440b      	add	r3, r1
 80132a2:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80132a6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80132a8:	4618      	mov	r0, r3
 80132aa:	3714      	adds	r7, #20
 80132ac:	46bd      	mov	sp, r7
 80132ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132b2:	4770      	bx	lr

080132b4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80132b4:	b580      	push	{r7, lr}
 80132b6:	b084      	sub	sp, #16
 80132b8:	af00      	add	r7, sp, #0
 80132ba:	6078      	str	r0, [r7, #4]
 80132bc:	460b      	mov	r3, r1
 80132be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80132c0:	2300      	movs	r3, #0
 80132c2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80132c4:	2300      	movs	r3, #0
 80132c6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80132ce:	78fa      	ldrb	r2, [r7, #3]
 80132d0:	4611      	mov	r1, r2
 80132d2:	4618      	mov	r0, r3
 80132d4:	f7f5 fd76 	bl	8008dc4 <HAL_PCD_SetAddress>
 80132d8:	4603      	mov	r3, r0
 80132da:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80132dc:	7bbb      	ldrb	r3, [r7, #14]
 80132de:	2b03      	cmp	r3, #3
 80132e0:	d816      	bhi.n	8013310 <USBD_LL_SetUSBAddress+0x5c>
 80132e2:	a201      	add	r2, pc, #4	; (adr r2, 80132e8 <USBD_LL_SetUSBAddress+0x34>)
 80132e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132e8:	080132f9 	.word	0x080132f9
 80132ec:	080132ff 	.word	0x080132ff
 80132f0:	08013305 	.word	0x08013305
 80132f4:	0801330b 	.word	0x0801330b
    case HAL_OK :
      usb_status = USBD_OK;
 80132f8:	2300      	movs	r3, #0
 80132fa:	73fb      	strb	r3, [r7, #15]
    break;
 80132fc:	e00b      	b.n	8013316 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80132fe:	2303      	movs	r3, #3
 8013300:	73fb      	strb	r3, [r7, #15]
    break;
 8013302:	e008      	b.n	8013316 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013304:	2301      	movs	r3, #1
 8013306:	73fb      	strb	r3, [r7, #15]
    break;
 8013308:	e005      	b.n	8013316 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801330a:	2303      	movs	r3, #3
 801330c:	73fb      	strb	r3, [r7, #15]
    break;
 801330e:	e002      	b.n	8013316 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8013310:	2303      	movs	r3, #3
 8013312:	73fb      	strb	r3, [r7, #15]
    break;
 8013314:	bf00      	nop
  }
  return usb_status;
 8013316:	7bfb      	ldrb	r3, [r7, #15]
}
 8013318:	4618      	mov	r0, r3
 801331a:	3710      	adds	r7, #16
 801331c:	46bd      	mov	sp, r7
 801331e:	bd80      	pop	{r7, pc}

08013320 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b086      	sub	sp, #24
 8013324:	af00      	add	r7, sp, #0
 8013326:	60f8      	str	r0, [r7, #12]
 8013328:	607a      	str	r2, [r7, #4]
 801332a:	603b      	str	r3, [r7, #0]
 801332c:	460b      	mov	r3, r1
 801332e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013330:	2300      	movs	r3, #0
 8013332:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013334:	2300      	movs	r3, #0
 8013336:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8013338:	68fb      	ldr	r3, [r7, #12]
 801333a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801333e:	7af9      	ldrb	r1, [r7, #11]
 8013340:	683b      	ldr	r3, [r7, #0]
 8013342:	687a      	ldr	r2, [r7, #4]
 8013344:	f7f5 fe6b 	bl	800901e <HAL_PCD_EP_Transmit>
 8013348:	4603      	mov	r3, r0
 801334a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 801334c:	7dbb      	ldrb	r3, [r7, #22]
 801334e:	2b03      	cmp	r3, #3
 8013350:	d816      	bhi.n	8013380 <USBD_LL_Transmit+0x60>
 8013352:	a201      	add	r2, pc, #4	; (adr r2, 8013358 <USBD_LL_Transmit+0x38>)
 8013354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013358:	08013369 	.word	0x08013369
 801335c:	0801336f 	.word	0x0801336f
 8013360:	08013375 	.word	0x08013375
 8013364:	0801337b 	.word	0x0801337b
    case HAL_OK :
      usb_status = USBD_OK;
 8013368:	2300      	movs	r3, #0
 801336a:	75fb      	strb	r3, [r7, #23]
    break;
 801336c:	e00b      	b.n	8013386 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801336e:	2303      	movs	r3, #3
 8013370:	75fb      	strb	r3, [r7, #23]
    break;
 8013372:	e008      	b.n	8013386 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013374:	2301      	movs	r3, #1
 8013376:	75fb      	strb	r3, [r7, #23]
    break;
 8013378:	e005      	b.n	8013386 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801337a:	2303      	movs	r3, #3
 801337c:	75fb      	strb	r3, [r7, #23]
    break;
 801337e:	e002      	b.n	8013386 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8013380:	2303      	movs	r3, #3
 8013382:	75fb      	strb	r3, [r7, #23]
    break;
 8013384:	bf00      	nop
  }
  return usb_status;
 8013386:	7dfb      	ldrb	r3, [r7, #23]
}
 8013388:	4618      	mov	r0, r3
 801338a:	3718      	adds	r7, #24
 801338c:	46bd      	mov	sp, r7
 801338e:	bd80      	pop	{r7, pc}

08013390 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013390:	b580      	push	{r7, lr}
 8013392:	b086      	sub	sp, #24
 8013394:	af00      	add	r7, sp, #0
 8013396:	60f8      	str	r0, [r7, #12]
 8013398:	607a      	str	r2, [r7, #4]
 801339a:	603b      	str	r3, [r7, #0]
 801339c:	460b      	mov	r3, r1
 801339e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133a0:	2300      	movs	r3, #0
 80133a2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80133a4:	2300      	movs	r3, #0
 80133a6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80133ae:	7af9      	ldrb	r1, [r7, #11]
 80133b0:	683b      	ldr	r3, [r7, #0]
 80133b2:	687a      	ldr	r2, [r7, #4]
 80133b4:	f7f5 fddd 	bl	8008f72 <HAL_PCD_EP_Receive>
 80133b8:	4603      	mov	r3, r0
 80133ba:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80133bc:	7dbb      	ldrb	r3, [r7, #22]
 80133be:	2b03      	cmp	r3, #3
 80133c0:	d816      	bhi.n	80133f0 <USBD_LL_PrepareReceive+0x60>
 80133c2:	a201      	add	r2, pc, #4	; (adr r2, 80133c8 <USBD_LL_PrepareReceive+0x38>)
 80133c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133c8:	080133d9 	.word	0x080133d9
 80133cc:	080133df 	.word	0x080133df
 80133d0:	080133e5 	.word	0x080133e5
 80133d4:	080133eb 	.word	0x080133eb
    case HAL_OK :
      usb_status = USBD_OK;
 80133d8:	2300      	movs	r3, #0
 80133da:	75fb      	strb	r3, [r7, #23]
    break;
 80133dc:	e00b      	b.n	80133f6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80133de:	2303      	movs	r3, #3
 80133e0:	75fb      	strb	r3, [r7, #23]
    break;
 80133e2:	e008      	b.n	80133f6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80133e4:	2301      	movs	r3, #1
 80133e6:	75fb      	strb	r3, [r7, #23]
    break;
 80133e8:	e005      	b.n	80133f6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80133ea:	2303      	movs	r3, #3
 80133ec:	75fb      	strb	r3, [r7, #23]
    break;
 80133ee:	e002      	b.n	80133f6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 80133f0:	2303      	movs	r3, #3
 80133f2:	75fb      	strb	r3, [r7, #23]
    break;
 80133f4:	bf00      	nop
  }
  return usb_status;
 80133f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80133f8:	4618      	mov	r0, r3
 80133fa:	3718      	adds	r7, #24
 80133fc:	46bd      	mov	sp, r7
 80133fe:	bd80      	pop	{r7, pc}

08013400 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013400:	b580      	push	{r7, lr}
 8013402:	b082      	sub	sp, #8
 8013404:	af00      	add	r7, sp, #0
 8013406:	6078      	str	r0, [r7, #4]
 8013408:	460b      	mov	r3, r1
 801340a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013412:	78fa      	ldrb	r2, [r7, #3]
 8013414:	4611      	mov	r1, r2
 8013416:	4618      	mov	r0, r3
 8013418:	f7f5 fde9 	bl	8008fee <HAL_PCD_EP_GetRxCount>
 801341c:	4603      	mov	r3, r0
}
 801341e:	4618      	mov	r0, r3
 8013420:	3708      	adds	r7, #8
 8013422:	46bd      	mov	sp, r7
 8013424:	bd80      	pop	{r7, pc}
	...

08013428 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8013428:	b580      	push	{r7, lr}
 801342a:	b082      	sub	sp, #8
 801342c:	af00      	add	r7, sp, #0
 801342e:	6078      	str	r0, [r7, #4]
 8013430:	460b      	mov	r3, r1
 8013432:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8013434:	78fb      	ldrb	r3, [r7, #3]
 8013436:	2b00      	cmp	r3, #0
 8013438:	d002      	beq.n	8013440 <HAL_PCDEx_LPM_Callback+0x18>
 801343a:	2b01      	cmp	r3, #1
 801343c:	d01f      	beq.n	801347e <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 801343e:	e03b      	b.n	80134b8 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	6a1b      	ldr	r3, [r3, #32]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d007      	beq.n	8013458 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8013448:	f000 f854 	bl	80134f4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801344c:	4b1c      	ldr	r3, [pc, #112]	; (80134c0 <HAL_PCDEx_LPM_Callback+0x98>)
 801344e:	691b      	ldr	r3, [r3, #16]
 8013450:	4a1b      	ldr	r2, [pc, #108]	; (80134c0 <HAL_PCDEx_LPM_Callback+0x98>)
 8013452:	f023 0306 	bic.w	r3, r3, #6
 8013456:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	681b      	ldr	r3, [r3, #0]
 801345c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013460:	681b      	ldr	r3, [r3, #0]
 8013462:	687a      	ldr	r2, [r7, #4]
 8013464:	6812      	ldr	r2, [r2, #0]
 8013466:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801346a:	f023 0301 	bic.w	r3, r3, #1
 801346e:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013476:	4618      	mov	r0, r3
 8013478:	f7fb fd0a 	bl	800ee90 <USBD_LL_Resume>
    break;
 801347c:	e01c      	b.n	80134b8 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	681b      	ldr	r3, [r3, #0]
 8013482:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013486:	681b      	ldr	r3, [r3, #0]
 8013488:	687a      	ldr	r2, [r7, #4]
 801348a:	6812      	ldr	r2, [r2, #0]
 801348c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013490:	f043 0301 	orr.w	r3, r3, #1
 8013494:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801349c:	4618      	mov	r0, r3
 801349e:	f7fb fce1 	bl	800ee64 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	6a1b      	ldr	r3, [r3, #32]
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d005      	beq.n	80134b6 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80134aa:	4b05      	ldr	r3, [pc, #20]	; (80134c0 <HAL_PCDEx_LPM_Callback+0x98>)
 80134ac:	691b      	ldr	r3, [r3, #16]
 80134ae:	4a04      	ldr	r2, [pc, #16]	; (80134c0 <HAL_PCDEx_LPM_Callback+0x98>)
 80134b0:	f043 0306 	orr.w	r3, r3, #6
 80134b4:	6113      	str	r3, [r2, #16]
    break;
 80134b6:	bf00      	nop
}
 80134b8:	bf00      	nop
 80134ba:	3708      	adds	r7, #8
 80134bc:	46bd      	mov	sp, r7
 80134be:	bd80      	pop	{r7, pc}
 80134c0:	e000ed00 	.word	0xe000ed00

080134c4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80134c4:	b480      	push	{r7}
 80134c6:	b083      	sub	sp, #12
 80134c8:	af00      	add	r7, sp, #0
 80134ca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80134cc:	4b03      	ldr	r3, [pc, #12]	; (80134dc <USBD_static_malloc+0x18>)
}
 80134ce:	4618      	mov	r0, r3
 80134d0:	370c      	adds	r7, #12
 80134d2:	46bd      	mov	sp, r7
 80134d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134d8:	4770      	bx	lr
 80134da:	bf00      	nop
 80134dc:	2000962c 	.word	0x2000962c

080134e0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80134e0:	b480      	push	{r7}
 80134e2:	b083      	sub	sp, #12
 80134e4:	af00      	add	r7, sp, #0
 80134e6:	6078      	str	r0, [r7, #4]

}
 80134e8:	bf00      	nop
 80134ea:	370c      	adds	r7, #12
 80134ec:	46bd      	mov	sp, r7
 80134ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134f2:	4770      	bx	lr

080134f4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80134f4:	b580      	push	{r7, lr}
 80134f6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80134f8:	f7ef fea0 	bl	800323c <SystemClock_Config>
}
 80134fc:	bf00      	nop
 80134fe:	bd80      	pop	{r7, pc}

08013500 <expf>:
 8013500:	b508      	push	{r3, lr}
 8013502:	ed2d 8b02 	vpush	{d8}
 8013506:	eef0 8a40 	vmov.f32	s17, s0
 801350a:	f000 f82f 	bl	801356c <__ieee754_expf>
 801350e:	eeb0 8a40 	vmov.f32	s16, s0
 8013512:	eeb0 0a68 	vmov.f32	s0, s17
 8013516:	f000 f919 	bl	801374c <finitef>
 801351a:	b160      	cbz	r0, 8013536 <expf+0x36>
 801351c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 801355c <expf+0x5c>
 8013520:	eef4 8ae7 	vcmpe.f32	s17, s15
 8013524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013528:	dd0a      	ble.n	8013540 <expf+0x40>
 801352a:	f000 f91d 	bl	8013768 <__errno>
 801352e:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8013560 <expf+0x60>
 8013532:	2322      	movs	r3, #34	; 0x22
 8013534:	6003      	str	r3, [r0, #0]
 8013536:	eeb0 0a48 	vmov.f32	s0, s16
 801353a:	ecbd 8b02 	vpop	{d8}
 801353e:	bd08      	pop	{r3, pc}
 8013540:	eddf 7a08 	vldr	s15, [pc, #32]	; 8013564 <expf+0x64>
 8013544:	eef4 8ae7 	vcmpe.f32	s17, s15
 8013548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801354c:	d5f3      	bpl.n	8013536 <expf+0x36>
 801354e:	f000 f90b 	bl	8013768 <__errno>
 8013552:	2322      	movs	r3, #34	; 0x22
 8013554:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8013568 <expf+0x68>
 8013558:	6003      	str	r3, [r0, #0]
 801355a:	e7ec      	b.n	8013536 <expf+0x36>
 801355c:	42b17180 	.word	0x42b17180
 8013560:	7f800000 	.word	0x7f800000
 8013564:	c2cff1b5 	.word	0xc2cff1b5
 8013568:	00000000 	.word	0x00000000

0801356c <__ieee754_expf>:
 801356c:	ee10 2a10 	vmov	r2, s0
 8013570:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8013574:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013578:	d902      	bls.n	8013580 <__ieee754_expf+0x14>
 801357a:	ee30 0a00 	vadd.f32	s0, s0, s0
 801357e:	4770      	bx	lr
 8013580:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 8013584:	d106      	bne.n	8013594 <__ieee754_expf+0x28>
 8013586:	eddf 7a4e 	vldr	s15, [pc, #312]	; 80136c0 <__ieee754_expf+0x154>
 801358a:	2b00      	cmp	r3, #0
 801358c:	bf18      	it	ne
 801358e:	eeb0 0a67 	vmovne.f32	s0, s15
 8013592:	4770      	bx	lr
 8013594:	484b      	ldr	r0, [pc, #300]	; (80136c4 <__ieee754_expf+0x158>)
 8013596:	4282      	cmp	r2, r0
 8013598:	dd02      	ble.n	80135a0 <__ieee754_expf+0x34>
 801359a:	2000      	movs	r0, #0
 801359c:	f000 b8d0 	b.w	8013740 <__math_oflowf>
 80135a0:	2a00      	cmp	r2, #0
 80135a2:	da05      	bge.n	80135b0 <__ieee754_expf+0x44>
 80135a4:	4a48      	ldr	r2, [pc, #288]	; (80136c8 <__ieee754_expf+0x15c>)
 80135a6:	4291      	cmp	r1, r2
 80135a8:	d902      	bls.n	80135b0 <__ieee754_expf+0x44>
 80135aa:	2000      	movs	r0, #0
 80135ac:	f000 b8c2 	b.w	8013734 <__math_uflowf>
 80135b0:	4a46      	ldr	r2, [pc, #280]	; (80136cc <__ieee754_expf+0x160>)
 80135b2:	4291      	cmp	r1, r2
 80135b4:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80135b8:	d952      	bls.n	8013660 <__ieee754_expf+0xf4>
 80135ba:	4a45      	ldr	r2, [pc, #276]	; (80136d0 <__ieee754_expf+0x164>)
 80135bc:	4291      	cmp	r1, r2
 80135be:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80135c2:	d834      	bhi.n	801362e <__ieee754_expf+0xc2>
 80135c4:	4943      	ldr	r1, [pc, #268]	; (80136d4 <__ieee754_expf+0x168>)
 80135c6:	4411      	add	r1, r2
 80135c8:	ed91 7a00 	vldr	s14, [r1]
 80135cc:	4942      	ldr	r1, [pc, #264]	; (80136d8 <__ieee754_expf+0x16c>)
 80135ce:	440a      	add	r2, r1
 80135d0:	edd2 7a00 	vldr	s15, [r2]
 80135d4:	ee30 7a47 	vsub.f32	s14, s0, s14
 80135d8:	f1c3 0201 	rsb	r2, r3, #1
 80135dc:	1ad2      	subs	r2, r2, r3
 80135de:	ee37 0a67 	vsub.f32	s0, s14, s15
 80135e2:	ee20 6a00 	vmul.f32	s12, s0, s0
 80135e6:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 80136dc <__ieee754_expf+0x170>
 80135ea:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80136e0 <__ieee754_expf+0x174>
 80135ee:	eee6 6a05 	vfma.f32	s13, s12, s10
 80135f2:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 80136e4 <__ieee754_expf+0x178>
 80135f6:	eea6 5a86 	vfma.f32	s10, s13, s12
 80135fa:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80136e8 <__ieee754_expf+0x17c>
 80135fe:	eee5 6a06 	vfma.f32	s13, s10, s12
 8013602:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 80136ec <__ieee754_expf+0x180>
 8013606:	eea6 5a86 	vfma.f32	s10, s13, s12
 801360a:	eef0 6a40 	vmov.f32	s13, s0
 801360e:	eee5 6a46 	vfms.f32	s13, s10, s12
 8013612:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8013616:	ee20 5a26 	vmul.f32	s10, s0, s13
 801361a:	bb92      	cbnz	r2, 8013682 <__ieee754_expf+0x116>
 801361c:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8013620:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8013624:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8013628:	ee35 0ac0 	vsub.f32	s0, s11, s0
 801362c:	4770      	bx	lr
 801362e:	4b30      	ldr	r3, [pc, #192]	; (80136f0 <__ieee754_expf+0x184>)
 8013630:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80136f4 <__ieee754_expf+0x188>
 8013634:	eddf 6a30 	vldr	s13, [pc, #192]	; 80136f8 <__ieee754_expf+0x18c>
 8013638:	4413      	add	r3, r2
 801363a:	edd3 7a00 	vldr	s15, [r3]
 801363e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013642:	eeb0 7a40 	vmov.f32	s14, s0
 8013646:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801364a:	ee17 2a90 	vmov	r2, s15
 801364e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013652:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8013656:	eddf 6a29 	vldr	s13, [pc, #164]	; 80136fc <__ieee754_expf+0x190>
 801365a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801365e:	e7be      	b.n	80135de <__ieee754_expf+0x72>
 8013660:	f1b1 5f50 	cmp.w	r1, #872415232	; 0x34000000
 8013664:	d20b      	bcs.n	801367e <__ieee754_expf+0x112>
 8013666:	eddf 6a26 	vldr	s13, [pc, #152]	; 8013700 <__ieee754_expf+0x194>
 801366a:	ee70 6a26 	vadd.f32	s13, s0, s13
 801366e:	eef4 6ae5 	vcmpe.f32	s13, s11
 8013672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013676:	dd02      	ble.n	801367e <__ieee754_expf+0x112>
 8013678:	ee30 0a25 	vadd.f32	s0, s0, s11
 801367c:	4770      	bx	lr
 801367e:	2200      	movs	r2, #0
 8013680:	e7af      	b.n	80135e2 <__ieee754_expf+0x76>
 8013682:	ee76 6a66 	vsub.f32	s13, s12, s13
 8013686:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 801368a:	ee85 0a26 	vdiv.f32	s0, s10, s13
 801368e:	bfb8      	it	lt
 8013690:	3264      	addlt	r2, #100	; 0x64
 8013692:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013696:	ee37 0ac7 	vsub.f32	s0, s15, s14
 801369a:	ee75 7ac0 	vsub.f32	s15, s11, s0
 801369e:	ee17 3a90 	vmov	r3, s15
 80136a2:	bfab      	itete	ge
 80136a4:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80136a8:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80136ac:	ee00 3a10 	vmovge	s0, r3
 80136b0:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 8013704 <__ieee754_expf+0x198>
 80136b4:	bfbc      	itt	lt
 80136b6:	ee00 3a10 	vmovlt	s0, r3
 80136ba:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80136be:	4770      	bx	lr
 80136c0:	00000000 	.word	0x00000000
 80136c4:	42b17217 	.word	0x42b17217
 80136c8:	42cff1b5 	.word	0x42cff1b5
 80136cc:	3eb17218 	.word	0x3eb17218
 80136d0:	3f851591 	.word	0x3f851591
 80136d4:	08016c98 	.word	0x08016c98
 80136d8:	08016ca0 	.word	0x08016ca0
 80136dc:	3331bb4c 	.word	0x3331bb4c
 80136e0:	b5ddea0e 	.word	0xb5ddea0e
 80136e4:	388ab355 	.word	0x388ab355
 80136e8:	bb360b61 	.word	0xbb360b61
 80136ec:	3e2aaaab 	.word	0x3e2aaaab
 80136f0:	08016c90 	.word	0x08016c90
 80136f4:	3fb8aa3b 	.word	0x3fb8aa3b
 80136f8:	3f317180 	.word	0x3f317180
 80136fc:	3717f7d1 	.word	0x3717f7d1
 8013700:	7149f2ca 	.word	0x7149f2ca
 8013704:	0d800000 	.word	0x0d800000

08013708 <with_errnof>:
 8013708:	b513      	push	{r0, r1, r4, lr}
 801370a:	4604      	mov	r4, r0
 801370c:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013710:	f000 f82a 	bl	8013768 <__errno>
 8013714:	ed9d 0a01 	vldr	s0, [sp, #4]
 8013718:	6004      	str	r4, [r0, #0]
 801371a:	b002      	add	sp, #8
 801371c:	bd10      	pop	{r4, pc}

0801371e <xflowf>:
 801371e:	b130      	cbz	r0, 801372e <xflowf+0x10>
 8013720:	eef1 7a40 	vneg.f32	s15, s0
 8013724:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013728:	2022      	movs	r0, #34	; 0x22
 801372a:	f7ff bfed 	b.w	8013708 <with_errnof>
 801372e:	eef0 7a40 	vmov.f32	s15, s0
 8013732:	e7f7      	b.n	8013724 <xflowf+0x6>

08013734 <__math_uflowf>:
 8013734:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801373c <__math_uflowf+0x8>
 8013738:	f7ff bff1 	b.w	801371e <xflowf>
 801373c:	10000000 	.word	0x10000000

08013740 <__math_oflowf>:
 8013740:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013748 <__math_oflowf+0x8>
 8013744:	f7ff bfeb 	b.w	801371e <xflowf>
 8013748:	70000000 	.word	0x70000000

0801374c <finitef>:
 801374c:	b082      	sub	sp, #8
 801374e:	ed8d 0a01 	vstr	s0, [sp, #4]
 8013752:	9801      	ldr	r0, [sp, #4]
 8013754:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8013758:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 801375c:	bfac      	ite	ge
 801375e:	2000      	movge	r0, #0
 8013760:	2001      	movlt	r0, #1
 8013762:	b002      	add	sp, #8
 8013764:	4770      	bx	lr
	...

08013768 <__errno>:
 8013768:	4b01      	ldr	r3, [pc, #4]	; (8013770 <__errno+0x8>)
 801376a:	6818      	ldr	r0, [r3, #0]
 801376c:	4770      	bx	lr
 801376e:	bf00      	nop
 8013770:	2000039c 	.word	0x2000039c

08013774 <std>:
 8013774:	2300      	movs	r3, #0
 8013776:	b510      	push	{r4, lr}
 8013778:	4604      	mov	r4, r0
 801377a:	e9c0 3300 	strd	r3, r3, [r0]
 801377e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013782:	6083      	str	r3, [r0, #8]
 8013784:	8181      	strh	r1, [r0, #12]
 8013786:	6643      	str	r3, [r0, #100]	; 0x64
 8013788:	81c2      	strh	r2, [r0, #14]
 801378a:	6183      	str	r3, [r0, #24]
 801378c:	4619      	mov	r1, r3
 801378e:	2208      	movs	r2, #8
 8013790:	305c      	adds	r0, #92	; 0x5c
 8013792:	f000 f934 	bl	80139fe <memset>
 8013796:	4b05      	ldr	r3, [pc, #20]	; (80137ac <std+0x38>)
 8013798:	6263      	str	r3, [r4, #36]	; 0x24
 801379a:	4b05      	ldr	r3, [pc, #20]	; (80137b0 <std+0x3c>)
 801379c:	62a3      	str	r3, [r4, #40]	; 0x28
 801379e:	4b05      	ldr	r3, [pc, #20]	; (80137b4 <std+0x40>)
 80137a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80137a2:	4b05      	ldr	r3, [pc, #20]	; (80137b8 <std+0x44>)
 80137a4:	6224      	str	r4, [r4, #32]
 80137a6:	6323      	str	r3, [r4, #48]	; 0x30
 80137a8:	bd10      	pop	{r4, pc}
 80137aa:	bf00      	nop
 80137ac:	08014541 	.word	0x08014541
 80137b0:	08014563 	.word	0x08014563
 80137b4:	0801459b 	.word	0x0801459b
 80137b8:	080145bf 	.word	0x080145bf

080137bc <_cleanup_r>:
 80137bc:	4901      	ldr	r1, [pc, #4]	; (80137c4 <_cleanup_r+0x8>)
 80137be:	f000 b8af 	b.w	8013920 <_fwalk_reent>
 80137c2:	bf00      	nop
 80137c4:	08015411 	.word	0x08015411

080137c8 <__sfmoreglue>:
 80137c8:	b570      	push	{r4, r5, r6, lr}
 80137ca:	2268      	movs	r2, #104	; 0x68
 80137cc:	1e4d      	subs	r5, r1, #1
 80137ce:	4355      	muls	r5, r2
 80137d0:	460e      	mov	r6, r1
 80137d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80137d6:	f000 f93b 	bl	8013a50 <_malloc_r>
 80137da:	4604      	mov	r4, r0
 80137dc:	b140      	cbz	r0, 80137f0 <__sfmoreglue+0x28>
 80137de:	2100      	movs	r1, #0
 80137e0:	e9c0 1600 	strd	r1, r6, [r0]
 80137e4:	300c      	adds	r0, #12
 80137e6:	60a0      	str	r0, [r4, #8]
 80137e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80137ec:	f000 f907 	bl	80139fe <memset>
 80137f0:	4620      	mov	r0, r4
 80137f2:	bd70      	pop	{r4, r5, r6, pc}

080137f4 <__sfp_lock_acquire>:
 80137f4:	4801      	ldr	r0, [pc, #4]	; (80137fc <__sfp_lock_acquire+0x8>)
 80137f6:	f000 b8d8 	b.w	80139aa <__retarget_lock_acquire_recursive>
 80137fa:	bf00      	nop
 80137fc:	2000984d 	.word	0x2000984d

08013800 <__sfp_lock_release>:
 8013800:	4801      	ldr	r0, [pc, #4]	; (8013808 <__sfp_lock_release+0x8>)
 8013802:	f000 b8d3 	b.w	80139ac <__retarget_lock_release_recursive>
 8013806:	bf00      	nop
 8013808:	2000984d 	.word	0x2000984d

0801380c <__sinit_lock_acquire>:
 801380c:	4801      	ldr	r0, [pc, #4]	; (8013814 <__sinit_lock_acquire+0x8>)
 801380e:	f000 b8cc 	b.w	80139aa <__retarget_lock_acquire_recursive>
 8013812:	bf00      	nop
 8013814:	2000984e 	.word	0x2000984e

08013818 <__sinit_lock_release>:
 8013818:	4801      	ldr	r0, [pc, #4]	; (8013820 <__sinit_lock_release+0x8>)
 801381a:	f000 b8c7 	b.w	80139ac <__retarget_lock_release_recursive>
 801381e:	bf00      	nop
 8013820:	2000984e 	.word	0x2000984e

08013824 <__sinit>:
 8013824:	b510      	push	{r4, lr}
 8013826:	4604      	mov	r4, r0
 8013828:	f7ff fff0 	bl	801380c <__sinit_lock_acquire>
 801382c:	69a3      	ldr	r3, [r4, #24]
 801382e:	b11b      	cbz	r3, 8013838 <__sinit+0x14>
 8013830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013834:	f7ff bff0 	b.w	8013818 <__sinit_lock_release>
 8013838:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801383c:	6523      	str	r3, [r4, #80]	; 0x50
 801383e:	4b13      	ldr	r3, [pc, #76]	; (801388c <__sinit+0x68>)
 8013840:	4a13      	ldr	r2, [pc, #76]	; (8013890 <__sinit+0x6c>)
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	62a2      	str	r2, [r4, #40]	; 0x28
 8013846:	42a3      	cmp	r3, r4
 8013848:	bf04      	itt	eq
 801384a:	2301      	moveq	r3, #1
 801384c:	61a3      	streq	r3, [r4, #24]
 801384e:	4620      	mov	r0, r4
 8013850:	f000 f820 	bl	8013894 <__sfp>
 8013854:	6060      	str	r0, [r4, #4]
 8013856:	4620      	mov	r0, r4
 8013858:	f000 f81c 	bl	8013894 <__sfp>
 801385c:	60a0      	str	r0, [r4, #8]
 801385e:	4620      	mov	r0, r4
 8013860:	f000 f818 	bl	8013894 <__sfp>
 8013864:	2200      	movs	r2, #0
 8013866:	60e0      	str	r0, [r4, #12]
 8013868:	2104      	movs	r1, #4
 801386a:	6860      	ldr	r0, [r4, #4]
 801386c:	f7ff ff82 	bl	8013774 <std>
 8013870:	68a0      	ldr	r0, [r4, #8]
 8013872:	2201      	movs	r2, #1
 8013874:	2109      	movs	r1, #9
 8013876:	f7ff ff7d 	bl	8013774 <std>
 801387a:	68e0      	ldr	r0, [r4, #12]
 801387c:	2202      	movs	r2, #2
 801387e:	2112      	movs	r1, #18
 8013880:	f7ff ff78 	bl	8013774 <std>
 8013884:	2301      	movs	r3, #1
 8013886:	61a3      	str	r3, [r4, #24]
 8013888:	e7d2      	b.n	8013830 <__sinit+0xc>
 801388a:	bf00      	nop
 801388c:	08016d08 	.word	0x08016d08
 8013890:	080137bd 	.word	0x080137bd

08013894 <__sfp>:
 8013894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013896:	4607      	mov	r7, r0
 8013898:	f7ff ffac 	bl	80137f4 <__sfp_lock_acquire>
 801389c:	4b1e      	ldr	r3, [pc, #120]	; (8013918 <__sfp+0x84>)
 801389e:	681e      	ldr	r6, [r3, #0]
 80138a0:	69b3      	ldr	r3, [r6, #24]
 80138a2:	b913      	cbnz	r3, 80138aa <__sfp+0x16>
 80138a4:	4630      	mov	r0, r6
 80138a6:	f7ff ffbd 	bl	8013824 <__sinit>
 80138aa:	3648      	adds	r6, #72	; 0x48
 80138ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80138b0:	3b01      	subs	r3, #1
 80138b2:	d503      	bpl.n	80138bc <__sfp+0x28>
 80138b4:	6833      	ldr	r3, [r6, #0]
 80138b6:	b30b      	cbz	r3, 80138fc <__sfp+0x68>
 80138b8:	6836      	ldr	r6, [r6, #0]
 80138ba:	e7f7      	b.n	80138ac <__sfp+0x18>
 80138bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80138c0:	b9d5      	cbnz	r5, 80138f8 <__sfp+0x64>
 80138c2:	4b16      	ldr	r3, [pc, #88]	; (801391c <__sfp+0x88>)
 80138c4:	60e3      	str	r3, [r4, #12]
 80138c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80138ca:	6665      	str	r5, [r4, #100]	; 0x64
 80138cc:	f000 f86c 	bl	80139a8 <__retarget_lock_init_recursive>
 80138d0:	f7ff ff96 	bl	8013800 <__sfp_lock_release>
 80138d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80138d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80138dc:	6025      	str	r5, [r4, #0]
 80138de:	61a5      	str	r5, [r4, #24]
 80138e0:	2208      	movs	r2, #8
 80138e2:	4629      	mov	r1, r5
 80138e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80138e8:	f000 f889 	bl	80139fe <memset>
 80138ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80138f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80138f4:	4620      	mov	r0, r4
 80138f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138f8:	3468      	adds	r4, #104	; 0x68
 80138fa:	e7d9      	b.n	80138b0 <__sfp+0x1c>
 80138fc:	2104      	movs	r1, #4
 80138fe:	4638      	mov	r0, r7
 8013900:	f7ff ff62 	bl	80137c8 <__sfmoreglue>
 8013904:	4604      	mov	r4, r0
 8013906:	6030      	str	r0, [r6, #0]
 8013908:	2800      	cmp	r0, #0
 801390a:	d1d5      	bne.n	80138b8 <__sfp+0x24>
 801390c:	f7ff ff78 	bl	8013800 <__sfp_lock_release>
 8013910:	230c      	movs	r3, #12
 8013912:	603b      	str	r3, [r7, #0]
 8013914:	e7ee      	b.n	80138f4 <__sfp+0x60>
 8013916:	bf00      	nop
 8013918:	08016d08 	.word	0x08016d08
 801391c:	ffff0001 	.word	0xffff0001

08013920 <_fwalk_reent>:
 8013920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013924:	4606      	mov	r6, r0
 8013926:	4688      	mov	r8, r1
 8013928:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801392c:	2700      	movs	r7, #0
 801392e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013932:	f1b9 0901 	subs.w	r9, r9, #1
 8013936:	d505      	bpl.n	8013944 <_fwalk_reent+0x24>
 8013938:	6824      	ldr	r4, [r4, #0]
 801393a:	2c00      	cmp	r4, #0
 801393c:	d1f7      	bne.n	801392e <_fwalk_reent+0xe>
 801393e:	4638      	mov	r0, r7
 8013940:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013944:	89ab      	ldrh	r3, [r5, #12]
 8013946:	2b01      	cmp	r3, #1
 8013948:	d907      	bls.n	801395a <_fwalk_reent+0x3a>
 801394a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801394e:	3301      	adds	r3, #1
 8013950:	d003      	beq.n	801395a <_fwalk_reent+0x3a>
 8013952:	4629      	mov	r1, r5
 8013954:	4630      	mov	r0, r6
 8013956:	47c0      	blx	r8
 8013958:	4307      	orrs	r7, r0
 801395a:	3568      	adds	r5, #104	; 0x68
 801395c:	e7e9      	b.n	8013932 <_fwalk_reent+0x12>
	...

08013960 <__libc_init_array>:
 8013960:	b570      	push	{r4, r5, r6, lr}
 8013962:	4d0d      	ldr	r5, [pc, #52]	; (8013998 <__libc_init_array+0x38>)
 8013964:	4c0d      	ldr	r4, [pc, #52]	; (801399c <__libc_init_array+0x3c>)
 8013966:	1b64      	subs	r4, r4, r5
 8013968:	10a4      	asrs	r4, r4, #2
 801396a:	2600      	movs	r6, #0
 801396c:	42a6      	cmp	r6, r4
 801396e:	d109      	bne.n	8013984 <__libc_init_array+0x24>
 8013970:	4d0b      	ldr	r5, [pc, #44]	; (80139a0 <__libc_init_array+0x40>)
 8013972:	4c0c      	ldr	r4, [pc, #48]	; (80139a4 <__libc_init_array+0x44>)
 8013974:	f002 fe78 	bl	8016668 <_init>
 8013978:	1b64      	subs	r4, r4, r5
 801397a:	10a4      	asrs	r4, r4, #2
 801397c:	2600      	movs	r6, #0
 801397e:	42a6      	cmp	r6, r4
 8013980:	d105      	bne.n	801398e <__libc_init_array+0x2e>
 8013982:	bd70      	pop	{r4, r5, r6, pc}
 8013984:	f855 3b04 	ldr.w	r3, [r5], #4
 8013988:	4798      	blx	r3
 801398a:	3601      	adds	r6, #1
 801398c:	e7ee      	b.n	801396c <__libc_init_array+0xc>
 801398e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013992:	4798      	blx	r3
 8013994:	3601      	adds	r6, #1
 8013996:	e7f2      	b.n	801397e <__libc_init_array+0x1e>
 8013998:	08017084 	.word	0x08017084
 801399c:	08017084 	.word	0x08017084
 80139a0:	08017084 	.word	0x08017084
 80139a4:	08017094 	.word	0x08017094

080139a8 <__retarget_lock_init_recursive>:
 80139a8:	4770      	bx	lr

080139aa <__retarget_lock_acquire_recursive>:
 80139aa:	4770      	bx	lr

080139ac <__retarget_lock_release_recursive>:
 80139ac:	4770      	bx	lr

080139ae <memcpy>:
 80139ae:	440a      	add	r2, r1
 80139b0:	4291      	cmp	r1, r2
 80139b2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80139b6:	d100      	bne.n	80139ba <memcpy+0xc>
 80139b8:	4770      	bx	lr
 80139ba:	b510      	push	{r4, lr}
 80139bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80139c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80139c4:	4291      	cmp	r1, r2
 80139c6:	d1f9      	bne.n	80139bc <memcpy+0xe>
 80139c8:	bd10      	pop	{r4, pc}

080139ca <memmove>:
 80139ca:	4288      	cmp	r0, r1
 80139cc:	b510      	push	{r4, lr}
 80139ce:	eb01 0402 	add.w	r4, r1, r2
 80139d2:	d902      	bls.n	80139da <memmove+0x10>
 80139d4:	4284      	cmp	r4, r0
 80139d6:	4623      	mov	r3, r4
 80139d8:	d807      	bhi.n	80139ea <memmove+0x20>
 80139da:	1e43      	subs	r3, r0, #1
 80139dc:	42a1      	cmp	r1, r4
 80139de:	d008      	beq.n	80139f2 <memmove+0x28>
 80139e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80139e4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80139e8:	e7f8      	b.n	80139dc <memmove+0x12>
 80139ea:	4402      	add	r2, r0
 80139ec:	4601      	mov	r1, r0
 80139ee:	428a      	cmp	r2, r1
 80139f0:	d100      	bne.n	80139f4 <memmove+0x2a>
 80139f2:	bd10      	pop	{r4, pc}
 80139f4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80139f8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80139fc:	e7f7      	b.n	80139ee <memmove+0x24>

080139fe <memset>:
 80139fe:	4402      	add	r2, r0
 8013a00:	4603      	mov	r3, r0
 8013a02:	4293      	cmp	r3, r2
 8013a04:	d100      	bne.n	8013a08 <memset+0xa>
 8013a06:	4770      	bx	lr
 8013a08:	f803 1b01 	strb.w	r1, [r3], #1
 8013a0c:	e7f9      	b.n	8013a02 <memset+0x4>
	...

08013a10 <sbrk_aligned>:
 8013a10:	b570      	push	{r4, r5, r6, lr}
 8013a12:	4e0e      	ldr	r6, [pc, #56]	; (8013a4c <sbrk_aligned+0x3c>)
 8013a14:	460c      	mov	r4, r1
 8013a16:	6831      	ldr	r1, [r6, #0]
 8013a18:	4605      	mov	r5, r0
 8013a1a:	b911      	cbnz	r1, 8013a22 <sbrk_aligned+0x12>
 8013a1c:	f000 fd60 	bl	80144e0 <_sbrk_r>
 8013a20:	6030      	str	r0, [r6, #0]
 8013a22:	4621      	mov	r1, r4
 8013a24:	4628      	mov	r0, r5
 8013a26:	f000 fd5b 	bl	80144e0 <_sbrk_r>
 8013a2a:	1c43      	adds	r3, r0, #1
 8013a2c:	d00a      	beq.n	8013a44 <sbrk_aligned+0x34>
 8013a2e:	1cc4      	adds	r4, r0, #3
 8013a30:	f024 0403 	bic.w	r4, r4, #3
 8013a34:	42a0      	cmp	r0, r4
 8013a36:	d007      	beq.n	8013a48 <sbrk_aligned+0x38>
 8013a38:	1a21      	subs	r1, r4, r0
 8013a3a:	4628      	mov	r0, r5
 8013a3c:	f000 fd50 	bl	80144e0 <_sbrk_r>
 8013a40:	3001      	adds	r0, #1
 8013a42:	d101      	bne.n	8013a48 <sbrk_aligned+0x38>
 8013a44:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8013a48:	4620      	mov	r0, r4
 8013a4a:	bd70      	pop	{r4, r5, r6, pc}
 8013a4c:	20009854 	.word	0x20009854

08013a50 <_malloc_r>:
 8013a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a54:	1ccd      	adds	r5, r1, #3
 8013a56:	f025 0503 	bic.w	r5, r5, #3
 8013a5a:	3508      	adds	r5, #8
 8013a5c:	2d0c      	cmp	r5, #12
 8013a5e:	bf38      	it	cc
 8013a60:	250c      	movcc	r5, #12
 8013a62:	2d00      	cmp	r5, #0
 8013a64:	4607      	mov	r7, r0
 8013a66:	db01      	blt.n	8013a6c <_malloc_r+0x1c>
 8013a68:	42a9      	cmp	r1, r5
 8013a6a:	d905      	bls.n	8013a78 <_malloc_r+0x28>
 8013a6c:	230c      	movs	r3, #12
 8013a6e:	603b      	str	r3, [r7, #0]
 8013a70:	2600      	movs	r6, #0
 8013a72:	4630      	mov	r0, r6
 8013a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a78:	4e2e      	ldr	r6, [pc, #184]	; (8013b34 <_malloc_r+0xe4>)
 8013a7a:	f001 fd23 	bl	80154c4 <__malloc_lock>
 8013a7e:	6833      	ldr	r3, [r6, #0]
 8013a80:	461c      	mov	r4, r3
 8013a82:	bb34      	cbnz	r4, 8013ad2 <_malloc_r+0x82>
 8013a84:	4629      	mov	r1, r5
 8013a86:	4638      	mov	r0, r7
 8013a88:	f7ff ffc2 	bl	8013a10 <sbrk_aligned>
 8013a8c:	1c43      	adds	r3, r0, #1
 8013a8e:	4604      	mov	r4, r0
 8013a90:	d14d      	bne.n	8013b2e <_malloc_r+0xde>
 8013a92:	6834      	ldr	r4, [r6, #0]
 8013a94:	4626      	mov	r6, r4
 8013a96:	2e00      	cmp	r6, #0
 8013a98:	d140      	bne.n	8013b1c <_malloc_r+0xcc>
 8013a9a:	6823      	ldr	r3, [r4, #0]
 8013a9c:	4631      	mov	r1, r6
 8013a9e:	4638      	mov	r0, r7
 8013aa0:	eb04 0803 	add.w	r8, r4, r3
 8013aa4:	f000 fd1c 	bl	80144e0 <_sbrk_r>
 8013aa8:	4580      	cmp	r8, r0
 8013aaa:	d13a      	bne.n	8013b22 <_malloc_r+0xd2>
 8013aac:	6821      	ldr	r1, [r4, #0]
 8013aae:	3503      	adds	r5, #3
 8013ab0:	1a6d      	subs	r5, r5, r1
 8013ab2:	f025 0503 	bic.w	r5, r5, #3
 8013ab6:	3508      	adds	r5, #8
 8013ab8:	2d0c      	cmp	r5, #12
 8013aba:	bf38      	it	cc
 8013abc:	250c      	movcc	r5, #12
 8013abe:	4629      	mov	r1, r5
 8013ac0:	4638      	mov	r0, r7
 8013ac2:	f7ff ffa5 	bl	8013a10 <sbrk_aligned>
 8013ac6:	3001      	adds	r0, #1
 8013ac8:	d02b      	beq.n	8013b22 <_malloc_r+0xd2>
 8013aca:	6823      	ldr	r3, [r4, #0]
 8013acc:	442b      	add	r3, r5
 8013ace:	6023      	str	r3, [r4, #0]
 8013ad0:	e00e      	b.n	8013af0 <_malloc_r+0xa0>
 8013ad2:	6822      	ldr	r2, [r4, #0]
 8013ad4:	1b52      	subs	r2, r2, r5
 8013ad6:	d41e      	bmi.n	8013b16 <_malloc_r+0xc6>
 8013ad8:	2a0b      	cmp	r2, #11
 8013ada:	d916      	bls.n	8013b0a <_malloc_r+0xba>
 8013adc:	1961      	adds	r1, r4, r5
 8013ade:	42a3      	cmp	r3, r4
 8013ae0:	6025      	str	r5, [r4, #0]
 8013ae2:	bf18      	it	ne
 8013ae4:	6059      	strne	r1, [r3, #4]
 8013ae6:	6863      	ldr	r3, [r4, #4]
 8013ae8:	bf08      	it	eq
 8013aea:	6031      	streq	r1, [r6, #0]
 8013aec:	5162      	str	r2, [r4, r5]
 8013aee:	604b      	str	r3, [r1, #4]
 8013af0:	4638      	mov	r0, r7
 8013af2:	f104 060b 	add.w	r6, r4, #11
 8013af6:	f001 fceb 	bl	80154d0 <__malloc_unlock>
 8013afa:	f026 0607 	bic.w	r6, r6, #7
 8013afe:	1d23      	adds	r3, r4, #4
 8013b00:	1af2      	subs	r2, r6, r3
 8013b02:	d0b6      	beq.n	8013a72 <_malloc_r+0x22>
 8013b04:	1b9b      	subs	r3, r3, r6
 8013b06:	50a3      	str	r3, [r4, r2]
 8013b08:	e7b3      	b.n	8013a72 <_malloc_r+0x22>
 8013b0a:	6862      	ldr	r2, [r4, #4]
 8013b0c:	42a3      	cmp	r3, r4
 8013b0e:	bf0c      	ite	eq
 8013b10:	6032      	streq	r2, [r6, #0]
 8013b12:	605a      	strne	r2, [r3, #4]
 8013b14:	e7ec      	b.n	8013af0 <_malloc_r+0xa0>
 8013b16:	4623      	mov	r3, r4
 8013b18:	6864      	ldr	r4, [r4, #4]
 8013b1a:	e7b2      	b.n	8013a82 <_malloc_r+0x32>
 8013b1c:	4634      	mov	r4, r6
 8013b1e:	6876      	ldr	r6, [r6, #4]
 8013b20:	e7b9      	b.n	8013a96 <_malloc_r+0x46>
 8013b22:	230c      	movs	r3, #12
 8013b24:	603b      	str	r3, [r7, #0]
 8013b26:	4638      	mov	r0, r7
 8013b28:	f001 fcd2 	bl	80154d0 <__malloc_unlock>
 8013b2c:	e7a1      	b.n	8013a72 <_malloc_r+0x22>
 8013b2e:	6025      	str	r5, [r4, #0]
 8013b30:	e7de      	b.n	8013af0 <_malloc_r+0xa0>
 8013b32:	bf00      	nop
 8013b34:	20009850 	.word	0x20009850

08013b38 <__cvt>:
 8013b38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013b3c:	ec55 4b10 	vmov	r4, r5, d0
 8013b40:	2d00      	cmp	r5, #0
 8013b42:	460e      	mov	r6, r1
 8013b44:	4619      	mov	r1, r3
 8013b46:	462b      	mov	r3, r5
 8013b48:	bfbb      	ittet	lt
 8013b4a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013b4e:	461d      	movlt	r5, r3
 8013b50:	2300      	movge	r3, #0
 8013b52:	232d      	movlt	r3, #45	; 0x2d
 8013b54:	700b      	strb	r3, [r1, #0]
 8013b56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013b58:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013b5c:	4691      	mov	r9, r2
 8013b5e:	f023 0820 	bic.w	r8, r3, #32
 8013b62:	bfbc      	itt	lt
 8013b64:	4622      	movlt	r2, r4
 8013b66:	4614      	movlt	r4, r2
 8013b68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013b6c:	d005      	beq.n	8013b7a <__cvt+0x42>
 8013b6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8013b72:	d100      	bne.n	8013b76 <__cvt+0x3e>
 8013b74:	3601      	adds	r6, #1
 8013b76:	2102      	movs	r1, #2
 8013b78:	e000      	b.n	8013b7c <__cvt+0x44>
 8013b7a:	2103      	movs	r1, #3
 8013b7c:	ab03      	add	r3, sp, #12
 8013b7e:	9301      	str	r3, [sp, #4]
 8013b80:	ab02      	add	r3, sp, #8
 8013b82:	9300      	str	r3, [sp, #0]
 8013b84:	ec45 4b10 	vmov	d0, r4, r5
 8013b88:	4653      	mov	r3, sl
 8013b8a:	4632      	mov	r2, r6
 8013b8c:	f000 fdcc 	bl	8014728 <_dtoa_r>
 8013b90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013b94:	4607      	mov	r7, r0
 8013b96:	d102      	bne.n	8013b9e <__cvt+0x66>
 8013b98:	f019 0f01 	tst.w	r9, #1
 8013b9c:	d022      	beq.n	8013be4 <__cvt+0xac>
 8013b9e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013ba2:	eb07 0906 	add.w	r9, r7, r6
 8013ba6:	d110      	bne.n	8013bca <__cvt+0x92>
 8013ba8:	783b      	ldrb	r3, [r7, #0]
 8013baa:	2b30      	cmp	r3, #48	; 0x30
 8013bac:	d10a      	bne.n	8013bc4 <__cvt+0x8c>
 8013bae:	2200      	movs	r2, #0
 8013bb0:	2300      	movs	r3, #0
 8013bb2:	4620      	mov	r0, r4
 8013bb4:	4629      	mov	r1, r5
 8013bb6:	f7ec ff9f 	bl	8000af8 <__aeabi_dcmpeq>
 8013bba:	b918      	cbnz	r0, 8013bc4 <__cvt+0x8c>
 8013bbc:	f1c6 0601 	rsb	r6, r6, #1
 8013bc0:	f8ca 6000 	str.w	r6, [sl]
 8013bc4:	f8da 3000 	ldr.w	r3, [sl]
 8013bc8:	4499      	add	r9, r3
 8013bca:	2200      	movs	r2, #0
 8013bcc:	2300      	movs	r3, #0
 8013bce:	4620      	mov	r0, r4
 8013bd0:	4629      	mov	r1, r5
 8013bd2:	f7ec ff91 	bl	8000af8 <__aeabi_dcmpeq>
 8013bd6:	b108      	cbz	r0, 8013bdc <__cvt+0xa4>
 8013bd8:	f8cd 900c 	str.w	r9, [sp, #12]
 8013bdc:	2230      	movs	r2, #48	; 0x30
 8013bde:	9b03      	ldr	r3, [sp, #12]
 8013be0:	454b      	cmp	r3, r9
 8013be2:	d307      	bcc.n	8013bf4 <__cvt+0xbc>
 8013be4:	9b03      	ldr	r3, [sp, #12]
 8013be6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013be8:	1bdb      	subs	r3, r3, r7
 8013bea:	4638      	mov	r0, r7
 8013bec:	6013      	str	r3, [r2, #0]
 8013bee:	b004      	add	sp, #16
 8013bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bf4:	1c59      	adds	r1, r3, #1
 8013bf6:	9103      	str	r1, [sp, #12]
 8013bf8:	701a      	strb	r2, [r3, #0]
 8013bfa:	e7f0      	b.n	8013bde <__cvt+0xa6>

08013bfc <__exponent>:
 8013bfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013bfe:	4603      	mov	r3, r0
 8013c00:	2900      	cmp	r1, #0
 8013c02:	bfb8      	it	lt
 8013c04:	4249      	neglt	r1, r1
 8013c06:	f803 2b02 	strb.w	r2, [r3], #2
 8013c0a:	bfb4      	ite	lt
 8013c0c:	222d      	movlt	r2, #45	; 0x2d
 8013c0e:	222b      	movge	r2, #43	; 0x2b
 8013c10:	2909      	cmp	r1, #9
 8013c12:	7042      	strb	r2, [r0, #1]
 8013c14:	dd2a      	ble.n	8013c6c <__exponent+0x70>
 8013c16:	f10d 0407 	add.w	r4, sp, #7
 8013c1a:	46a4      	mov	ip, r4
 8013c1c:	270a      	movs	r7, #10
 8013c1e:	46a6      	mov	lr, r4
 8013c20:	460a      	mov	r2, r1
 8013c22:	fb91 f6f7 	sdiv	r6, r1, r7
 8013c26:	fb07 1516 	mls	r5, r7, r6, r1
 8013c2a:	3530      	adds	r5, #48	; 0x30
 8013c2c:	2a63      	cmp	r2, #99	; 0x63
 8013c2e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8013c32:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8013c36:	4631      	mov	r1, r6
 8013c38:	dcf1      	bgt.n	8013c1e <__exponent+0x22>
 8013c3a:	3130      	adds	r1, #48	; 0x30
 8013c3c:	f1ae 0502 	sub.w	r5, lr, #2
 8013c40:	f804 1c01 	strb.w	r1, [r4, #-1]
 8013c44:	1c44      	adds	r4, r0, #1
 8013c46:	4629      	mov	r1, r5
 8013c48:	4561      	cmp	r1, ip
 8013c4a:	d30a      	bcc.n	8013c62 <__exponent+0x66>
 8013c4c:	f10d 0209 	add.w	r2, sp, #9
 8013c50:	eba2 020e 	sub.w	r2, r2, lr
 8013c54:	4565      	cmp	r5, ip
 8013c56:	bf88      	it	hi
 8013c58:	2200      	movhi	r2, #0
 8013c5a:	4413      	add	r3, r2
 8013c5c:	1a18      	subs	r0, r3, r0
 8013c5e:	b003      	add	sp, #12
 8013c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013c62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013c66:	f804 2f01 	strb.w	r2, [r4, #1]!
 8013c6a:	e7ed      	b.n	8013c48 <__exponent+0x4c>
 8013c6c:	2330      	movs	r3, #48	; 0x30
 8013c6e:	3130      	adds	r1, #48	; 0x30
 8013c70:	7083      	strb	r3, [r0, #2]
 8013c72:	70c1      	strb	r1, [r0, #3]
 8013c74:	1d03      	adds	r3, r0, #4
 8013c76:	e7f1      	b.n	8013c5c <__exponent+0x60>

08013c78 <_printf_float>:
 8013c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c7c:	ed2d 8b02 	vpush	{d8}
 8013c80:	b08d      	sub	sp, #52	; 0x34
 8013c82:	460c      	mov	r4, r1
 8013c84:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8013c88:	4616      	mov	r6, r2
 8013c8a:	461f      	mov	r7, r3
 8013c8c:	4605      	mov	r5, r0
 8013c8e:	f001 fbfb 	bl	8015488 <_localeconv_r>
 8013c92:	f8d0 a000 	ldr.w	sl, [r0]
 8013c96:	4650      	mov	r0, sl
 8013c98:	f7ec fab2 	bl	8000200 <strlen>
 8013c9c:	2300      	movs	r3, #0
 8013c9e:	930a      	str	r3, [sp, #40]	; 0x28
 8013ca0:	6823      	ldr	r3, [r4, #0]
 8013ca2:	9305      	str	r3, [sp, #20]
 8013ca4:	f8d8 3000 	ldr.w	r3, [r8]
 8013ca8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8013cac:	3307      	adds	r3, #7
 8013cae:	f023 0307 	bic.w	r3, r3, #7
 8013cb2:	f103 0208 	add.w	r2, r3, #8
 8013cb6:	f8c8 2000 	str.w	r2, [r8]
 8013cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cbe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013cc2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013cc6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013cca:	9307      	str	r3, [sp, #28]
 8013ccc:	f8cd 8018 	str.w	r8, [sp, #24]
 8013cd0:	ee08 0a10 	vmov	s16, r0
 8013cd4:	4b9f      	ldr	r3, [pc, #636]	; (8013f54 <_printf_float+0x2dc>)
 8013cd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013cda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013cde:	f7ec ff3d 	bl	8000b5c <__aeabi_dcmpun>
 8013ce2:	bb88      	cbnz	r0, 8013d48 <_printf_float+0xd0>
 8013ce4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013ce8:	4b9a      	ldr	r3, [pc, #616]	; (8013f54 <_printf_float+0x2dc>)
 8013cea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013cee:	f7ec ff17 	bl	8000b20 <__aeabi_dcmple>
 8013cf2:	bb48      	cbnz	r0, 8013d48 <_printf_float+0xd0>
 8013cf4:	2200      	movs	r2, #0
 8013cf6:	2300      	movs	r3, #0
 8013cf8:	4640      	mov	r0, r8
 8013cfa:	4649      	mov	r1, r9
 8013cfc:	f7ec ff06 	bl	8000b0c <__aeabi_dcmplt>
 8013d00:	b110      	cbz	r0, 8013d08 <_printf_float+0x90>
 8013d02:	232d      	movs	r3, #45	; 0x2d
 8013d04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013d08:	4b93      	ldr	r3, [pc, #588]	; (8013f58 <_printf_float+0x2e0>)
 8013d0a:	4894      	ldr	r0, [pc, #592]	; (8013f5c <_printf_float+0x2e4>)
 8013d0c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8013d10:	bf94      	ite	ls
 8013d12:	4698      	movls	r8, r3
 8013d14:	4680      	movhi	r8, r0
 8013d16:	2303      	movs	r3, #3
 8013d18:	6123      	str	r3, [r4, #16]
 8013d1a:	9b05      	ldr	r3, [sp, #20]
 8013d1c:	f023 0204 	bic.w	r2, r3, #4
 8013d20:	6022      	str	r2, [r4, #0]
 8013d22:	f04f 0900 	mov.w	r9, #0
 8013d26:	9700      	str	r7, [sp, #0]
 8013d28:	4633      	mov	r3, r6
 8013d2a:	aa0b      	add	r2, sp, #44	; 0x2c
 8013d2c:	4621      	mov	r1, r4
 8013d2e:	4628      	mov	r0, r5
 8013d30:	f000 f9d8 	bl	80140e4 <_printf_common>
 8013d34:	3001      	adds	r0, #1
 8013d36:	f040 8090 	bne.w	8013e5a <_printf_float+0x1e2>
 8013d3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013d3e:	b00d      	add	sp, #52	; 0x34
 8013d40:	ecbd 8b02 	vpop	{d8}
 8013d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d48:	4642      	mov	r2, r8
 8013d4a:	464b      	mov	r3, r9
 8013d4c:	4640      	mov	r0, r8
 8013d4e:	4649      	mov	r1, r9
 8013d50:	f7ec ff04 	bl	8000b5c <__aeabi_dcmpun>
 8013d54:	b140      	cbz	r0, 8013d68 <_printf_float+0xf0>
 8013d56:	464b      	mov	r3, r9
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	bfbc      	itt	lt
 8013d5c:	232d      	movlt	r3, #45	; 0x2d
 8013d5e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8013d62:	487f      	ldr	r0, [pc, #508]	; (8013f60 <_printf_float+0x2e8>)
 8013d64:	4b7f      	ldr	r3, [pc, #508]	; (8013f64 <_printf_float+0x2ec>)
 8013d66:	e7d1      	b.n	8013d0c <_printf_float+0x94>
 8013d68:	6863      	ldr	r3, [r4, #4]
 8013d6a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8013d6e:	9206      	str	r2, [sp, #24]
 8013d70:	1c5a      	adds	r2, r3, #1
 8013d72:	d13f      	bne.n	8013df4 <_printf_float+0x17c>
 8013d74:	2306      	movs	r3, #6
 8013d76:	6063      	str	r3, [r4, #4]
 8013d78:	9b05      	ldr	r3, [sp, #20]
 8013d7a:	6861      	ldr	r1, [r4, #4]
 8013d7c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013d80:	2300      	movs	r3, #0
 8013d82:	9303      	str	r3, [sp, #12]
 8013d84:	ab0a      	add	r3, sp, #40	; 0x28
 8013d86:	e9cd b301 	strd	fp, r3, [sp, #4]
 8013d8a:	ab09      	add	r3, sp, #36	; 0x24
 8013d8c:	ec49 8b10 	vmov	d0, r8, r9
 8013d90:	9300      	str	r3, [sp, #0]
 8013d92:	6022      	str	r2, [r4, #0]
 8013d94:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013d98:	4628      	mov	r0, r5
 8013d9a:	f7ff fecd 	bl	8013b38 <__cvt>
 8013d9e:	9b06      	ldr	r3, [sp, #24]
 8013da0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013da2:	2b47      	cmp	r3, #71	; 0x47
 8013da4:	4680      	mov	r8, r0
 8013da6:	d108      	bne.n	8013dba <_printf_float+0x142>
 8013da8:	1cc8      	adds	r0, r1, #3
 8013daa:	db02      	blt.n	8013db2 <_printf_float+0x13a>
 8013dac:	6863      	ldr	r3, [r4, #4]
 8013dae:	4299      	cmp	r1, r3
 8013db0:	dd41      	ble.n	8013e36 <_printf_float+0x1be>
 8013db2:	f1ab 0b02 	sub.w	fp, fp, #2
 8013db6:	fa5f fb8b 	uxtb.w	fp, fp
 8013dba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013dbe:	d820      	bhi.n	8013e02 <_printf_float+0x18a>
 8013dc0:	3901      	subs	r1, #1
 8013dc2:	465a      	mov	r2, fp
 8013dc4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013dc8:	9109      	str	r1, [sp, #36]	; 0x24
 8013dca:	f7ff ff17 	bl	8013bfc <__exponent>
 8013dce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013dd0:	1813      	adds	r3, r2, r0
 8013dd2:	2a01      	cmp	r2, #1
 8013dd4:	4681      	mov	r9, r0
 8013dd6:	6123      	str	r3, [r4, #16]
 8013dd8:	dc02      	bgt.n	8013de0 <_printf_float+0x168>
 8013dda:	6822      	ldr	r2, [r4, #0]
 8013ddc:	07d2      	lsls	r2, r2, #31
 8013dde:	d501      	bpl.n	8013de4 <_printf_float+0x16c>
 8013de0:	3301      	adds	r3, #1
 8013de2:	6123      	str	r3, [r4, #16]
 8013de4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d09c      	beq.n	8013d26 <_printf_float+0xae>
 8013dec:	232d      	movs	r3, #45	; 0x2d
 8013dee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013df2:	e798      	b.n	8013d26 <_printf_float+0xae>
 8013df4:	9a06      	ldr	r2, [sp, #24]
 8013df6:	2a47      	cmp	r2, #71	; 0x47
 8013df8:	d1be      	bne.n	8013d78 <_printf_float+0x100>
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	d1bc      	bne.n	8013d78 <_printf_float+0x100>
 8013dfe:	2301      	movs	r3, #1
 8013e00:	e7b9      	b.n	8013d76 <_printf_float+0xfe>
 8013e02:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8013e06:	d118      	bne.n	8013e3a <_printf_float+0x1c2>
 8013e08:	2900      	cmp	r1, #0
 8013e0a:	6863      	ldr	r3, [r4, #4]
 8013e0c:	dd0b      	ble.n	8013e26 <_printf_float+0x1ae>
 8013e0e:	6121      	str	r1, [r4, #16]
 8013e10:	b913      	cbnz	r3, 8013e18 <_printf_float+0x1a0>
 8013e12:	6822      	ldr	r2, [r4, #0]
 8013e14:	07d0      	lsls	r0, r2, #31
 8013e16:	d502      	bpl.n	8013e1e <_printf_float+0x1a6>
 8013e18:	3301      	adds	r3, #1
 8013e1a:	440b      	add	r3, r1
 8013e1c:	6123      	str	r3, [r4, #16]
 8013e1e:	65a1      	str	r1, [r4, #88]	; 0x58
 8013e20:	f04f 0900 	mov.w	r9, #0
 8013e24:	e7de      	b.n	8013de4 <_printf_float+0x16c>
 8013e26:	b913      	cbnz	r3, 8013e2e <_printf_float+0x1b6>
 8013e28:	6822      	ldr	r2, [r4, #0]
 8013e2a:	07d2      	lsls	r2, r2, #31
 8013e2c:	d501      	bpl.n	8013e32 <_printf_float+0x1ba>
 8013e2e:	3302      	adds	r3, #2
 8013e30:	e7f4      	b.n	8013e1c <_printf_float+0x1a4>
 8013e32:	2301      	movs	r3, #1
 8013e34:	e7f2      	b.n	8013e1c <_printf_float+0x1a4>
 8013e36:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8013e3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e3c:	4299      	cmp	r1, r3
 8013e3e:	db05      	blt.n	8013e4c <_printf_float+0x1d4>
 8013e40:	6823      	ldr	r3, [r4, #0]
 8013e42:	6121      	str	r1, [r4, #16]
 8013e44:	07d8      	lsls	r0, r3, #31
 8013e46:	d5ea      	bpl.n	8013e1e <_printf_float+0x1a6>
 8013e48:	1c4b      	adds	r3, r1, #1
 8013e4a:	e7e7      	b.n	8013e1c <_printf_float+0x1a4>
 8013e4c:	2900      	cmp	r1, #0
 8013e4e:	bfd4      	ite	le
 8013e50:	f1c1 0202 	rsble	r2, r1, #2
 8013e54:	2201      	movgt	r2, #1
 8013e56:	4413      	add	r3, r2
 8013e58:	e7e0      	b.n	8013e1c <_printf_float+0x1a4>
 8013e5a:	6823      	ldr	r3, [r4, #0]
 8013e5c:	055a      	lsls	r2, r3, #21
 8013e5e:	d407      	bmi.n	8013e70 <_printf_float+0x1f8>
 8013e60:	6923      	ldr	r3, [r4, #16]
 8013e62:	4642      	mov	r2, r8
 8013e64:	4631      	mov	r1, r6
 8013e66:	4628      	mov	r0, r5
 8013e68:	47b8      	blx	r7
 8013e6a:	3001      	adds	r0, #1
 8013e6c:	d12c      	bne.n	8013ec8 <_printf_float+0x250>
 8013e6e:	e764      	b.n	8013d3a <_printf_float+0xc2>
 8013e70:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013e74:	f240 80e0 	bls.w	8014038 <_printf_float+0x3c0>
 8013e78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013e7c:	2200      	movs	r2, #0
 8013e7e:	2300      	movs	r3, #0
 8013e80:	f7ec fe3a 	bl	8000af8 <__aeabi_dcmpeq>
 8013e84:	2800      	cmp	r0, #0
 8013e86:	d034      	beq.n	8013ef2 <_printf_float+0x27a>
 8013e88:	4a37      	ldr	r2, [pc, #220]	; (8013f68 <_printf_float+0x2f0>)
 8013e8a:	2301      	movs	r3, #1
 8013e8c:	4631      	mov	r1, r6
 8013e8e:	4628      	mov	r0, r5
 8013e90:	47b8      	blx	r7
 8013e92:	3001      	adds	r0, #1
 8013e94:	f43f af51 	beq.w	8013d3a <_printf_float+0xc2>
 8013e98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013e9c:	429a      	cmp	r2, r3
 8013e9e:	db02      	blt.n	8013ea6 <_printf_float+0x22e>
 8013ea0:	6823      	ldr	r3, [r4, #0]
 8013ea2:	07d8      	lsls	r0, r3, #31
 8013ea4:	d510      	bpl.n	8013ec8 <_printf_float+0x250>
 8013ea6:	ee18 3a10 	vmov	r3, s16
 8013eaa:	4652      	mov	r2, sl
 8013eac:	4631      	mov	r1, r6
 8013eae:	4628      	mov	r0, r5
 8013eb0:	47b8      	blx	r7
 8013eb2:	3001      	adds	r0, #1
 8013eb4:	f43f af41 	beq.w	8013d3a <_printf_float+0xc2>
 8013eb8:	f04f 0800 	mov.w	r8, #0
 8013ebc:	f104 091a 	add.w	r9, r4, #26
 8013ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013ec2:	3b01      	subs	r3, #1
 8013ec4:	4543      	cmp	r3, r8
 8013ec6:	dc09      	bgt.n	8013edc <_printf_float+0x264>
 8013ec8:	6823      	ldr	r3, [r4, #0]
 8013eca:	079b      	lsls	r3, r3, #30
 8013ecc:	f100 8105 	bmi.w	80140da <_printf_float+0x462>
 8013ed0:	68e0      	ldr	r0, [r4, #12]
 8013ed2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013ed4:	4298      	cmp	r0, r3
 8013ed6:	bfb8      	it	lt
 8013ed8:	4618      	movlt	r0, r3
 8013eda:	e730      	b.n	8013d3e <_printf_float+0xc6>
 8013edc:	2301      	movs	r3, #1
 8013ede:	464a      	mov	r2, r9
 8013ee0:	4631      	mov	r1, r6
 8013ee2:	4628      	mov	r0, r5
 8013ee4:	47b8      	blx	r7
 8013ee6:	3001      	adds	r0, #1
 8013ee8:	f43f af27 	beq.w	8013d3a <_printf_float+0xc2>
 8013eec:	f108 0801 	add.w	r8, r8, #1
 8013ef0:	e7e6      	b.n	8013ec0 <_printf_float+0x248>
 8013ef2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	dc39      	bgt.n	8013f6c <_printf_float+0x2f4>
 8013ef8:	4a1b      	ldr	r2, [pc, #108]	; (8013f68 <_printf_float+0x2f0>)
 8013efa:	2301      	movs	r3, #1
 8013efc:	4631      	mov	r1, r6
 8013efe:	4628      	mov	r0, r5
 8013f00:	47b8      	blx	r7
 8013f02:	3001      	adds	r0, #1
 8013f04:	f43f af19 	beq.w	8013d3a <_printf_float+0xc2>
 8013f08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013f0c:	4313      	orrs	r3, r2
 8013f0e:	d102      	bne.n	8013f16 <_printf_float+0x29e>
 8013f10:	6823      	ldr	r3, [r4, #0]
 8013f12:	07d9      	lsls	r1, r3, #31
 8013f14:	d5d8      	bpl.n	8013ec8 <_printf_float+0x250>
 8013f16:	ee18 3a10 	vmov	r3, s16
 8013f1a:	4652      	mov	r2, sl
 8013f1c:	4631      	mov	r1, r6
 8013f1e:	4628      	mov	r0, r5
 8013f20:	47b8      	blx	r7
 8013f22:	3001      	adds	r0, #1
 8013f24:	f43f af09 	beq.w	8013d3a <_printf_float+0xc2>
 8013f28:	f04f 0900 	mov.w	r9, #0
 8013f2c:	f104 0a1a 	add.w	sl, r4, #26
 8013f30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f32:	425b      	negs	r3, r3
 8013f34:	454b      	cmp	r3, r9
 8013f36:	dc01      	bgt.n	8013f3c <_printf_float+0x2c4>
 8013f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f3a:	e792      	b.n	8013e62 <_printf_float+0x1ea>
 8013f3c:	2301      	movs	r3, #1
 8013f3e:	4652      	mov	r2, sl
 8013f40:	4631      	mov	r1, r6
 8013f42:	4628      	mov	r0, r5
 8013f44:	47b8      	blx	r7
 8013f46:	3001      	adds	r0, #1
 8013f48:	f43f aef7 	beq.w	8013d3a <_printf_float+0xc2>
 8013f4c:	f109 0901 	add.w	r9, r9, #1
 8013f50:	e7ee      	b.n	8013f30 <_printf_float+0x2b8>
 8013f52:	bf00      	nop
 8013f54:	7fefffff 	.word	0x7fefffff
 8013f58:	08016d0c 	.word	0x08016d0c
 8013f5c:	08016d10 	.word	0x08016d10
 8013f60:	08016d18 	.word	0x08016d18
 8013f64:	08016d14 	.word	0x08016d14
 8013f68:	08016d1c 	.word	0x08016d1c
 8013f6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013f6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013f70:	429a      	cmp	r2, r3
 8013f72:	bfa8      	it	ge
 8013f74:	461a      	movge	r2, r3
 8013f76:	2a00      	cmp	r2, #0
 8013f78:	4691      	mov	r9, r2
 8013f7a:	dc37      	bgt.n	8013fec <_printf_float+0x374>
 8013f7c:	f04f 0b00 	mov.w	fp, #0
 8013f80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013f84:	f104 021a 	add.w	r2, r4, #26
 8013f88:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013f8a:	9305      	str	r3, [sp, #20]
 8013f8c:	eba3 0309 	sub.w	r3, r3, r9
 8013f90:	455b      	cmp	r3, fp
 8013f92:	dc33      	bgt.n	8013ffc <_printf_float+0x384>
 8013f94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013f98:	429a      	cmp	r2, r3
 8013f9a:	db3b      	blt.n	8014014 <_printf_float+0x39c>
 8013f9c:	6823      	ldr	r3, [r4, #0]
 8013f9e:	07da      	lsls	r2, r3, #31
 8013fa0:	d438      	bmi.n	8014014 <_printf_float+0x39c>
 8013fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013fa4:	9a05      	ldr	r2, [sp, #20]
 8013fa6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013fa8:	1a9a      	subs	r2, r3, r2
 8013faa:	eba3 0901 	sub.w	r9, r3, r1
 8013fae:	4591      	cmp	r9, r2
 8013fb0:	bfa8      	it	ge
 8013fb2:	4691      	movge	r9, r2
 8013fb4:	f1b9 0f00 	cmp.w	r9, #0
 8013fb8:	dc35      	bgt.n	8014026 <_printf_float+0x3ae>
 8013fba:	f04f 0800 	mov.w	r8, #0
 8013fbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013fc2:	f104 0a1a 	add.w	sl, r4, #26
 8013fc6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013fca:	1a9b      	subs	r3, r3, r2
 8013fcc:	eba3 0309 	sub.w	r3, r3, r9
 8013fd0:	4543      	cmp	r3, r8
 8013fd2:	f77f af79 	ble.w	8013ec8 <_printf_float+0x250>
 8013fd6:	2301      	movs	r3, #1
 8013fd8:	4652      	mov	r2, sl
 8013fda:	4631      	mov	r1, r6
 8013fdc:	4628      	mov	r0, r5
 8013fde:	47b8      	blx	r7
 8013fe0:	3001      	adds	r0, #1
 8013fe2:	f43f aeaa 	beq.w	8013d3a <_printf_float+0xc2>
 8013fe6:	f108 0801 	add.w	r8, r8, #1
 8013fea:	e7ec      	b.n	8013fc6 <_printf_float+0x34e>
 8013fec:	4613      	mov	r3, r2
 8013fee:	4631      	mov	r1, r6
 8013ff0:	4642      	mov	r2, r8
 8013ff2:	4628      	mov	r0, r5
 8013ff4:	47b8      	blx	r7
 8013ff6:	3001      	adds	r0, #1
 8013ff8:	d1c0      	bne.n	8013f7c <_printf_float+0x304>
 8013ffa:	e69e      	b.n	8013d3a <_printf_float+0xc2>
 8013ffc:	2301      	movs	r3, #1
 8013ffe:	4631      	mov	r1, r6
 8014000:	4628      	mov	r0, r5
 8014002:	9205      	str	r2, [sp, #20]
 8014004:	47b8      	blx	r7
 8014006:	3001      	adds	r0, #1
 8014008:	f43f ae97 	beq.w	8013d3a <_printf_float+0xc2>
 801400c:	9a05      	ldr	r2, [sp, #20]
 801400e:	f10b 0b01 	add.w	fp, fp, #1
 8014012:	e7b9      	b.n	8013f88 <_printf_float+0x310>
 8014014:	ee18 3a10 	vmov	r3, s16
 8014018:	4652      	mov	r2, sl
 801401a:	4631      	mov	r1, r6
 801401c:	4628      	mov	r0, r5
 801401e:	47b8      	blx	r7
 8014020:	3001      	adds	r0, #1
 8014022:	d1be      	bne.n	8013fa2 <_printf_float+0x32a>
 8014024:	e689      	b.n	8013d3a <_printf_float+0xc2>
 8014026:	9a05      	ldr	r2, [sp, #20]
 8014028:	464b      	mov	r3, r9
 801402a:	4442      	add	r2, r8
 801402c:	4631      	mov	r1, r6
 801402e:	4628      	mov	r0, r5
 8014030:	47b8      	blx	r7
 8014032:	3001      	adds	r0, #1
 8014034:	d1c1      	bne.n	8013fba <_printf_float+0x342>
 8014036:	e680      	b.n	8013d3a <_printf_float+0xc2>
 8014038:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801403a:	2a01      	cmp	r2, #1
 801403c:	dc01      	bgt.n	8014042 <_printf_float+0x3ca>
 801403e:	07db      	lsls	r3, r3, #31
 8014040:	d538      	bpl.n	80140b4 <_printf_float+0x43c>
 8014042:	2301      	movs	r3, #1
 8014044:	4642      	mov	r2, r8
 8014046:	4631      	mov	r1, r6
 8014048:	4628      	mov	r0, r5
 801404a:	47b8      	blx	r7
 801404c:	3001      	adds	r0, #1
 801404e:	f43f ae74 	beq.w	8013d3a <_printf_float+0xc2>
 8014052:	ee18 3a10 	vmov	r3, s16
 8014056:	4652      	mov	r2, sl
 8014058:	4631      	mov	r1, r6
 801405a:	4628      	mov	r0, r5
 801405c:	47b8      	blx	r7
 801405e:	3001      	adds	r0, #1
 8014060:	f43f ae6b 	beq.w	8013d3a <_printf_float+0xc2>
 8014064:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014068:	2200      	movs	r2, #0
 801406a:	2300      	movs	r3, #0
 801406c:	f7ec fd44 	bl	8000af8 <__aeabi_dcmpeq>
 8014070:	b9d8      	cbnz	r0, 80140aa <_printf_float+0x432>
 8014072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014074:	f108 0201 	add.w	r2, r8, #1
 8014078:	3b01      	subs	r3, #1
 801407a:	4631      	mov	r1, r6
 801407c:	4628      	mov	r0, r5
 801407e:	47b8      	blx	r7
 8014080:	3001      	adds	r0, #1
 8014082:	d10e      	bne.n	80140a2 <_printf_float+0x42a>
 8014084:	e659      	b.n	8013d3a <_printf_float+0xc2>
 8014086:	2301      	movs	r3, #1
 8014088:	4652      	mov	r2, sl
 801408a:	4631      	mov	r1, r6
 801408c:	4628      	mov	r0, r5
 801408e:	47b8      	blx	r7
 8014090:	3001      	adds	r0, #1
 8014092:	f43f ae52 	beq.w	8013d3a <_printf_float+0xc2>
 8014096:	f108 0801 	add.w	r8, r8, #1
 801409a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801409c:	3b01      	subs	r3, #1
 801409e:	4543      	cmp	r3, r8
 80140a0:	dcf1      	bgt.n	8014086 <_printf_float+0x40e>
 80140a2:	464b      	mov	r3, r9
 80140a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80140a8:	e6dc      	b.n	8013e64 <_printf_float+0x1ec>
 80140aa:	f04f 0800 	mov.w	r8, #0
 80140ae:	f104 0a1a 	add.w	sl, r4, #26
 80140b2:	e7f2      	b.n	801409a <_printf_float+0x422>
 80140b4:	2301      	movs	r3, #1
 80140b6:	4642      	mov	r2, r8
 80140b8:	e7df      	b.n	801407a <_printf_float+0x402>
 80140ba:	2301      	movs	r3, #1
 80140bc:	464a      	mov	r2, r9
 80140be:	4631      	mov	r1, r6
 80140c0:	4628      	mov	r0, r5
 80140c2:	47b8      	blx	r7
 80140c4:	3001      	adds	r0, #1
 80140c6:	f43f ae38 	beq.w	8013d3a <_printf_float+0xc2>
 80140ca:	f108 0801 	add.w	r8, r8, #1
 80140ce:	68e3      	ldr	r3, [r4, #12]
 80140d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80140d2:	1a5b      	subs	r3, r3, r1
 80140d4:	4543      	cmp	r3, r8
 80140d6:	dcf0      	bgt.n	80140ba <_printf_float+0x442>
 80140d8:	e6fa      	b.n	8013ed0 <_printf_float+0x258>
 80140da:	f04f 0800 	mov.w	r8, #0
 80140de:	f104 0919 	add.w	r9, r4, #25
 80140e2:	e7f4      	b.n	80140ce <_printf_float+0x456>

080140e4 <_printf_common>:
 80140e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80140e8:	4616      	mov	r6, r2
 80140ea:	4699      	mov	r9, r3
 80140ec:	688a      	ldr	r2, [r1, #8]
 80140ee:	690b      	ldr	r3, [r1, #16]
 80140f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80140f4:	4293      	cmp	r3, r2
 80140f6:	bfb8      	it	lt
 80140f8:	4613      	movlt	r3, r2
 80140fa:	6033      	str	r3, [r6, #0]
 80140fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014100:	4607      	mov	r7, r0
 8014102:	460c      	mov	r4, r1
 8014104:	b10a      	cbz	r2, 801410a <_printf_common+0x26>
 8014106:	3301      	adds	r3, #1
 8014108:	6033      	str	r3, [r6, #0]
 801410a:	6823      	ldr	r3, [r4, #0]
 801410c:	0699      	lsls	r1, r3, #26
 801410e:	bf42      	ittt	mi
 8014110:	6833      	ldrmi	r3, [r6, #0]
 8014112:	3302      	addmi	r3, #2
 8014114:	6033      	strmi	r3, [r6, #0]
 8014116:	6825      	ldr	r5, [r4, #0]
 8014118:	f015 0506 	ands.w	r5, r5, #6
 801411c:	d106      	bne.n	801412c <_printf_common+0x48>
 801411e:	f104 0a19 	add.w	sl, r4, #25
 8014122:	68e3      	ldr	r3, [r4, #12]
 8014124:	6832      	ldr	r2, [r6, #0]
 8014126:	1a9b      	subs	r3, r3, r2
 8014128:	42ab      	cmp	r3, r5
 801412a:	dc26      	bgt.n	801417a <_printf_common+0x96>
 801412c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014130:	1e13      	subs	r3, r2, #0
 8014132:	6822      	ldr	r2, [r4, #0]
 8014134:	bf18      	it	ne
 8014136:	2301      	movne	r3, #1
 8014138:	0692      	lsls	r2, r2, #26
 801413a:	d42b      	bmi.n	8014194 <_printf_common+0xb0>
 801413c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014140:	4649      	mov	r1, r9
 8014142:	4638      	mov	r0, r7
 8014144:	47c0      	blx	r8
 8014146:	3001      	adds	r0, #1
 8014148:	d01e      	beq.n	8014188 <_printf_common+0xa4>
 801414a:	6823      	ldr	r3, [r4, #0]
 801414c:	68e5      	ldr	r5, [r4, #12]
 801414e:	6832      	ldr	r2, [r6, #0]
 8014150:	f003 0306 	and.w	r3, r3, #6
 8014154:	2b04      	cmp	r3, #4
 8014156:	bf08      	it	eq
 8014158:	1aad      	subeq	r5, r5, r2
 801415a:	68a3      	ldr	r3, [r4, #8]
 801415c:	6922      	ldr	r2, [r4, #16]
 801415e:	bf0c      	ite	eq
 8014160:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014164:	2500      	movne	r5, #0
 8014166:	4293      	cmp	r3, r2
 8014168:	bfc4      	itt	gt
 801416a:	1a9b      	subgt	r3, r3, r2
 801416c:	18ed      	addgt	r5, r5, r3
 801416e:	2600      	movs	r6, #0
 8014170:	341a      	adds	r4, #26
 8014172:	42b5      	cmp	r5, r6
 8014174:	d11a      	bne.n	80141ac <_printf_common+0xc8>
 8014176:	2000      	movs	r0, #0
 8014178:	e008      	b.n	801418c <_printf_common+0xa8>
 801417a:	2301      	movs	r3, #1
 801417c:	4652      	mov	r2, sl
 801417e:	4649      	mov	r1, r9
 8014180:	4638      	mov	r0, r7
 8014182:	47c0      	blx	r8
 8014184:	3001      	adds	r0, #1
 8014186:	d103      	bne.n	8014190 <_printf_common+0xac>
 8014188:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801418c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014190:	3501      	adds	r5, #1
 8014192:	e7c6      	b.n	8014122 <_printf_common+0x3e>
 8014194:	18e1      	adds	r1, r4, r3
 8014196:	1c5a      	adds	r2, r3, #1
 8014198:	2030      	movs	r0, #48	; 0x30
 801419a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801419e:	4422      	add	r2, r4
 80141a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80141a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80141a8:	3302      	adds	r3, #2
 80141aa:	e7c7      	b.n	801413c <_printf_common+0x58>
 80141ac:	2301      	movs	r3, #1
 80141ae:	4622      	mov	r2, r4
 80141b0:	4649      	mov	r1, r9
 80141b2:	4638      	mov	r0, r7
 80141b4:	47c0      	blx	r8
 80141b6:	3001      	adds	r0, #1
 80141b8:	d0e6      	beq.n	8014188 <_printf_common+0xa4>
 80141ba:	3601      	adds	r6, #1
 80141bc:	e7d9      	b.n	8014172 <_printf_common+0x8e>
	...

080141c0 <_printf_i>:
 80141c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80141c4:	7e0f      	ldrb	r7, [r1, #24]
 80141c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80141c8:	2f78      	cmp	r7, #120	; 0x78
 80141ca:	4691      	mov	r9, r2
 80141cc:	4680      	mov	r8, r0
 80141ce:	460c      	mov	r4, r1
 80141d0:	469a      	mov	sl, r3
 80141d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80141d6:	d807      	bhi.n	80141e8 <_printf_i+0x28>
 80141d8:	2f62      	cmp	r7, #98	; 0x62
 80141da:	d80a      	bhi.n	80141f2 <_printf_i+0x32>
 80141dc:	2f00      	cmp	r7, #0
 80141de:	f000 80d8 	beq.w	8014392 <_printf_i+0x1d2>
 80141e2:	2f58      	cmp	r7, #88	; 0x58
 80141e4:	f000 80a3 	beq.w	801432e <_printf_i+0x16e>
 80141e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80141ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80141f0:	e03a      	b.n	8014268 <_printf_i+0xa8>
 80141f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80141f6:	2b15      	cmp	r3, #21
 80141f8:	d8f6      	bhi.n	80141e8 <_printf_i+0x28>
 80141fa:	a101      	add	r1, pc, #4	; (adr r1, 8014200 <_printf_i+0x40>)
 80141fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014200:	08014259 	.word	0x08014259
 8014204:	0801426d 	.word	0x0801426d
 8014208:	080141e9 	.word	0x080141e9
 801420c:	080141e9 	.word	0x080141e9
 8014210:	080141e9 	.word	0x080141e9
 8014214:	080141e9 	.word	0x080141e9
 8014218:	0801426d 	.word	0x0801426d
 801421c:	080141e9 	.word	0x080141e9
 8014220:	080141e9 	.word	0x080141e9
 8014224:	080141e9 	.word	0x080141e9
 8014228:	080141e9 	.word	0x080141e9
 801422c:	08014379 	.word	0x08014379
 8014230:	0801429d 	.word	0x0801429d
 8014234:	0801435b 	.word	0x0801435b
 8014238:	080141e9 	.word	0x080141e9
 801423c:	080141e9 	.word	0x080141e9
 8014240:	0801439b 	.word	0x0801439b
 8014244:	080141e9 	.word	0x080141e9
 8014248:	0801429d 	.word	0x0801429d
 801424c:	080141e9 	.word	0x080141e9
 8014250:	080141e9 	.word	0x080141e9
 8014254:	08014363 	.word	0x08014363
 8014258:	682b      	ldr	r3, [r5, #0]
 801425a:	1d1a      	adds	r2, r3, #4
 801425c:	681b      	ldr	r3, [r3, #0]
 801425e:	602a      	str	r2, [r5, #0]
 8014260:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014264:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014268:	2301      	movs	r3, #1
 801426a:	e0a3      	b.n	80143b4 <_printf_i+0x1f4>
 801426c:	6820      	ldr	r0, [r4, #0]
 801426e:	6829      	ldr	r1, [r5, #0]
 8014270:	0606      	lsls	r6, r0, #24
 8014272:	f101 0304 	add.w	r3, r1, #4
 8014276:	d50a      	bpl.n	801428e <_printf_i+0xce>
 8014278:	680e      	ldr	r6, [r1, #0]
 801427a:	602b      	str	r3, [r5, #0]
 801427c:	2e00      	cmp	r6, #0
 801427e:	da03      	bge.n	8014288 <_printf_i+0xc8>
 8014280:	232d      	movs	r3, #45	; 0x2d
 8014282:	4276      	negs	r6, r6
 8014284:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014288:	485e      	ldr	r0, [pc, #376]	; (8014404 <_printf_i+0x244>)
 801428a:	230a      	movs	r3, #10
 801428c:	e019      	b.n	80142c2 <_printf_i+0x102>
 801428e:	680e      	ldr	r6, [r1, #0]
 8014290:	602b      	str	r3, [r5, #0]
 8014292:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014296:	bf18      	it	ne
 8014298:	b236      	sxthne	r6, r6
 801429a:	e7ef      	b.n	801427c <_printf_i+0xbc>
 801429c:	682b      	ldr	r3, [r5, #0]
 801429e:	6820      	ldr	r0, [r4, #0]
 80142a0:	1d19      	adds	r1, r3, #4
 80142a2:	6029      	str	r1, [r5, #0]
 80142a4:	0601      	lsls	r1, r0, #24
 80142a6:	d501      	bpl.n	80142ac <_printf_i+0xec>
 80142a8:	681e      	ldr	r6, [r3, #0]
 80142aa:	e002      	b.n	80142b2 <_printf_i+0xf2>
 80142ac:	0646      	lsls	r6, r0, #25
 80142ae:	d5fb      	bpl.n	80142a8 <_printf_i+0xe8>
 80142b0:	881e      	ldrh	r6, [r3, #0]
 80142b2:	4854      	ldr	r0, [pc, #336]	; (8014404 <_printf_i+0x244>)
 80142b4:	2f6f      	cmp	r7, #111	; 0x6f
 80142b6:	bf0c      	ite	eq
 80142b8:	2308      	moveq	r3, #8
 80142ba:	230a      	movne	r3, #10
 80142bc:	2100      	movs	r1, #0
 80142be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80142c2:	6865      	ldr	r5, [r4, #4]
 80142c4:	60a5      	str	r5, [r4, #8]
 80142c6:	2d00      	cmp	r5, #0
 80142c8:	bfa2      	ittt	ge
 80142ca:	6821      	ldrge	r1, [r4, #0]
 80142cc:	f021 0104 	bicge.w	r1, r1, #4
 80142d0:	6021      	strge	r1, [r4, #0]
 80142d2:	b90e      	cbnz	r6, 80142d8 <_printf_i+0x118>
 80142d4:	2d00      	cmp	r5, #0
 80142d6:	d04d      	beq.n	8014374 <_printf_i+0x1b4>
 80142d8:	4615      	mov	r5, r2
 80142da:	fbb6 f1f3 	udiv	r1, r6, r3
 80142de:	fb03 6711 	mls	r7, r3, r1, r6
 80142e2:	5dc7      	ldrb	r7, [r0, r7]
 80142e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80142e8:	4637      	mov	r7, r6
 80142ea:	42bb      	cmp	r3, r7
 80142ec:	460e      	mov	r6, r1
 80142ee:	d9f4      	bls.n	80142da <_printf_i+0x11a>
 80142f0:	2b08      	cmp	r3, #8
 80142f2:	d10b      	bne.n	801430c <_printf_i+0x14c>
 80142f4:	6823      	ldr	r3, [r4, #0]
 80142f6:	07de      	lsls	r6, r3, #31
 80142f8:	d508      	bpl.n	801430c <_printf_i+0x14c>
 80142fa:	6923      	ldr	r3, [r4, #16]
 80142fc:	6861      	ldr	r1, [r4, #4]
 80142fe:	4299      	cmp	r1, r3
 8014300:	bfde      	ittt	le
 8014302:	2330      	movle	r3, #48	; 0x30
 8014304:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014308:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801430c:	1b52      	subs	r2, r2, r5
 801430e:	6122      	str	r2, [r4, #16]
 8014310:	f8cd a000 	str.w	sl, [sp]
 8014314:	464b      	mov	r3, r9
 8014316:	aa03      	add	r2, sp, #12
 8014318:	4621      	mov	r1, r4
 801431a:	4640      	mov	r0, r8
 801431c:	f7ff fee2 	bl	80140e4 <_printf_common>
 8014320:	3001      	adds	r0, #1
 8014322:	d14c      	bne.n	80143be <_printf_i+0x1fe>
 8014324:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014328:	b004      	add	sp, #16
 801432a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801432e:	4835      	ldr	r0, [pc, #212]	; (8014404 <_printf_i+0x244>)
 8014330:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8014334:	6829      	ldr	r1, [r5, #0]
 8014336:	6823      	ldr	r3, [r4, #0]
 8014338:	f851 6b04 	ldr.w	r6, [r1], #4
 801433c:	6029      	str	r1, [r5, #0]
 801433e:	061d      	lsls	r5, r3, #24
 8014340:	d514      	bpl.n	801436c <_printf_i+0x1ac>
 8014342:	07df      	lsls	r7, r3, #31
 8014344:	bf44      	itt	mi
 8014346:	f043 0320 	orrmi.w	r3, r3, #32
 801434a:	6023      	strmi	r3, [r4, #0]
 801434c:	b91e      	cbnz	r6, 8014356 <_printf_i+0x196>
 801434e:	6823      	ldr	r3, [r4, #0]
 8014350:	f023 0320 	bic.w	r3, r3, #32
 8014354:	6023      	str	r3, [r4, #0]
 8014356:	2310      	movs	r3, #16
 8014358:	e7b0      	b.n	80142bc <_printf_i+0xfc>
 801435a:	6823      	ldr	r3, [r4, #0]
 801435c:	f043 0320 	orr.w	r3, r3, #32
 8014360:	6023      	str	r3, [r4, #0]
 8014362:	2378      	movs	r3, #120	; 0x78
 8014364:	4828      	ldr	r0, [pc, #160]	; (8014408 <_printf_i+0x248>)
 8014366:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801436a:	e7e3      	b.n	8014334 <_printf_i+0x174>
 801436c:	0659      	lsls	r1, r3, #25
 801436e:	bf48      	it	mi
 8014370:	b2b6      	uxthmi	r6, r6
 8014372:	e7e6      	b.n	8014342 <_printf_i+0x182>
 8014374:	4615      	mov	r5, r2
 8014376:	e7bb      	b.n	80142f0 <_printf_i+0x130>
 8014378:	682b      	ldr	r3, [r5, #0]
 801437a:	6826      	ldr	r6, [r4, #0]
 801437c:	6961      	ldr	r1, [r4, #20]
 801437e:	1d18      	adds	r0, r3, #4
 8014380:	6028      	str	r0, [r5, #0]
 8014382:	0635      	lsls	r5, r6, #24
 8014384:	681b      	ldr	r3, [r3, #0]
 8014386:	d501      	bpl.n	801438c <_printf_i+0x1cc>
 8014388:	6019      	str	r1, [r3, #0]
 801438a:	e002      	b.n	8014392 <_printf_i+0x1d2>
 801438c:	0670      	lsls	r0, r6, #25
 801438e:	d5fb      	bpl.n	8014388 <_printf_i+0x1c8>
 8014390:	8019      	strh	r1, [r3, #0]
 8014392:	2300      	movs	r3, #0
 8014394:	6123      	str	r3, [r4, #16]
 8014396:	4615      	mov	r5, r2
 8014398:	e7ba      	b.n	8014310 <_printf_i+0x150>
 801439a:	682b      	ldr	r3, [r5, #0]
 801439c:	1d1a      	adds	r2, r3, #4
 801439e:	602a      	str	r2, [r5, #0]
 80143a0:	681d      	ldr	r5, [r3, #0]
 80143a2:	6862      	ldr	r2, [r4, #4]
 80143a4:	2100      	movs	r1, #0
 80143a6:	4628      	mov	r0, r5
 80143a8:	f7eb ff32 	bl	8000210 <memchr>
 80143ac:	b108      	cbz	r0, 80143b2 <_printf_i+0x1f2>
 80143ae:	1b40      	subs	r0, r0, r5
 80143b0:	6060      	str	r0, [r4, #4]
 80143b2:	6863      	ldr	r3, [r4, #4]
 80143b4:	6123      	str	r3, [r4, #16]
 80143b6:	2300      	movs	r3, #0
 80143b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80143bc:	e7a8      	b.n	8014310 <_printf_i+0x150>
 80143be:	6923      	ldr	r3, [r4, #16]
 80143c0:	462a      	mov	r2, r5
 80143c2:	4649      	mov	r1, r9
 80143c4:	4640      	mov	r0, r8
 80143c6:	47d0      	blx	sl
 80143c8:	3001      	adds	r0, #1
 80143ca:	d0ab      	beq.n	8014324 <_printf_i+0x164>
 80143cc:	6823      	ldr	r3, [r4, #0]
 80143ce:	079b      	lsls	r3, r3, #30
 80143d0:	d413      	bmi.n	80143fa <_printf_i+0x23a>
 80143d2:	68e0      	ldr	r0, [r4, #12]
 80143d4:	9b03      	ldr	r3, [sp, #12]
 80143d6:	4298      	cmp	r0, r3
 80143d8:	bfb8      	it	lt
 80143da:	4618      	movlt	r0, r3
 80143dc:	e7a4      	b.n	8014328 <_printf_i+0x168>
 80143de:	2301      	movs	r3, #1
 80143e0:	4632      	mov	r2, r6
 80143e2:	4649      	mov	r1, r9
 80143e4:	4640      	mov	r0, r8
 80143e6:	47d0      	blx	sl
 80143e8:	3001      	adds	r0, #1
 80143ea:	d09b      	beq.n	8014324 <_printf_i+0x164>
 80143ec:	3501      	adds	r5, #1
 80143ee:	68e3      	ldr	r3, [r4, #12]
 80143f0:	9903      	ldr	r1, [sp, #12]
 80143f2:	1a5b      	subs	r3, r3, r1
 80143f4:	42ab      	cmp	r3, r5
 80143f6:	dcf2      	bgt.n	80143de <_printf_i+0x21e>
 80143f8:	e7eb      	b.n	80143d2 <_printf_i+0x212>
 80143fa:	2500      	movs	r5, #0
 80143fc:	f104 0619 	add.w	r6, r4, #25
 8014400:	e7f5      	b.n	80143ee <_printf_i+0x22e>
 8014402:	bf00      	nop
 8014404:	08016d1e 	.word	0x08016d1e
 8014408:	08016d2f 	.word	0x08016d2f

0801440c <cleanup_glue>:
 801440c:	b538      	push	{r3, r4, r5, lr}
 801440e:	460c      	mov	r4, r1
 8014410:	6809      	ldr	r1, [r1, #0]
 8014412:	4605      	mov	r5, r0
 8014414:	b109      	cbz	r1, 801441a <cleanup_glue+0xe>
 8014416:	f7ff fff9 	bl	801440c <cleanup_glue>
 801441a:	4621      	mov	r1, r4
 801441c:	4628      	mov	r0, r5
 801441e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014422:	f001 bbf5 	b.w	8015c10 <_free_r>
	...

08014428 <_reclaim_reent>:
 8014428:	4b2c      	ldr	r3, [pc, #176]	; (80144dc <_reclaim_reent+0xb4>)
 801442a:	681b      	ldr	r3, [r3, #0]
 801442c:	4283      	cmp	r3, r0
 801442e:	b570      	push	{r4, r5, r6, lr}
 8014430:	4604      	mov	r4, r0
 8014432:	d051      	beq.n	80144d8 <_reclaim_reent+0xb0>
 8014434:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8014436:	b143      	cbz	r3, 801444a <_reclaim_reent+0x22>
 8014438:	68db      	ldr	r3, [r3, #12]
 801443a:	2b00      	cmp	r3, #0
 801443c:	d14a      	bne.n	80144d4 <_reclaim_reent+0xac>
 801443e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014440:	6819      	ldr	r1, [r3, #0]
 8014442:	b111      	cbz	r1, 801444a <_reclaim_reent+0x22>
 8014444:	4620      	mov	r0, r4
 8014446:	f001 fbe3 	bl	8015c10 <_free_r>
 801444a:	6961      	ldr	r1, [r4, #20]
 801444c:	b111      	cbz	r1, 8014454 <_reclaim_reent+0x2c>
 801444e:	4620      	mov	r0, r4
 8014450:	f001 fbde 	bl	8015c10 <_free_r>
 8014454:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8014456:	b111      	cbz	r1, 801445e <_reclaim_reent+0x36>
 8014458:	4620      	mov	r0, r4
 801445a:	f001 fbd9 	bl	8015c10 <_free_r>
 801445e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8014460:	b111      	cbz	r1, 8014468 <_reclaim_reent+0x40>
 8014462:	4620      	mov	r0, r4
 8014464:	f001 fbd4 	bl	8015c10 <_free_r>
 8014468:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801446a:	b111      	cbz	r1, 8014472 <_reclaim_reent+0x4a>
 801446c:	4620      	mov	r0, r4
 801446e:	f001 fbcf 	bl	8015c10 <_free_r>
 8014472:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8014474:	b111      	cbz	r1, 801447c <_reclaim_reent+0x54>
 8014476:	4620      	mov	r0, r4
 8014478:	f001 fbca 	bl	8015c10 <_free_r>
 801447c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801447e:	b111      	cbz	r1, 8014486 <_reclaim_reent+0x5e>
 8014480:	4620      	mov	r0, r4
 8014482:	f001 fbc5 	bl	8015c10 <_free_r>
 8014486:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8014488:	b111      	cbz	r1, 8014490 <_reclaim_reent+0x68>
 801448a:	4620      	mov	r0, r4
 801448c:	f001 fbc0 	bl	8015c10 <_free_r>
 8014490:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014492:	b111      	cbz	r1, 801449a <_reclaim_reent+0x72>
 8014494:	4620      	mov	r0, r4
 8014496:	f001 fbbb 	bl	8015c10 <_free_r>
 801449a:	69a3      	ldr	r3, [r4, #24]
 801449c:	b1e3      	cbz	r3, 80144d8 <_reclaim_reent+0xb0>
 801449e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80144a0:	4620      	mov	r0, r4
 80144a2:	4798      	blx	r3
 80144a4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80144a6:	b1b9      	cbz	r1, 80144d8 <_reclaim_reent+0xb0>
 80144a8:	4620      	mov	r0, r4
 80144aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80144ae:	f7ff bfad 	b.w	801440c <cleanup_glue>
 80144b2:	5949      	ldr	r1, [r1, r5]
 80144b4:	b941      	cbnz	r1, 80144c8 <_reclaim_reent+0xa0>
 80144b6:	3504      	adds	r5, #4
 80144b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80144ba:	2d80      	cmp	r5, #128	; 0x80
 80144bc:	68d9      	ldr	r1, [r3, #12]
 80144be:	d1f8      	bne.n	80144b2 <_reclaim_reent+0x8a>
 80144c0:	4620      	mov	r0, r4
 80144c2:	f001 fba5 	bl	8015c10 <_free_r>
 80144c6:	e7ba      	b.n	801443e <_reclaim_reent+0x16>
 80144c8:	680e      	ldr	r6, [r1, #0]
 80144ca:	4620      	mov	r0, r4
 80144cc:	f001 fba0 	bl	8015c10 <_free_r>
 80144d0:	4631      	mov	r1, r6
 80144d2:	e7ef      	b.n	80144b4 <_reclaim_reent+0x8c>
 80144d4:	2500      	movs	r5, #0
 80144d6:	e7ef      	b.n	80144b8 <_reclaim_reent+0x90>
 80144d8:	bd70      	pop	{r4, r5, r6, pc}
 80144da:	bf00      	nop
 80144dc:	2000039c 	.word	0x2000039c

080144e0 <_sbrk_r>:
 80144e0:	b538      	push	{r3, r4, r5, lr}
 80144e2:	4d06      	ldr	r5, [pc, #24]	; (80144fc <_sbrk_r+0x1c>)
 80144e4:	2300      	movs	r3, #0
 80144e6:	4604      	mov	r4, r0
 80144e8:	4608      	mov	r0, r1
 80144ea:	602b      	str	r3, [r5, #0]
 80144ec:	f7f0 fcea 	bl	8004ec4 <_sbrk>
 80144f0:	1c43      	adds	r3, r0, #1
 80144f2:	d102      	bne.n	80144fa <_sbrk_r+0x1a>
 80144f4:	682b      	ldr	r3, [r5, #0]
 80144f6:	b103      	cbz	r3, 80144fa <_sbrk_r+0x1a>
 80144f8:	6023      	str	r3, [r4, #0]
 80144fa:	bd38      	pop	{r3, r4, r5, pc}
 80144fc:	20009858 	.word	0x20009858

08014500 <siprintf>:
 8014500:	b40e      	push	{r1, r2, r3}
 8014502:	b500      	push	{lr}
 8014504:	b09c      	sub	sp, #112	; 0x70
 8014506:	ab1d      	add	r3, sp, #116	; 0x74
 8014508:	9002      	str	r0, [sp, #8]
 801450a:	9006      	str	r0, [sp, #24]
 801450c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014510:	4809      	ldr	r0, [pc, #36]	; (8014538 <siprintf+0x38>)
 8014512:	9107      	str	r1, [sp, #28]
 8014514:	9104      	str	r1, [sp, #16]
 8014516:	4909      	ldr	r1, [pc, #36]	; (801453c <siprintf+0x3c>)
 8014518:	f853 2b04 	ldr.w	r2, [r3], #4
 801451c:	9105      	str	r1, [sp, #20]
 801451e:	6800      	ldr	r0, [r0, #0]
 8014520:	9301      	str	r3, [sp, #4]
 8014522:	a902      	add	r1, sp, #8
 8014524:	f001 fc1c 	bl	8015d60 <_svfiprintf_r>
 8014528:	9b02      	ldr	r3, [sp, #8]
 801452a:	2200      	movs	r2, #0
 801452c:	701a      	strb	r2, [r3, #0]
 801452e:	b01c      	add	sp, #112	; 0x70
 8014530:	f85d eb04 	ldr.w	lr, [sp], #4
 8014534:	b003      	add	sp, #12
 8014536:	4770      	bx	lr
 8014538:	2000039c 	.word	0x2000039c
 801453c:	ffff0208 	.word	0xffff0208

08014540 <__sread>:
 8014540:	b510      	push	{r4, lr}
 8014542:	460c      	mov	r4, r1
 8014544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014548:	f001 fd0a 	bl	8015f60 <_read_r>
 801454c:	2800      	cmp	r0, #0
 801454e:	bfab      	itete	ge
 8014550:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014552:	89a3      	ldrhlt	r3, [r4, #12]
 8014554:	181b      	addge	r3, r3, r0
 8014556:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801455a:	bfac      	ite	ge
 801455c:	6563      	strge	r3, [r4, #84]	; 0x54
 801455e:	81a3      	strhlt	r3, [r4, #12]
 8014560:	bd10      	pop	{r4, pc}

08014562 <__swrite>:
 8014562:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014566:	461f      	mov	r7, r3
 8014568:	898b      	ldrh	r3, [r1, #12]
 801456a:	05db      	lsls	r3, r3, #23
 801456c:	4605      	mov	r5, r0
 801456e:	460c      	mov	r4, r1
 8014570:	4616      	mov	r6, r2
 8014572:	d505      	bpl.n	8014580 <__swrite+0x1e>
 8014574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014578:	2302      	movs	r3, #2
 801457a:	2200      	movs	r2, #0
 801457c:	f000 ff88 	bl	8015490 <_lseek_r>
 8014580:	89a3      	ldrh	r3, [r4, #12]
 8014582:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014586:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801458a:	81a3      	strh	r3, [r4, #12]
 801458c:	4632      	mov	r2, r6
 801458e:	463b      	mov	r3, r7
 8014590:	4628      	mov	r0, r5
 8014592:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014596:	f000 b817 	b.w	80145c8 <_write_r>

0801459a <__sseek>:
 801459a:	b510      	push	{r4, lr}
 801459c:	460c      	mov	r4, r1
 801459e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145a2:	f000 ff75 	bl	8015490 <_lseek_r>
 80145a6:	1c43      	adds	r3, r0, #1
 80145a8:	89a3      	ldrh	r3, [r4, #12]
 80145aa:	bf15      	itete	ne
 80145ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80145ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80145b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80145b6:	81a3      	strheq	r3, [r4, #12]
 80145b8:	bf18      	it	ne
 80145ba:	81a3      	strhne	r3, [r4, #12]
 80145bc:	bd10      	pop	{r4, pc}

080145be <__sclose>:
 80145be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145c2:	f000 b813 	b.w	80145ec <_close_r>
	...

080145c8 <_write_r>:
 80145c8:	b538      	push	{r3, r4, r5, lr}
 80145ca:	4d07      	ldr	r5, [pc, #28]	; (80145e8 <_write_r+0x20>)
 80145cc:	4604      	mov	r4, r0
 80145ce:	4608      	mov	r0, r1
 80145d0:	4611      	mov	r1, r2
 80145d2:	2200      	movs	r2, #0
 80145d4:	602a      	str	r2, [r5, #0]
 80145d6:	461a      	mov	r2, r3
 80145d8:	f7f0 fc23 	bl	8004e22 <_write>
 80145dc:	1c43      	adds	r3, r0, #1
 80145de:	d102      	bne.n	80145e6 <_write_r+0x1e>
 80145e0:	682b      	ldr	r3, [r5, #0]
 80145e2:	b103      	cbz	r3, 80145e6 <_write_r+0x1e>
 80145e4:	6023      	str	r3, [r4, #0]
 80145e6:	bd38      	pop	{r3, r4, r5, pc}
 80145e8:	20009858 	.word	0x20009858

080145ec <_close_r>:
 80145ec:	b538      	push	{r3, r4, r5, lr}
 80145ee:	4d06      	ldr	r5, [pc, #24]	; (8014608 <_close_r+0x1c>)
 80145f0:	2300      	movs	r3, #0
 80145f2:	4604      	mov	r4, r0
 80145f4:	4608      	mov	r0, r1
 80145f6:	602b      	str	r3, [r5, #0]
 80145f8:	f7f0 fc2f 	bl	8004e5a <_close>
 80145fc:	1c43      	adds	r3, r0, #1
 80145fe:	d102      	bne.n	8014606 <_close_r+0x1a>
 8014600:	682b      	ldr	r3, [r5, #0]
 8014602:	b103      	cbz	r3, 8014606 <_close_r+0x1a>
 8014604:	6023      	str	r3, [r4, #0]
 8014606:	bd38      	pop	{r3, r4, r5, pc}
 8014608:	20009858 	.word	0x20009858

0801460c <quorem>:
 801460c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014610:	6903      	ldr	r3, [r0, #16]
 8014612:	690c      	ldr	r4, [r1, #16]
 8014614:	42a3      	cmp	r3, r4
 8014616:	4607      	mov	r7, r0
 8014618:	f2c0 8081 	blt.w	801471e <quorem+0x112>
 801461c:	3c01      	subs	r4, #1
 801461e:	f101 0814 	add.w	r8, r1, #20
 8014622:	f100 0514 	add.w	r5, r0, #20
 8014626:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801462a:	9301      	str	r3, [sp, #4]
 801462c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014630:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014634:	3301      	adds	r3, #1
 8014636:	429a      	cmp	r2, r3
 8014638:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801463c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014640:	fbb2 f6f3 	udiv	r6, r2, r3
 8014644:	d331      	bcc.n	80146aa <quorem+0x9e>
 8014646:	f04f 0e00 	mov.w	lr, #0
 801464a:	4640      	mov	r0, r8
 801464c:	46ac      	mov	ip, r5
 801464e:	46f2      	mov	sl, lr
 8014650:	f850 2b04 	ldr.w	r2, [r0], #4
 8014654:	b293      	uxth	r3, r2
 8014656:	fb06 e303 	mla	r3, r6, r3, lr
 801465a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801465e:	b29b      	uxth	r3, r3
 8014660:	ebaa 0303 	sub.w	r3, sl, r3
 8014664:	f8dc a000 	ldr.w	sl, [ip]
 8014668:	0c12      	lsrs	r2, r2, #16
 801466a:	fa13 f38a 	uxtah	r3, r3, sl
 801466e:	fb06 e202 	mla	r2, r6, r2, lr
 8014672:	9300      	str	r3, [sp, #0]
 8014674:	9b00      	ldr	r3, [sp, #0]
 8014676:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801467a:	b292      	uxth	r2, r2
 801467c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8014680:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014684:	f8bd 3000 	ldrh.w	r3, [sp]
 8014688:	4581      	cmp	r9, r0
 801468a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801468e:	f84c 3b04 	str.w	r3, [ip], #4
 8014692:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8014696:	d2db      	bcs.n	8014650 <quorem+0x44>
 8014698:	f855 300b 	ldr.w	r3, [r5, fp]
 801469c:	b92b      	cbnz	r3, 80146aa <quorem+0x9e>
 801469e:	9b01      	ldr	r3, [sp, #4]
 80146a0:	3b04      	subs	r3, #4
 80146a2:	429d      	cmp	r5, r3
 80146a4:	461a      	mov	r2, r3
 80146a6:	d32e      	bcc.n	8014706 <quorem+0xfa>
 80146a8:	613c      	str	r4, [r7, #16]
 80146aa:	4638      	mov	r0, r7
 80146ac:	f001 f998 	bl	80159e0 <__mcmp>
 80146b0:	2800      	cmp	r0, #0
 80146b2:	db24      	blt.n	80146fe <quorem+0xf2>
 80146b4:	3601      	adds	r6, #1
 80146b6:	4628      	mov	r0, r5
 80146b8:	f04f 0c00 	mov.w	ip, #0
 80146bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80146c0:	f8d0 e000 	ldr.w	lr, [r0]
 80146c4:	b293      	uxth	r3, r2
 80146c6:	ebac 0303 	sub.w	r3, ip, r3
 80146ca:	0c12      	lsrs	r2, r2, #16
 80146cc:	fa13 f38e 	uxtah	r3, r3, lr
 80146d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80146d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80146d8:	b29b      	uxth	r3, r3
 80146da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80146de:	45c1      	cmp	r9, r8
 80146e0:	f840 3b04 	str.w	r3, [r0], #4
 80146e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80146e8:	d2e8      	bcs.n	80146bc <quorem+0xb0>
 80146ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80146ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80146f2:	b922      	cbnz	r2, 80146fe <quorem+0xf2>
 80146f4:	3b04      	subs	r3, #4
 80146f6:	429d      	cmp	r5, r3
 80146f8:	461a      	mov	r2, r3
 80146fa:	d30a      	bcc.n	8014712 <quorem+0x106>
 80146fc:	613c      	str	r4, [r7, #16]
 80146fe:	4630      	mov	r0, r6
 8014700:	b003      	add	sp, #12
 8014702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014706:	6812      	ldr	r2, [r2, #0]
 8014708:	3b04      	subs	r3, #4
 801470a:	2a00      	cmp	r2, #0
 801470c:	d1cc      	bne.n	80146a8 <quorem+0x9c>
 801470e:	3c01      	subs	r4, #1
 8014710:	e7c7      	b.n	80146a2 <quorem+0x96>
 8014712:	6812      	ldr	r2, [r2, #0]
 8014714:	3b04      	subs	r3, #4
 8014716:	2a00      	cmp	r2, #0
 8014718:	d1f0      	bne.n	80146fc <quorem+0xf0>
 801471a:	3c01      	subs	r4, #1
 801471c:	e7eb      	b.n	80146f6 <quorem+0xea>
 801471e:	2000      	movs	r0, #0
 8014720:	e7ee      	b.n	8014700 <quorem+0xf4>
 8014722:	0000      	movs	r0, r0
 8014724:	0000      	movs	r0, r0
	...

08014728 <_dtoa_r>:
 8014728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801472c:	ed2d 8b04 	vpush	{d8-d9}
 8014730:	ec57 6b10 	vmov	r6, r7, d0
 8014734:	b093      	sub	sp, #76	; 0x4c
 8014736:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014738:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801473c:	9106      	str	r1, [sp, #24]
 801473e:	ee10 aa10 	vmov	sl, s0
 8014742:	4604      	mov	r4, r0
 8014744:	9209      	str	r2, [sp, #36]	; 0x24
 8014746:	930c      	str	r3, [sp, #48]	; 0x30
 8014748:	46bb      	mov	fp, r7
 801474a:	b975      	cbnz	r5, 801476a <_dtoa_r+0x42>
 801474c:	2010      	movs	r0, #16
 801474e:	f000 feb1 	bl	80154b4 <malloc>
 8014752:	4602      	mov	r2, r0
 8014754:	6260      	str	r0, [r4, #36]	; 0x24
 8014756:	b920      	cbnz	r0, 8014762 <_dtoa_r+0x3a>
 8014758:	4ba7      	ldr	r3, [pc, #668]	; (80149f8 <_dtoa_r+0x2d0>)
 801475a:	21ea      	movs	r1, #234	; 0xea
 801475c:	48a7      	ldr	r0, [pc, #668]	; (80149fc <_dtoa_r+0x2d4>)
 801475e:	f001 fc11 	bl	8015f84 <__assert_func>
 8014762:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014766:	6005      	str	r5, [r0, #0]
 8014768:	60c5      	str	r5, [r0, #12]
 801476a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801476c:	6819      	ldr	r1, [r3, #0]
 801476e:	b151      	cbz	r1, 8014786 <_dtoa_r+0x5e>
 8014770:	685a      	ldr	r2, [r3, #4]
 8014772:	604a      	str	r2, [r1, #4]
 8014774:	2301      	movs	r3, #1
 8014776:	4093      	lsls	r3, r2
 8014778:	608b      	str	r3, [r1, #8]
 801477a:	4620      	mov	r0, r4
 801477c:	f000 feee 	bl	801555c <_Bfree>
 8014780:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014782:	2200      	movs	r2, #0
 8014784:	601a      	str	r2, [r3, #0]
 8014786:	1e3b      	subs	r3, r7, #0
 8014788:	bfaa      	itet	ge
 801478a:	2300      	movge	r3, #0
 801478c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8014790:	f8c8 3000 	strge.w	r3, [r8]
 8014794:	4b9a      	ldr	r3, [pc, #616]	; (8014a00 <_dtoa_r+0x2d8>)
 8014796:	bfbc      	itt	lt
 8014798:	2201      	movlt	r2, #1
 801479a:	f8c8 2000 	strlt.w	r2, [r8]
 801479e:	ea33 030b 	bics.w	r3, r3, fp
 80147a2:	d11b      	bne.n	80147dc <_dtoa_r+0xb4>
 80147a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80147a6:	f242 730f 	movw	r3, #9999	; 0x270f
 80147aa:	6013      	str	r3, [r2, #0]
 80147ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80147b0:	4333      	orrs	r3, r6
 80147b2:	f000 8592 	beq.w	80152da <_dtoa_r+0xbb2>
 80147b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80147b8:	b963      	cbnz	r3, 80147d4 <_dtoa_r+0xac>
 80147ba:	4b92      	ldr	r3, [pc, #584]	; (8014a04 <_dtoa_r+0x2dc>)
 80147bc:	e022      	b.n	8014804 <_dtoa_r+0xdc>
 80147be:	4b92      	ldr	r3, [pc, #584]	; (8014a08 <_dtoa_r+0x2e0>)
 80147c0:	9301      	str	r3, [sp, #4]
 80147c2:	3308      	adds	r3, #8
 80147c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80147c6:	6013      	str	r3, [r2, #0]
 80147c8:	9801      	ldr	r0, [sp, #4]
 80147ca:	b013      	add	sp, #76	; 0x4c
 80147cc:	ecbd 8b04 	vpop	{d8-d9}
 80147d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147d4:	4b8b      	ldr	r3, [pc, #556]	; (8014a04 <_dtoa_r+0x2dc>)
 80147d6:	9301      	str	r3, [sp, #4]
 80147d8:	3303      	adds	r3, #3
 80147da:	e7f3      	b.n	80147c4 <_dtoa_r+0x9c>
 80147dc:	2200      	movs	r2, #0
 80147de:	2300      	movs	r3, #0
 80147e0:	4650      	mov	r0, sl
 80147e2:	4659      	mov	r1, fp
 80147e4:	f7ec f988 	bl	8000af8 <__aeabi_dcmpeq>
 80147e8:	ec4b ab19 	vmov	d9, sl, fp
 80147ec:	4680      	mov	r8, r0
 80147ee:	b158      	cbz	r0, 8014808 <_dtoa_r+0xe0>
 80147f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80147f2:	2301      	movs	r3, #1
 80147f4:	6013      	str	r3, [r2, #0]
 80147f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80147f8:	2b00      	cmp	r3, #0
 80147fa:	f000 856b 	beq.w	80152d4 <_dtoa_r+0xbac>
 80147fe:	4883      	ldr	r0, [pc, #524]	; (8014a0c <_dtoa_r+0x2e4>)
 8014800:	6018      	str	r0, [r3, #0]
 8014802:	1e43      	subs	r3, r0, #1
 8014804:	9301      	str	r3, [sp, #4]
 8014806:	e7df      	b.n	80147c8 <_dtoa_r+0xa0>
 8014808:	ec4b ab10 	vmov	d0, sl, fp
 801480c:	aa10      	add	r2, sp, #64	; 0x40
 801480e:	a911      	add	r1, sp, #68	; 0x44
 8014810:	4620      	mov	r0, r4
 8014812:	f001 f98b 	bl	8015b2c <__d2b>
 8014816:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801481a:	ee08 0a10 	vmov	s16, r0
 801481e:	2d00      	cmp	r5, #0
 8014820:	f000 8084 	beq.w	801492c <_dtoa_r+0x204>
 8014824:	ee19 3a90 	vmov	r3, s19
 8014828:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801482c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8014830:	4656      	mov	r6, sl
 8014832:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8014836:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801483a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801483e:	4b74      	ldr	r3, [pc, #464]	; (8014a10 <_dtoa_r+0x2e8>)
 8014840:	2200      	movs	r2, #0
 8014842:	4630      	mov	r0, r6
 8014844:	4639      	mov	r1, r7
 8014846:	f7eb fd37 	bl	80002b8 <__aeabi_dsub>
 801484a:	a365      	add	r3, pc, #404	; (adr r3, 80149e0 <_dtoa_r+0x2b8>)
 801484c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014850:	f7eb feea 	bl	8000628 <__aeabi_dmul>
 8014854:	a364      	add	r3, pc, #400	; (adr r3, 80149e8 <_dtoa_r+0x2c0>)
 8014856:	e9d3 2300 	ldrd	r2, r3, [r3]
 801485a:	f7eb fd2f 	bl	80002bc <__adddf3>
 801485e:	4606      	mov	r6, r0
 8014860:	4628      	mov	r0, r5
 8014862:	460f      	mov	r7, r1
 8014864:	f7eb fe76 	bl	8000554 <__aeabi_i2d>
 8014868:	a361      	add	r3, pc, #388	; (adr r3, 80149f0 <_dtoa_r+0x2c8>)
 801486a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801486e:	f7eb fedb 	bl	8000628 <__aeabi_dmul>
 8014872:	4602      	mov	r2, r0
 8014874:	460b      	mov	r3, r1
 8014876:	4630      	mov	r0, r6
 8014878:	4639      	mov	r1, r7
 801487a:	f7eb fd1f 	bl	80002bc <__adddf3>
 801487e:	4606      	mov	r6, r0
 8014880:	460f      	mov	r7, r1
 8014882:	f7ec f981 	bl	8000b88 <__aeabi_d2iz>
 8014886:	2200      	movs	r2, #0
 8014888:	9000      	str	r0, [sp, #0]
 801488a:	2300      	movs	r3, #0
 801488c:	4630      	mov	r0, r6
 801488e:	4639      	mov	r1, r7
 8014890:	f7ec f93c 	bl	8000b0c <__aeabi_dcmplt>
 8014894:	b150      	cbz	r0, 80148ac <_dtoa_r+0x184>
 8014896:	9800      	ldr	r0, [sp, #0]
 8014898:	f7eb fe5c 	bl	8000554 <__aeabi_i2d>
 801489c:	4632      	mov	r2, r6
 801489e:	463b      	mov	r3, r7
 80148a0:	f7ec f92a 	bl	8000af8 <__aeabi_dcmpeq>
 80148a4:	b910      	cbnz	r0, 80148ac <_dtoa_r+0x184>
 80148a6:	9b00      	ldr	r3, [sp, #0]
 80148a8:	3b01      	subs	r3, #1
 80148aa:	9300      	str	r3, [sp, #0]
 80148ac:	9b00      	ldr	r3, [sp, #0]
 80148ae:	2b16      	cmp	r3, #22
 80148b0:	d85a      	bhi.n	8014968 <_dtoa_r+0x240>
 80148b2:	9a00      	ldr	r2, [sp, #0]
 80148b4:	4b57      	ldr	r3, [pc, #348]	; (8014a14 <_dtoa_r+0x2ec>)
 80148b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80148ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148be:	ec51 0b19 	vmov	r0, r1, d9
 80148c2:	f7ec f923 	bl	8000b0c <__aeabi_dcmplt>
 80148c6:	2800      	cmp	r0, #0
 80148c8:	d050      	beq.n	801496c <_dtoa_r+0x244>
 80148ca:	9b00      	ldr	r3, [sp, #0]
 80148cc:	3b01      	subs	r3, #1
 80148ce:	9300      	str	r3, [sp, #0]
 80148d0:	2300      	movs	r3, #0
 80148d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80148d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80148d6:	1b5d      	subs	r5, r3, r5
 80148d8:	1e6b      	subs	r3, r5, #1
 80148da:	9305      	str	r3, [sp, #20]
 80148dc:	bf45      	ittet	mi
 80148de:	f1c5 0301 	rsbmi	r3, r5, #1
 80148e2:	9304      	strmi	r3, [sp, #16]
 80148e4:	2300      	movpl	r3, #0
 80148e6:	2300      	movmi	r3, #0
 80148e8:	bf4c      	ite	mi
 80148ea:	9305      	strmi	r3, [sp, #20]
 80148ec:	9304      	strpl	r3, [sp, #16]
 80148ee:	9b00      	ldr	r3, [sp, #0]
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	db3d      	blt.n	8014970 <_dtoa_r+0x248>
 80148f4:	9b05      	ldr	r3, [sp, #20]
 80148f6:	9a00      	ldr	r2, [sp, #0]
 80148f8:	920a      	str	r2, [sp, #40]	; 0x28
 80148fa:	4413      	add	r3, r2
 80148fc:	9305      	str	r3, [sp, #20]
 80148fe:	2300      	movs	r3, #0
 8014900:	9307      	str	r3, [sp, #28]
 8014902:	9b06      	ldr	r3, [sp, #24]
 8014904:	2b09      	cmp	r3, #9
 8014906:	f200 8089 	bhi.w	8014a1c <_dtoa_r+0x2f4>
 801490a:	2b05      	cmp	r3, #5
 801490c:	bfc4      	itt	gt
 801490e:	3b04      	subgt	r3, #4
 8014910:	9306      	strgt	r3, [sp, #24]
 8014912:	9b06      	ldr	r3, [sp, #24]
 8014914:	f1a3 0302 	sub.w	r3, r3, #2
 8014918:	bfcc      	ite	gt
 801491a:	2500      	movgt	r5, #0
 801491c:	2501      	movle	r5, #1
 801491e:	2b03      	cmp	r3, #3
 8014920:	f200 8087 	bhi.w	8014a32 <_dtoa_r+0x30a>
 8014924:	e8df f003 	tbb	[pc, r3]
 8014928:	59383a2d 	.word	0x59383a2d
 801492c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8014930:	441d      	add	r5, r3
 8014932:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8014936:	2b20      	cmp	r3, #32
 8014938:	bfc1      	itttt	gt
 801493a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801493e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8014942:	fa0b f303 	lslgt.w	r3, fp, r3
 8014946:	fa26 f000 	lsrgt.w	r0, r6, r0
 801494a:	bfda      	itte	le
 801494c:	f1c3 0320 	rsble	r3, r3, #32
 8014950:	fa06 f003 	lslle.w	r0, r6, r3
 8014954:	4318      	orrgt	r0, r3
 8014956:	f7eb fded 	bl	8000534 <__aeabi_ui2d>
 801495a:	2301      	movs	r3, #1
 801495c:	4606      	mov	r6, r0
 801495e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8014962:	3d01      	subs	r5, #1
 8014964:	930e      	str	r3, [sp, #56]	; 0x38
 8014966:	e76a      	b.n	801483e <_dtoa_r+0x116>
 8014968:	2301      	movs	r3, #1
 801496a:	e7b2      	b.n	80148d2 <_dtoa_r+0x1aa>
 801496c:	900b      	str	r0, [sp, #44]	; 0x2c
 801496e:	e7b1      	b.n	80148d4 <_dtoa_r+0x1ac>
 8014970:	9b04      	ldr	r3, [sp, #16]
 8014972:	9a00      	ldr	r2, [sp, #0]
 8014974:	1a9b      	subs	r3, r3, r2
 8014976:	9304      	str	r3, [sp, #16]
 8014978:	4253      	negs	r3, r2
 801497a:	9307      	str	r3, [sp, #28]
 801497c:	2300      	movs	r3, #0
 801497e:	930a      	str	r3, [sp, #40]	; 0x28
 8014980:	e7bf      	b.n	8014902 <_dtoa_r+0x1da>
 8014982:	2300      	movs	r3, #0
 8014984:	9308      	str	r3, [sp, #32]
 8014986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014988:	2b00      	cmp	r3, #0
 801498a:	dc55      	bgt.n	8014a38 <_dtoa_r+0x310>
 801498c:	2301      	movs	r3, #1
 801498e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014992:	461a      	mov	r2, r3
 8014994:	9209      	str	r2, [sp, #36]	; 0x24
 8014996:	e00c      	b.n	80149b2 <_dtoa_r+0x28a>
 8014998:	2301      	movs	r3, #1
 801499a:	e7f3      	b.n	8014984 <_dtoa_r+0x25c>
 801499c:	2300      	movs	r3, #0
 801499e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80149a0:	9308      	str	r3, [sp, #32]
 80149a2:	9b00      	ldr	r3, [sp, #0]
 80149a4:	4413      	add	r3, r2
 80149a6:	9302      	str	r3, [sp, #8]
 80149a8:	3301      	adds	r3, #1
 80149aa:	2b01      	cmp	r3, #1
 80149ac:	9303      	str	r3, [sp, #12]
 80149ae:	bfb8      	it	lt
 80149b0:	2301      	movlt	r3, #1
 80149b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80149b4:	2200      	movs	r2, #0
 80149b6:	6042      	str	r2, [r0, #4]
 80149b8:	2204      	movs	r2, #4
 80149ba:	f102 0614 	add.w	r6, r2, #20
 80149be:	429e      	cmp	r6, r3
 80149c0:	6841      	ldr	r1, [r0, #4]
 80149c2:	d93d      	bls.n	8014a40 <_dtoa_r+0x318>
 80149c4:	4620      	mov	r0, r4
 80149c6:	f000 fd89 	bl	80154dc <_Balloc>
 80149ca:	9001      	str	r0, [sp, #4]
 80149cc:	2800      	cmp	r0, #0
 80149ce:	d13b      	bne.n	8014a48 <_dtoa_r+0x320>
 80149d0:	4b11      	ldr	r3, [pc, #68]	; (8014a18 <_dtoa_r+0x2f0>)
 80149d2:	4602      	mov	r2, r0
 80149d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80149d8:	e6c0      	b.n	801475c <_dtoa_r+0x34>
 80149da:	2301      	movs	r3, #1
 80149dc:	e7df      	b.n	801499e <_dtoa_r+0x276>
 80149de:	bf00      	nop
 80149e0:	636f4361 	.word	0x636f4361
 80149e4:	3fd287a7 	.word	0x3fd287a7
 80149e8:	8b60c8b3 	.word	0x8b60c8b3
 80149ec:	3fc68a28 	.word	0x3fc68a28
 80149f0:	509f79fb 	.word	0x509f79fb
 80149f4:	3fd34413 	.word	0x3fd34413
 80149f8:	08016d4d 	.word	0x08016d4d
 80149fc:	08016d64 	.word	0x08016d64
 8014a00:	7ff00000 	.word	0x7ff00000
 8014a04:	08016d49 	.word	0x08016d49
 8014a08:	08016d40 	.word	0x08016d40
 8014a0c:	08016d1d 	.word	0x08016d1d
 8014a10:	3ff80000 	.word	0x3ff80000
 8014a14:	08016e58 	.word	0x08016e58
 8014a18:	08016dbf 	.word	0x08016dbf
 8014a1c:	2501      	movs	r5, #1
 8014a1e:	2300      	movs	r3, #0
 8014a20:	9306      	str	r3, [sp, #24]
 8014a22:	9508      	str	r5, [sp, #32]
 8014a24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014a28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014a2c:	2200      	movs	r2, #0
 8014a2e:	2312      	movs	r3, #18
 8014a30:	e7b0      	b.n	8014994 <_dtoa_r+0x26c>
 8014a32:	2301      	movs	r3, #1
 8014a34:	9308      	str	r3, [sp, #32]
 8014a36:	e7f5      	b.n	8014a24 <_dtoa_r+0x2fc>
 8014a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014a3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8014a3e:	e7b8      	b.n	80149b2 <_dtoa_r+0x28a>
 8014a40:	3101      	adds	r1, #1
 8014a42:	6041      	str	r1, [r0, #4]
 8014a44:	0052      	lsls	r2, r2, #1
 8014a46:	e7b8      	b.n	80149ba <_dtoa_r+0x292>
 8014a48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014a4a:	9a01      	ldr	r2, [sp, #4]
 8014a4c:	601a      	str	r2, [r3, #0]
 8014a4e:	9b03      	ldr	r3, [sp, #12]
 8014a50:	2b0e      	cmp	r3, #14
 8014a52:	f200 809d 	bhi.w	8014b90 <_dtoa_r+0x468>
 8014a56:	2d00      	cmp	r5, #0
 8014a58:	f000 809a 	beq.w	8014b90 <_dtoa_r+0x468>
 8014a5c:	9b00      	ldr	r3, [sp, #0]
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	dd32      	ble.n	8014ac8 <_dtoa_r+0x3a0>
 8014a62:	4ab7      	ldr	r2, [pc, #732]	; (8014d40 <_dtoa_r+0x618>)
 8014a64:	f003 030f 	and.w	r3, r3, #15
 8014a68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014a6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014a70:	9b00      	ldr	r3, [sp, #0]
 8014a72:	05d8      	lsls	r0, r3, #23
 8014a74:	ea4f 1723 	mov.w	r7, r3, asr #4
 8014a78:	d516      	bpl.n	8014aa8 <_dtoa_r+0x380>
 8014a7a:	4bb2      	ldr	r3, [pc, #712]	; (8014d44 <_dtoa_r+0x61c>)
 8014a7c:	ec51 0b19 	vmov	r0, r1, d9
 8014a80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014a84:	f7eb fefa 	bl	800087c <__aeabi_ddiv>
 8014a88:	f007 070f 	and.w	r7, r7, #15
 8014a8c:	4682      	mov	sl, r0
 8014a8e:	468b      	mov	fp, r1
 8014a90:	2503      	movs	r5, #3
 8014a92:	4eac      	ldr	r6, [pc, #688]	; (8014d44 <_dtoa_r+0x61c>)
 8014a94:	b957      	cbnz	r7, 8014aac <_dtoa_r+0x384>
 8014a96:	4642      	mov	r2, r8
 8014a98:	464b      	mov	r3, r9
 8014a9a:	4650      	mov	r0, sl
 8014a9c:	4659      	mov	r1, fp
 8014a9e:	f7eb feed 	bl	800087c <__aeabi_ddiv>
 8014aa2:	4682      	mov	sl, r0
 8014aa4:	468b      	mov	fp, r1
 8014aa6:	e028      	b.n	8014afa <_dtoa_r+0x3d2>
 8014aa8:	2502      	movs	r5, #2
 8014aaa:	e7f2      	b.n	8014a92 <_dtoa_r+0x36a>
 8014aac:	07f9      	lsls	r1, r7, #31
 8014aae:	d508      	bpl.n	8014ac2 <_dtoa_r+0x39a>
 8014ab0:	4640      	mov	r0, r8
 8014ab2:	4649      	mov	r1, r9
 8014ab4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014ab8:	f7eb fdb6 	bl	8000628 <__aeabi_dmul>
 8014abc:	3501      	adds	r5, #1
 8014abe:	4680      	mov	r8, r0
 8014ac0:	4689      	mov	r9, r1
 8014ac2:	107f      	asrs	r7, r7, #1
 8014ac4:	3608      	adds	r6, #8
 8014ac6:	e7e5      	b.n	8014a94 <_dtoa_r+0x36c>
 8014ac8:	f000 809b 	beq.w	8014c02 <_dtoa_r+0x4da>
 8014acc:	9b00      	ldr	r3, [sp, #0]
 8014ace:	4f9d      	ldr	r7, [pc, #628]	; (8014d44 <_dtoa_r+0x61c>)
 8014ad0:	425e      	negs	r6, r3
 8014ad2:	4b9b      	ldr	r3, [pc, #620]	; (8014d40 <_dtoa_r+0x618>)
 8014ad4:	f006 020f 	and.w	r2, r6, #15
 8014ad8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ae0:	ec51 0b19 	vmov	r0, r1, d9
 8014ae4:	f7eb fda0 	bl	8000628 <__aeabi_dmul>
 8014ae8:	1136      	asrs	r6, r6, #4
 8014aea:	4682      	mov	sl, r0
 8014aec:	468b      	mov	fp, r1
 8014aee:	2300      	movs	r3, #0
 8014af0:	2502      	movs	r5, #2
 8014af2:	2e00      	cmp	r6, #0
 8014af4:	d17a      	bne.n	8014bec <_dtoa_r+0x4c4>
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d1d3      	bne.n	8014aa2 <_dtoa_r+0x37a>
 8014afa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	f000 8082 	beq.w	8014c06 <_dtoa_r+0x4de>
 8014b02:	4b91      	ldr	r3, [pc, #580]	; (8014d48 <_dtoa_r+0x620>)
 8014b04:	2200      	movs	r2, #0
 8014b06:	4650      	mov	r0, sl
 8014b08:	4659      	mov	r1, fp
 8014b0a:	f7eb ffff 	bl	8000b0c <__aeabi_dcmplt>
 8014b0e:	2800      	cmp	r0, #0
 8014b10:	d079      	beq.n	8014c06 <_dtoa_r+0x4de>
 8014b12:	9b03      	ldr	r3, [sp, #12]
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d076      	beq.n	8014c06 <_dtoa_r+0x4de>
 8014b18:	9b02      	ldr	r3, [sp, #8]
 8014b1a:	2b00      	cmp	r3, #0
 8014b1c:	dd36      	ble.n	8014b8c <_dtoa_r+0x464>
 8014b1e:	9b00      	ldr	r3, [sp, #0]
 8014b20:	4650      	mov	r0, sl
 8014b22:	4659      	mov	r1, fp
 8014b24:	1e5f      	subs	r7, r3, #1
 8014b26:	2200      	movs	r2, #0
 8014b28:	4b88      	ldr	r3, [pc, #544]	; (8014d4c <_dtoa_r+0x624>)
 8014b2a:	f7eb fd7d 	bl	8000628 <__aeabi_dmul>
 8014b2e:	9e02      	ldr	r6, [sp, #8]
 8014b30:	4682      	mov	sl, r0
 8014b32:	468b      	mov	fp, r1
 8014b34:	3501      	adds	r5, #1
 8014b36:	4628      	mov	r0, r5
 8014b38:	f7eb fd0c 	bl	8000554 <__aeabi_i2d>
 8014b3c:	4652      	mov	r2, sl
 8014b3e:	465b      	mov	r3, fp
 8014b40:	f7eb fd72 	bl	8000628 <__aeabi_dmul>
 8014b44:	4b82      	ldr	r3, [pc, #520]	; (8014d50 <_dtoa_r+0x628>)
 8014b46:	2200      	movs	r2, #0
 8014b48:	f7eb fbb8 	bl	80002bc <__adddf3>
 8014b4c:	46d0      	mov	r8, sl
 8014b4e:	46d9      	mov	r9, fp
 8014b50:	4682      	mov	sl, r0
 8014b52:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8014b56:	2e00      	cmp	r6, #0
 8014b58:	d158      	bne.n	8014c0c <_dtoa_r+0x4e4>
 8014b5a:	4b7e      	ldr	r3, [pc, #504]	; (8014d54 <_dtoa_r+0x62c>)
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	4640      	mov	r0, r8
 8014b60:	4649      	mov	r1, r9
 8014b62:	f7eb fba9 	bl	80002b8 <__aeabi_dsub>
 8014b66:	4652      	mov	r2, sl
 8014b68:	465b      	mov	r3, fp
 8014b6a:	4680      	mov	r8, r0
 8014b6c:	4689      	mov	r9, r1
 8014b6e:	f7eb ffeb 	bl	8000b48 <__aeabi_dcmpgt>
 8014b72:	2800      	cmp	r0, #0
 8014b74:	f040 8295 	bne.w	80150a2 <_dtoa_r+0x97a>
 8014b78:	4652      	mov	r2, sl
 8014b7a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8014b7e:	4640      	mov	r0, r8
 8014b80:	4649      	mov	r1, r9
 8014b82:	f7eb ffc3 	bl	8000b0c <__aeabi_dcmplt>
 8014b86:	2800      	cmp	r0, #0
 8014b88:	f040 8289 	bne.w	801509e <_dtoa_r+0x976>
 8014b8c:	ec5b ab19 	vmov	sl, fp, d9
 8014b90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	f2c0 8148 	blt.w	8014e28 <_dtoa_r+0x700>
 8014b98:	9a00      	ldr	r2, [sp, #0]
 8014b9a:	2a0e      	cmp	r2, #14
 8014b9c:	f300 8144 	bgt.w	8014e28 <_dtoa_r+0x700>
 8014ba0:	4b67      	ldr	r3, [pc, #412]	; (8014d40 <_dtoa_r+0x618>)
 8014ba2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014ba6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014baa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	f280 80d5 	bge.w	8014d5c <_dtoa_r+0x634>
 8014bb2:	9b03      	ldr	r3, [sp, #12]
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	f300 80d1 	bgt.w	8014d5c <_dtoa_r+0x634>
 8014bba:	f040 826f 	bne.w	801509c <_dtoa_r+0x974>
 8014bbe:	4b65      	ldr	r3, [pc, #404]	; (8014d54 <_dtoa_r+0x62c>)
 8014bc0:	2200      	movs	r2, #0
 8014bc2:	4640      	mov	r0, r8
 8014bc4:	4649      	mov	r1, r9
 8014bc6:	f7eb fd2f 	bl	8000628 <__aeabi_dmul>
 8014bca:	4652      	mov	r2, sl
 8014bcc:	465b      	mov	r3, fp
 8014bce:	f7eb ffb1 	bl	8000b34 <__aeabi_dcmpge>
 8014bd2:	9e03      	ldr	r6, [sp, #12]
 8014bd4:	4637      	mov	r7, r6
 8014bd6:	2800      	cmp	r0, #0
 8014bd8:	f040 8245 	bne.w	8015066 <_dtoa_r+0x93e>
 8014bdc:	9d01      	ldr	r5, [sp, #4]
 8014bde:	2331      	movs	r3, #49	; 0x31
 8014be0:	f805 3b01 	strb.w	r3, [r5], #1
 8014be4:	9b00      	ldr	r3, [sp, #0]
 8014be6:	3301      	adds	r3, #1
 8014be8:	9300      	str	r3, [sp, #0]
 8014bea:	e240      	b.n	801506e <_dtoa_r+0x946>
 8014bec:	07f2      	lsls	r2, r6, #31
 8014bee:	d505      	bpl.n	8014bfc <_dtoa_r+0x4d4>
 8014bf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014bf4:	f7eb fd18 	bl	8000628 <__aeabi_dmul>
 8014bf8:	3501      	adds	r5, #1
 8014bfa:	2301      	movs	r3, #1
 8014bfc:	1076      	asrs	r6, r6, #1
 8014bfe:	3708      	adds	r7, #8
 8014c00:	e777      	b.n	8014af2 <_dtoa_r+0x3ca>
 8014c02:	2502      	movs	r5, #2
 8014c04:	e779      	b.n	8014afa <_dtoa_r+0x3d2>
 8014c06:	9f00      	ldr	r7, [sp, #0]
 8014c08:	9e03      	ldr	r6, [sp, #12]
 8014c0a:	e794      	b.n	8014b36 <_dtoa_r+0x40e>
 8014c0c:	9901      	ldr	r1, [sp, #4]
 8014c0e:	4b4c      	ldr	r3, [pc, #304]	; (8014d40 <_dtoa_r+0x618>)
 8014c10:	4431      	add	r1, r6
 8014c12:	910d      	str	r1, [sp, #52]	; 0x34
 8014c14:	9908      	ldr	r1, [sp, #32]
 8014c16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014c1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014c1e:	2900      	cmp	r1, #0
 8014c20:	d043      	beq.n	8014caa <_dtoa_r+0x582>
 8014c22:	494d      	ldr	r1, [pc, #308]	; (8014d58 <_dtoa_r+0x630>)
 8014c24:	2000      	movs	r0, #0
 8014c26:	f7eb fe29 	bl	800087c <__aeabi_ddiv>
 8014c2a:	4652      	mov	r2, sl
 8014c2c:	465b      	mov	r3, fp
 8014c2e:	f7eb fb43 	bl	80002b8 <__aeabi_dsub>
 8014c32:	9d01      	ldr	r5, [sp, #4]
 8014c34:	4682      	mov	sl, r0
 8014c36:	468b      	mov	fp, r1
 8014c38:	4649      	mov	r1, r9
 8014c3a:	4640      	mov	r0, r8
 8014c3c:	f7eb ffa4 	bl	8000b88 <__aeabi_d2iz>
 8014c40:	4606      	mov	r6, r0
 8014c42:	f7eb fc87 	bl	8000554 <__aeabi_i2d>
 8014c46:	4602      	mov	r2, r0
 8014c48:	460b      	mov	r3, r1
 8014c4a:	4640      	mov	r0, r8
 8014c4c:	4649      	mov	r1, r9
 8014c4e:	f7eb fb33 	bl	80002b8 <__aeabi_dsub>
 8014c52:	3630      	adds	r6, #48	; 0x30
 8014c54:	f805 6b01 	strb.w	r6, [r5], #1
 8014c58:	4652      	mov	r2, sl
 8014c5a:	465b      	mov	r3, fp
 8014c5c:	4680      	mov	r8, r0
 8014c5e:	4689      	mov	r9, r1
 8014c60:	f7eb ff54 	bl	8000b0c <__aeabi_dcmplt>
 8014c64:	2800      	cmp	r0, #0
 8014c66:	d163      	bne.n	8014d30 <_dtoa_r+0x608>
 8014c68:	4642      	mov	r2, r8
 8014c6a:	464b      	mov	r3, r9
 8014c6c:	4936      	ldr	r1, [pc, #216]	; (8014d48 <_dtoa_r+0x620>)
 8014c6e:	2000      	movs	r0, #0
 8014c70:	f7eb fb22 	bl	80002b8 <__aeabi_dsub>
 8014c74:	4652      	mov	r2, sl
 8014c76:	465b      	mov	r3, fp
 8014c78:	f7eb ff48 	bl	8000b0c <__aeabi_dcmplt>
 8014c7c:	2800      	cmp	r0, #0
 8014c7e:	f040 80b5 	bne.w	8014dec <_dtoa_r+0x6c4>
 8014c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014c84:	429d      	cmp	r5, r3
 8014c86:	d081      	beq.n	8014b8c <_dtoa_r+0x464>
 8014c88:	4b30      	ldr	r3, [pc, #192]	; (8014d4c <_dtoa_r+0x624>)
 8014c8a:	2200      	movs	r2, #0
 8014c8c:	4650      	mov	r0, sl
 8014c8e:	4659      	mov	r1, fp
 8014c90:	f7eb fcca 	bl	8000628 <__aeabi_dmul>
 8014c94:	4b2d      	ldr	r3, [pc, #180]	; (8014d4c <_dtoa_r+0x624>)
 8014c96:	4682      	mov	sl, r0
 8014c98:	468b      	mov	fp, r1
 8014c9a:	4640      	mov	r0, r8
 8014c9c:	4649      	mov	r1, r9
 8014c9e:	2200      	movs	r2, #0
 8014ca0:	f7eb fcc2 	bl	8000628 <__aeabi_dmul>
 8014ca4:	4680      	mov	r8, r0
 8014ca6:	4689      	mov	r9, r1
 8014ca8:	e7c6      	b.n	8014c38 <_dtoa_r+0x510>
 8014caa:	4650      	mov	r0, sl
 8014cac:	4659      	mov	r1, fp
 8014cae:	f7eb fcbb 	bl	8000628 <__aeabi_dmul>
 8014cb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014cb4:	9d01      	ldr	r5, [sp, #4]
 8014cb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8014cb8:	4682      	mov	sl, r0
 8014cba:	468b      	mov	fp, r1
 8014cbc:	4649      	mov	r1, r9
 8014cbe:	4640      	mov	r0, r8
 8014cc0:	f7eb ff62 	bl	8000b88 <__aeabi_d2iz>
 8014cc4:	4606      	mov	r6, r0
 8014cc6:	f7eb fc45 	bl	8000554 <__aeabi_i2d>
 8014cca:	3630      	adds	r6, #48	; 0x30
 8014ccc:	4602      	mov	r2, r0
 8014cce:	460b      	mov	r3, r1
 8014cd0:	4640      	mov	r0, r8
 8014cd2:	4649      	mov	r1, r9
 8014cd4:	f7eb faf0 	bl	80002b8 <__aeabi_dsub>
 8014cd8:	f805 6b01 	strb.w	r6, [r5], #1
 8014cdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014cde:	429d      	cmp	r5, r3
 8014ce0:	4680      	mov	r8, r0
 8014ce2:	4689      	mov	r9, r1
 8014ce4:	f04f 0200 	mov.w	r2, #0
 8014ce8:	d124      	bne.n	8014d34 <_dtoa_r+0x60c>
 8014cea:	4b1b      	ldr	r3, [pc, #108]	; (8014d58 <_dtoa_r+0x630>)
 8014cec:	4650      	mov	r0, sl
 8014cee:	4659      	mov	r1, fp
 8014cf0:	f7eb fae4 	bl	80002bc <__adddf3>
 8014cf4:	4602      	mov	r2, r0
 8014cf6:	460b      	mov	r3, r1
 8014cf8:	4640      	mov	r0, r8
 8014cfa:	4649      	mov	r1, r9
 8014cfc:	f7eb ff24 	bl	8000b48 <__aeabi_dcmpgt>
 8014d00:	2800      	cmp	r0, #0
 8014d02:	d173      	bne.n	8014dec <_dtoa_r+0x6c4>
 8014d04:	4652      	mov	r2, sl
 8014d06:	465b      	mov	r3, fp
 8014d08:	4913      	ldr	r1, [pc, #76]	; (8014d58 <_dtoa_r+0x630>)
 8014d0a:	2000      	movs	r0, #0
 8014d0c:	f7eb fad4 	bl	80002b8 <__aeabi_dsub>
 8014d10:	4602      	mov	r2, r0
 8014d12:	460b      	mov	r3, r1
 8014d14:	4640      	mov	r0, r8
 8014d16:	4649      	mov	r1, r9
 8014d18:	f7eb fef8 	bl	8000b0c <__aeabi_dcmplt>
 8014d1c:	2800      	cmp	r0, #0
 8014d1e:	f43f af35 	beq.w	8014b8c <_dtoa_r+0x464>
 8014d22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8014d24:	1e6b      	subs	r3, r5, #1
 8014d26:	930f      	str	r3, [sp, #60]	; 0x3c
 8014d28:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014d2c:	2b30      	cmp	r3, #48	; 0x30
 8014d2e:	d0f8      	beq.n	8014d22 <_dtoa_r+0x5fa>
 8014d30:	9700      	str	r7, [sp, #0]
 8014d32:	e049      	b.n	8014dc8 <_dtoa_r+0x6a0>
 8014d34:	4b05      	ldr	r3, [pc, #20]	; (8014d4c <_dtoa_r+0x624>)
 8014d36:	f7eb fc77 	bl	8000628 <__aeabi_dmul>
 8014d3a:	4680      	mov	r8, r0
 8014d3c:	4689      	mov	r9, r1
 8014d3e:	e7bd      	b.n	8014cbc <_dtoa_r+0x594>
 8014d40:	08016e58 	.word	0x08016e58
 8014d44:	08016e30 	.word	0x08016e30
 8014d48:	3ff00000 	.word	0x3ff00000
 8014d4c:	40240000 	.word	0x40240000
 8014d50:	401c0000 	.word	0x401c0000
 8014d54:	40140000 	.word	0x40140000
 8014d58:	3fe00000 	.word	0x3fe00000
 8014d5c:	9d01      	ldr	r5, [sp, #4]
 8014d5e:	4656      	mov	r6, sl
 8014d60:	465f      	mov	r7, fp
 8014d62:	4642      	mov	r2, r8
 8014d64:	464b      	mov	r3, r9
 8014d66:	4630      	mov	r0, r6
 8014d68:	4639      	mov	r1, r7
 8014d6a:	f7eb fd87 	bl	800087c <__aeabi_ddiv>
 8014d6e:	f7eb ff0b 	bl	8000b88 <__aeabi_d2iz>
 8014d72:	4682      	mov	sl, r0
 8014d74:	f7eb fbee 	bl	8000554 <__aeabi_i2d>
 8014d78:	4642      	mov	r2, r8
 8014d7a:	464b      	mov	r3, r9
 8014d7c:	f7eb fc54 	bl	8000628 <__aeabi_dmul>
 8014d80:	4602      	mov	r2, r0
 8014d82:	460b      	mov	r3, r1
 8014d84:	4630      	mov	r0, r6
 8014d86:	4639      	mov	r1, r7
 8014d88:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8014d8c:	f7eb fa94 	bl	80002b8 <__aeabi_dsub>
 8014d90:	f805 6b01 	strb.w	r6, [r5], #1
 8014d94:	9e01      	ldr	r6, [sp, #4]
 8014d96:	9f03      	ldr	r7, [sp, #12]
 8014d98:	1bae      	subs	r6, r5, r6
 8014d9a:	42b7      	cmp	r7, r6
 8014d9c:	4602      	mov	r2, r0
 8014d9e:	460b      	mov	r3, r1
 8014da0:	d135      	bne.n	8014e0e <_dtoa_r+0x6e6>
 8014da2:	f7eb fa8b 	bl	80002bc <__adddf3>
 8014da6:	4642      	mov	r2, r8
 8014da8:	464b      	mov	r3, r9
 8014daa:	4606      	mov	r6, r0
 8014dac:	460f      	mov	r7, r1
 8014dae:	f7eb fecb 	bl	8000b48 <__aeabi_dcmpgt>
 8014db2:	b9d0      	cbnz	r0, 8014dea <_dtoa_r+0x6c2>
 8014db4:	4642      	mov	r2, r8
 8014db6:	464b      	mov	r3, r9
 8014db8:	4630      	mov	r0, r6
 8014dba:	4639      	mov	r1, r7
 8014dbc:	f7eb fe9c 	bl	8000af8 <__aeabi_dcmpeq>
 8014dc0:	b110      	cbz	r0, 8014dc8 <_dtoa_r+0x6a0>
 8014dc2:	f01a 0f01 	tst.w	sl, #1
 8014dc6:	d110      	bne.n	8014dea <_dtoa_r+0x6c2>
 8014dc8:	4620      	mov	r0, r4
 8014dca:	ee18 1a10 	vmov	r1, s16
 8014dce:	f000 fbc5 	bl	801555c <_Bfree>
 8014dd2:	2300      	movs	r3, #0
 8014dd4:	9800      	ldr	r0, [sp, #0]
 8014dd6:	702b      	strb	r3, [r5, #0]
 8014dd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014dda:	3001      	adds	r0, #1
 8014ddc:	6018      	str	r0, [r3, #0]
 8014dde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	f43f acf1 	beq.w	80147c8 <_dtoa_r+0xa0>
 8014de6:	601d      	str	r5, [r3, #0]
 8014de8:	e4ee      	b.n	80147c8 <_dtoa_r+0xa0>
 8014dea:	9f00      	ldr	r7, [sp, #0]
 8014dec:	462b      	mov	r3, r5
 8014dee:	461d      	mov	r5, r3
 8014df0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014df4:	2a39      	cmp	r2, #57	; 0x39
 8014df6:	d106      	bne.n	8014e06 <_dtoa_r+0x6de>
 8014df8:	9a01      	ldr	r2, [sp, #4]
 8014dfa:	429a      	cmp	r2, r3
 8014dfc:	d1f7      	bne.n	8014dee <_dtoa_r+0x6c6>
 8014dfe:	9901      	ldr	r1, [sp, #4]
 8014e00:	2230      	movs	r2, #48	; 0x30
 8014e02:	3701      	adds	r7, #1
 8014e04:	700a      	strb	r2, [r1, #0]
 8014e06:	781a      	ldrb	r2, [r3, #0]
 8014e08:	3201      	adds	r2, #1
 8014e0a:	701a      	strb	r2, [r3, #0]
 8014e0c:	e790      	b.n	8014d30 <_dtoa_r+0x608>
 8014e0e:	4ba6      	ldr	r3, [pc, #664]	; (80150a8 <_dtoa_r+0x980>)
 8014e10:	2200      	movs	r2, #0
 8014e12:	f7eb fc09 	bl	8000628 <__aeabi_dmul>
 8014e16:	2200      	movs	r2, #0
 8014e18:	2300      	movs	r3, #0
 8014e1a:	4606      	mov	r6, r0
 8014e1c:	460f      	mov	r7, r1
 8014e1e:	f7eb fe6b 	bl	8000af8 <__aeabi_dcmpeq>
 8014e22:	2800      	cmp	r0, #0
 8014e24:	d09d      	beq.n	8014d62 <_dtoa_r+0x63a>
 8014e26:	e7cf      	b.n	8014dc8 <_dtoa_r+0x6a0>
 8014e28:	9a08      	ldr	r2, [sp, #32]
 8014e2a:	2a00      	cmp	r2, #0
 8014e2c:	f000 80d7 	beq.w	8014fde <_dtoa_r+0x8b6>
 8014e30:	9a06      	ldr	r2, [sp, #24]
 8014e32:	2a01      	cmp	r2, #1
 8014e34:	f300 80ba 	bgt.w	8014fac <_dtoa_r+0x884>
 8014e38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014e3a:	2a00      	cmp	r2, #0
 8014e3c:	f000 80b2 	beq.w	8014fa4 <_dtoa_r+0x87c>
 8014e40:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014e44:	9e07      	ldr	r6, [sp, #28]
 8014e46:	9d04      	ldr	r5, [sp, #16]
 8014e48:	9a04      	ldr	r2, [sp, #16]
 8014e4a:	441a      	add	r2, r3
 8014e4c:	9204      	str	r2, [sp, #16]
 8014e4e:	9a05      	ldr	r2, [sp, #20]
 8014e50:	2101      	movs	r1, #1
 8014e52:	441a      	add	r2, r3
 8014e54:	4620      	mov	r0, r4
 8014e56:	9205      	str	r2, [sp, #20]
 8014e58:	f000 fc38 	bl	80156cc <__i2b>
 8014e5c:	4607      	mov	r7, r0
 8014e5e:	2d00      	cmp	r5, #0
 8014e60:	dd0c      	ble.n	8014e7c <_dtoa_r+0x754>
 8014e62:	9b05      	ldr	r3, [sp, #20]
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	dd09      	ble.n	8014e7c <_dtoa_r+0x754>
 8014e68:	42ab      	cmp	r3, r5
 8014e6a:	9a04      	ldr	r2, [sp, #16]
 8014e6c:	bfa8      	it	ge
 8014e6e:	462b      	movge	r3, r5
 8014e70:	1ad2      	subs	r2, r2, r3
 8014e72:	9204      	str	r2, [sp, #16]
 8014e74:	9a05      	ldr	r2, [sp, #20]
 8014e76:	1aed      	subs	r5, r5, r3
 8014e78:	1ad3      	subs	r3, r2, r3
 8014e7a:	9305      	str	r3, [sp, #20]
 8014e7c:	9b07      	ldr	r3, [sp, #28]
 8014e7e:	b31b      	cbz	r3, 8014ec8 <_dtoa_r+0x7a0>
 8014e80:	9b08      	ldr	r3, [sp, #32]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	f000 80af 	beq.w	8014fe6 <_dtoa_r+0x8be>
 8014e88:	2e00      	cmp	r6, #0
 8014e8a:	dd13      	ble.n	8014eb4 <_dtoa_r+0x78c>
 8014e8c:	4639      	mov	r1, r7
 8014e8e:	4632      	mov	r2, r6
 8014e90:	4620      	mov	r0, r4
 8014e92:	f000 fcdb 	bl	801584c <__pow5mult>
 8014e96:	ee18 2a10 	vmov	r2, s16
 8014e9a:	4601      	mov	r1, r0
 8014e9c:	4607      	mov	r7, r0
 8014e9e:	4620      	mov	r0, r4
 8014ea0:	f000 fc2a 	bl	80156f8 <__multiply>
 8014ea4:	ee18 1a10 	vmov	r1, s16
 8014ea8:	4680      	mov	r8, r0
 8014eaa:	4620      	mov	r0, r4
 8014eac:	f000 fb56 	bl	801555c <_Bfree>
 8014eb0:	ee08 8a10 	vmov	s16, r8
 8014eb4:	9b07      	ldr	r3, [sp, #28]
 8014eb6:	1b9a      	subs	r2, r3, r6
 8014eb8:	d006      	beq.n	8014ec8 <_dtoa_r+0x7a0>
 8014eba:	ee18 1a10 	vmov	r1, s16
 8014ebe:	4620      	mov	r0, r4
 8014ec0:	f000 fcc4 	bl	801584c <__pow5mult>
 8014ec4:	ee08 0a10 	vmov	s16, r0
 8014ec8:	2101      	movs	r1, #1
 8014eca:	4620      	mov	r0, r4
 8014ecc:	f000 fbfe 	bl	80156cc <__i2b>
 8014ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	4606      	mov	r6, r0
 8014ed6:	f340 8088 	ble.w	8014fea <_dtoa_r+0x8c2>
 8014eda:	461a      	mov	r2, r3
 8014edc:	4601      	mov	r1, r0
 8014ede:	4620      	mov	r0, r4
 8014ee0:	f000 fcb4 	bl	801584c <__pow5mult>
 8014ee4:	9b06      	ldr	r3, [sp, #24]
 8014ee6:	2b01      	cmp	r3, #1
 8014ee8:	4606      	mov	r6, r0
 8014eea:	f340 8081 	ble.w	8014ff0 <_dtoa_r+0x8c8>
 8014eee:	f04f 0800 	mov.w	r8, #0
 8014ef2:	6933      	ldr	r3, [r6, #16]
 8014ef4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014ef8:	6918      	ldr	r0, [r3, #16]
 8014efa:	f000 fb97 	bl	801562c <__hi0bits>
 8014efe:	f1c0 0020 	rsb	r0, r0, #32
 8014f02:	9b05      	ldr	r3, [sp, #20]
 8014f04:	4418      	add	r0, r3
 8014f06:	f010 001f 	ands.w	r0, r0, #31
 8014f0a:	f000 8092 	beq.w	8015032 <_dtoa_r+0x90a>
 8014f0e:	f1c0 0320 	rsb	r3, r0, #32
 8014f12:	2b04      	cmp	r3, #4
 8014f14:	f340 808a 	ble.w	801502c <_dtoa_r+0x904>
 8014f18:	f1c0 001c 	rsb	r0, r0, #28
 8014f1c:	9b04      	ldr	r3, [sp, #16]
 8014f1e:	4403      	add	r3, r0
 8014f20:	9304      	str	r3, [sp, #16]
 8014f22:	9b05      	ldr	r3, [sp, #20]
 8014f24:	4403      	add	r3, r0
 8014f26:	4405      	add	r5, r0
 8014f28:	9305      	str	r3, [sp, #20]
 8014f2a:	9b04      	ldr	r3, [sp, #16]
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	dd07      	ble.n	8014f40 <_dtoa_r+0x818>
 8014f30:	ee18 1a10 	vmov	r1, s16
 8014f34:	461a      	mov	r2, r3
 8014f36:	4620      	mov	r0, r4
 8014f38:	f000 fce2 	bl	8015900 <__lshift>
 8014f3c:	ee08 0a10 	vmov	s16, r0
 8014f40:	9b05      	ldr	r3, [sp, #20]
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	dd05      	ble.n	8014f52 <_dtoa_r+0x82a>
 8014f46:	4631      	mov	r1, r6
 8014f48:	461a      	mov	r2, r3
 8014f4a:	4620      	mov	r0, r4
 8014f4c:	f000 fcd8 	bl	8015900 <__lshift>
 8014f50:	4606      	mov	r6, r0
 8014f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d06e      	beq.n	8015036 <_dtoa_r+0x90e>
 8014f58:	ee18 0a10 	vmov	r0, s16
 8014f5c:	4631      	mov	r1, r6
 8014f5e:	f000 fd3f 	bl	80159e0 <__mcmp>
 8014f62:	2800      	cmp	r0, #0
 8014f64:	da67      	bge.n	8015036 <_dtoa_r+0x90e>
 8014f66:	9b00      	ldr	r3, [sp, #0]
 8014f68:	3b01      	subs	r3, #1
 8014f6a:	ee18 1a10 	vmov	r1, s16
 8014f6e:	9300      	str	r3, [sp, #0]
 8014f70:	220a      	movs	r2, #10
 8014f72:	2300      	movs	r3, #0
 8014f74:	4620      	mov	r0, r4
 8014f76:	f000 fb13 	bl	80155a0 <__multadd>
 8014f7a:	9b08      	ldr	r3, [sp, #32]
 8014f7c:	ee08 0a10 	vmov	s16, r0
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	f000 81b1 	beq.w	80152e8 <_dtoa_r+0xbc0>
 8014f86:	2300      	movs	r3, #0
 8014f88:	4639      	mov	r1, r7
 8014f8a:	220a      	movs	r2, #10
 8014f8c:	4620      	mov	r0, r4
 8014f8e:	f000 fb07 	bl	80155a0 <__multadd>
 8014f92:	9b02      	ldr	r3, [sp, #8]
 8014f94:	2b00      	cmp	r3, #0
 8014f96:	4607      	mov	r7, r0
 8014f98:	f300 808e 	bgt.w	80150b8 <_dtoa_r+0x990>
 8014f9c:	9b06      	ldr	r3, [sp, #24]
 8014f9e:	2b02      	cmp	r3, #2
 8014fa0:	dc51      	bgt.n	8015046 <_dtoa_r+0x91e>
 8014fa2:	e089      	b.n	80150b8 <_dtoa_r+0x990>
 8014fa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014fa6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014faa:	e74b      	b.n	8014e44 <_dtoa_r+0x71c>
 8014fac:	9b03      	ldr	r3, [sp, #12]
 8014fae:	1e5e      	subs	r6, r3, #1
 8014fb0:	9b07      	ldr	r3, [sp, #28]
 8014fb2:	42b3      	cmp	r3, r6
 8014fb4:	bfbf      	itttt	lt
 8014fb6:	9b07      	ldrlt	r3, [sp, #28]
 8014fb8:	9607      	strlt	r6, [sp, #28]
 8014fba:	1af2      	sublt	r2, r6, r3
 8014fbc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8014fbe:	bfb6      	itet	lt
 8014fc0:	189b      	addlt	r3, r3, r2
 8014fc2:	1b9e      	subge	r6, r3, r6
 8014fc4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8014fc6:	9b03      	ldr	r3, [sp, #12]
 8014fc8:	bfb8      	it	lt
 8014fca:	2600      	movlt	r6, #0
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	bfb7      	itett	lt
 8014fd0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8014fd4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8014fd8:	1a9d      	sublt	r5, r3, r2
 8014fda:	2300      	movlt	r3, #0
 8014fdc:	e734      	b.n	8014e48 <_dtoa_r+0x720>
 8014fde:	9e07      	ldr	r6, [sp, #28]
 8014fe0:	9d04      	ldr	r5, [sp, #16]
 8014fe2:	9f08      	ldr	r7, [sp, #32]
 8014fe4:	e73b      	b.n	8014e5e <_dtoa_r+0x736>
 8014fe6:	9a07      	ldr	r2, [sp, #28]
 8014fe8:	e767      	b.n	8014eba <_dtoa_r+0x792>
 8014fea:	9b06      	ldr	r3, [sp, #24]
 8014fec:	2b01      	cmp	r3, #1
 8014fee:	dc18      	bgt.n	8015022 <_dtoa_r+0x8fa>
 8014ff0:	f1ba 0f00 	cmp.w	sl, #0
 8014ff4:	d115      	bne.n	8015022 <_dtoa_r+0x8fa>
 8014ff6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014ffa:	b993      	cbnz	r3, 8015022 <_dtoa_r+0x8fa>
 8014ffc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015000:	0d1b      	lsrs	r3, r3, #20
 8015002:	051b      	lsls	r3, r3, #20
 8015004:	b183      	cbz	r3, 8015028 <_dtoa_r+0x900>
 8015006:	9b04      	ldr	r3, [sp, #16]
 8015008:	3301      	adds	r3, #1
 801500a:	9304      	str	r3, [sp, #16]
 801500c:	9b05      	ldr	r3, [sp, #20]
 801500e:	3301      	adds	r3, #1
 8015010:	9305      	str	r3, [sp, #20]
 8015012:	f04f 0801 	mov.w	r8, #1
 8015016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015018:	2b00      	cmp	r3, #0
 801501a:	f47f af6a 	bne.w	8014ef2 <_dtoa_r+0x7ca>
 801501e:	2001      	movs	r0, #1
 8015020:	e76f      	b.n	8014f02 <_dtoa_r+0x7da>
 8015022:	f04f 0800 	mov.w	r8, #0
 8015026:	e7f6      	b.n	8015016 <_dtoa_r+0x8ee>
 8015028:	4698      	mov	r8, r3
 801502a:	e7f4      	b.n	8015016 <_dtoa_r+0x8ee>
 801502c:	f43f af7d 	beq.w	8014f2a <_dtoa_r+0x802>
 8015030:	4618      	mov	r0, r3
 8015032:	301c      	adds	r0, #28
 8015034:	e772      	b.n	8014f1c <_dtoa_r+0x7f4>
 8015036:	9b03      	ldr	r3, [sp, #12]
 8015038:	2b00      	cmp	r3, #0
 801503a:	dc37      	bgt.n	80150ac <_dtoa_r+0x984>
 801503c:	9b06      	ldr	r3, [sp, #24]
 801503e:	2b02      	cmp	r3, #2
 8015040:	dd34      	ble.n	80150ac <_dtoa_r+0x984>
 8015042:	9b03      	ldr	r3, [sp, #12]
 8015044:	9302      	str	r3, [sp, #8]
 8015046:	9b02      	ldr	r3, [sp, #8]
 8015048:	b96b      	cbnz	r3, 8015066 <_dtoa_r+0x93e>
 801504a:	4631      	mov	r1, r6
 801504c:	2205      	movs	r2, #5
 801504e:	4620      	mov	r0, r4
 8015050:	f000 faa6 	bl	80155a0 <__multadd>
 8015054:	4601      	mov	r1, r0
 8015056:	4606      	mov	r6, r0
 8015058:	ee18 0a10 	vmov	r0, s16
 801505c:	f000 fcc0 	bl	80159e0 <__mcmp>
 8015060:	2800      	cmp	r0, #0
 8015062:	f73f adbb 	bgt.w	8014bdc <_dtoa_r+0x4b4>
 8015066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015068:	9d01      	ldr	r5, [sp, #4]
 801506a:	43db      	mvns	r3, r3
 801506c:	9300      	str	r3, [sp, #0]
 801506e:	f04f 0800 	mov.w	r8, #0
 8015072:	4631      	mov	r1, r6
 8015074:	4620      	mov	r0, r4
 8015076:	f000 fa71 	bl	801555c <_Bfree>
 801507a:	2f00      	cmp	r7, #0
 801507c:	f43f aea4 	beq.w	8014dc8 <_dtoa_r+0x6a0>
 8015080:	f1b8 0f00 	cmp.w	r8, #0
 8015084:	d005      	beq.n	8015092 <_dtoa_r+0x96a>
 8015086:	45b8      	cmp	r8, r7
 8015088:	d003      	beq.n	8015092 <_dtoa_r+0x96a>
 801508a:	4641      	mov	r1, r8
 801508c:	4620      	mov	r0, r4
 801508e:	f000 fa65 	bl	801555c <_Bfree>
 8015092:	4639      	mov	r1, r7
 8015094:	4620      	mov	r0, r4
 8015096:	f000 fa61 	bl	801555c <_Bfree>
 801509a:	e695      	b.n	8014dc8 <_dtoa_r+0x6a0>
 801509c:	2600      	movs	r6, #0
 801509e:	4637      	mov	r7, r6
 80150a0:	e7e1      	b.n	8015066 <_dtoa_r+0x93e>
 80150a2:	9700      	str	r7, [sp, #0]
 80150a4:	4637      	mov	r7, r6
 80150a6:	e599      	b.n	8014bdc <_dtoa_r+0x4b4>
 80150a8:	40240000 	.word	0x40240000
 80150ac:	9b08      	ldr	r3, [sp, #32]
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	f000 80ca 	beq.w	8015248 <_dtoa_r+0xb20>
 80150b4:	9b03      	ldr	r3, [sp, #12]
 80150b6:	9302      	str	r3, [sp, #8]
 80150b8:	2d00      	cmp	r5, #0
 80150ba:	dd05      	ble.n	80150c8 <_dtoa_r+0x9a0>
 80150bc:	4639      	mov	r1, r7
 80150be:	462a      	mov	r2, r5
 80150c0:	4620      	mov	r0, r4
 80150c2:	f000 fc1d 	bl	8015900 <__lshift>
 80150c6:	4607      	mov	r7, r0
 80150c8:	f1b8 0f00 	cmp.w	r8, #0
 80150cc:	d05b      	beq.n	8015186 <_dtoa_r+0xa5e>
 80150ce:	6879      	ldr	r1, [r7, #4]
 80150d0:	4620      	mov	r0, r4
 80150d2:	f000 fa03 	bl	80154dc <_Balloc>
 80150d6:	4605      	mov	r5, r0
 80150d8:	b928      	cbnz	r0, 80150e6 <_dtoa_r+0x9be>
 80150da:	4b87      	ldr	r3, [pc, #540]	; (80152f8 <_dtoa_r+0xbd0>)
 80150dc:	4602      	mov	r2, r0
 80150de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80150e2:	f7ff bb3b 	b.w	801475c <_dtoa_r+0x34>
 80150e6:	693a      	ldr	r2, [r7, #16]
 80150e8:	3202      	adds	r2, #2
 80150ea:	0092      	lsls	r2, r2, #2
 80150ec:	f107 010c 	add.w	r1, r7, #12
 80150f0:	300c      	adds	r0, #12
 80150f2:	f7fe fc5c 	bl	80139ae <memcpy>
 80150f6:	2201      	movs	r2, #1
 80150f8:	4629      	mov	r1, r5
 80150fa:	4620      	mov	r0, r4
 80150fc:	f000 fc00 	bl	8015900 <__lshift>
 8015100:	9b01      	ldr	r3, [sp, #4]
 8015102:	f103 0901 	add.w	r9, r3, #1
 8015106:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801510a:	4413      	add	r3, r2
 801510c:	9305      	str	r3, [sp, #20]
 801510e:	f00a 0301 	and.w	r3, sl, #1
 8015112:	46b8      	mov	r8, r7
 8015114:	9304      	str	r3, [sp, #16]
 8015116:	4607      	mov	r7, r0
 8015118:	4631      	mov	r1, r6
 801511a:	ee18 0a10 	vmov	r0, s16
 801511e:	f7ff fa75 	bl	801460c <quorem>
 8015122:	4641      	mov	r1, r8
 8015124:	9002      	str	r0, [sp, #8]
 8015126:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801512a:	ee18 0a10 	vmov	r0, s16
 801512e:	f000 fc57 	bl	80159e0 <__mcmp>
 8015132:	463a      	mov	r2, r7
 8015134:	9003      	str	r0, [sp, #12]
 8015136:	4631      	mov	r1, r6
 8015138:	4620      	mov	r0, r4
 801513a:	f000 fc6d 	bl	8015a18 <__mdiff>
 801513e:	68c2      	ldr	r2, [r0, #12]
 8015140:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8015144:	4605      	mov	r5, r0
 8015146:	bb02      	cbnz	r2, 801518a <_dtoa_r+0xa62>
 8015148:	4601      	mov	r1, r0
 801514a:	ee18 0a10 	vmov	r0, s16
 801514e:	f000 fc47 	bl	80159e0 <__mcmp>
 8015152:	4602      	mov	r2, r0
 8015154:	4629      	mov	r1, r5
 8015156:	4620      	mov	r0, r4
 8015158:	9207      	str	r2, [sp, #28]
 801515a:	f000 f9ff 	bl	801555c <_Bfree>
 801515e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8015162:	ea43 0102 	orr.w	r1, r3, r2
 8015166:	9b04      	ldr	r3, [sp, #16]
 8015168:	430b      	orrs	r3, r1
 801516a:	464d      	mov	r5, r9
 801516c:	d10f      	bne.n	801518e <_dtoa_r+0xa66>
 801516e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8015172:	d02a      	beq.n	80151ca <_dtoa_r+0xaa2>
 8015174:	9b03      	ldr	r3, [sp, #12]
 8015176:	2b00      	cmp	r3, #0
 8015178:	dd02      	ble.n	8015180 <_dtoa_r+0xa58>
 801517a:	9b02      	ldr	r3, [sp, #8]
 801517c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8015180:	f88b a000 	strb.w	sl, [fp]
 8015184:	e775      	b.n	8015072 <_dtoa_r+0x94a>
 8015186:	4638      	mov	r0, r7
 8015188:	e7ba      	b.n	8015100 <_dtoa_r+0x9d8>
 801518a:	2201      	movs	r2, #1
 801518c:	e7e2      	b.n	8015154 <_dtoa_r+0xa2c>
 801518e:	9b03      	ldr	r3, [sp, #12]
 8015190:	2b00      	cmp	r3, #0
 8015192:	db04      	blt.n	801519e <_dtoa_r+0xa76>
 8015194:	9906      	ldr	r1, [sp, #24]
 8015196:	430b      	orrs	r3, r1
 8015198:	9904      	ldr	r1, [sp, #16]
 801519a:	430b      	orrs	r3, r1
 801519c:	d122      	bne.n	80151e4 <_dtoa_r+0xabc>
 801519e:	2a00      	cmp	r2, #0
 80151a0:	ddee      	ble.n	8015180 <_dtoa_r+0xa58>
 80151a2:	ee18 1a10 	vmov	r1, s16
 80151a6:	2201      	movs	r2, #1
 80151a8:	4620      	mov	r0, r4
 80151aa:	f000 fba9 	bl	8015900 <__lshift>
 80151ae:	4631      	mov	r1, r6
 80151b0:	ee08 0a10 	vmov	s16, r0
 80151b4:	f000 fc14 	bl	80159e0 <__mcmp>
 80151b8:	2800      	cmp	r0, #0
 80151ba:	dc03      	bgt.n	80151c4 <_dtoa_r+0xa9c>
 80151bc:	d1e0      	bne.n	8015180 <_dtoa_r+0xa58>
 80151be:	f01a 0f01 	tst.w	sl, #1
 80151c2:	d0dd      	beq.n	8015180 <_dtoa_r+0xa58>
 80151c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80151c8:	d1d7      	bne.n	801517a <_dtoa_r+0xa52>
 80151ca:	2339      	movs	r3, #57	; 0x39
 80151cc:	f88b 3000 	strb.w	r3, [fp]
 80151d0:	462b      	mov	r3, r5
 80151d2:	461d      	mov	r5, r3
 80151d4:	3b01      	subs	r3, #1
 80151d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80151da:	2a39      	cmp	r2, #57	; 0x39
 80151dc:	d071      	beq.n	80152c2 <_dtoa_r+0xb9a>
 80151de:	3201      	adds	r2, #1
 80151e0:	701a      	strb	r2, [r3, #0]
 80151e2:	e746      	b.n	8015072 <_dtoa_r+0x94a>
 80151e4:	2a00      	cmp	r2, #0
 80151e6:	dd07      	ble.n	80151f8 <_dtoa_r+0xad0>
 80151e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80151ec:	d0ed      	beq.n	80151ca <_dtoa_r+0xaa2>
 80151ee:	f10a 0301 	add.w	r3, sl, #1
 80151f2:	f88b 3000 	strb.w	r3, [fp]
 80151f6:	e73c      	b.n	8015072 <_dtoa_r+0x94a>
 80151f8:	9b05      	ldr	r3, [sp, #20]
 80151fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80151fe:	4599      	cmp	r9, r3
 8015200:	d047      	beq.n	8015292 <_dtoa_r+0xb6a>
 8015202:	ee18 1a10 	vmov	r1, s16
 8015206:	2300      	movs	r3, #0
 8015208:	220a      	movs	r2, #10
 801520a:	4620      	mov	r0, r4
 801520c:	f000 f9c8 	bl	80155a0 <__multadd>
 8015210:	45b8      	cmp	r8, r7
 8015212:	ee08 0a10 	vmov	s16, r0
 8015216:	f04f 0300 	mov.w	r3, #0
 801521a:	f04f 020a 	mov.w	r2, #10
 801521e:	4641      	mov	r1, r8
 8015220:	4620      	mov	r0, r4
 8015222:	d106      	bne.n	8015232 <_dtoa_r+0xb0a>
 8015224:	f000 f9bc 	bl	80155a0 <__multadd>
 8015228:	4680      	mov	r8, r0
 801522a:	4607      	mov	r7, r0
 801522c:	f109 0901 	add.w	r9, r9, #1
 8015230:	e772      	b.n	8015118 <_dtoa_r+0x9f0>
 8015232:	f000 f9b5 	bl	80155a0 <__multadd>
 8015236:	4639      	mov	r1, r7
 8015238:	4680      	mov	r8, r0
 801523a:	2300      	movs	r3, #0
 801523c:	220a      	movs	r2, #10
 801523e:	4620      	mov	r0, r4
 8015240:	f000 f9ae 	bl	80155a0 <__multadd>
 8015244:	4607      	mov	r7, r0
 8015246:	e7f1      	b.n	801522c <_dtoa_r+0xb04>
 8015248:	9b03      	ldr	r3, [sp, #12]
 801524a:	9302      	str	r3, [sp, #8]
 801524c:	9d01      	ldr	r5, [sp, #4]
 801524e:	ee18 0a10 	vmov	r0, s16
 8015252:	4631      	mov	r1, r6
 8015254:	f7ff f9da 	bl	801460c <quorem>
 8015258:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801525c:	9b01      	ldr	r3, [sp, #4]
 801525e:	f805 ab01 	strb.w	sl, [r5], #1
 8015262:	1aea      	subs	r2, r5, r3
 8015264:	9b02      	ldr	r3, [sp, #8]
 8015266:	4293      	cmp	r3, r2
 8015268:	dd09      	ble.n	801527e <_dtoa_r+0xb56>
 801526a:	ee18 1a10 	vmov	r1, s16
 801526e:	2300      	movs	r3, #0
 8015270:	220a      	movs	r2, #10
 8015272:	4620      	mov	r0, r4
 8015274:	f000 f994 	bl	80155a0 <__multadd>
 8015278:	ee08 0a10 	vmov	s16, r0
 801527c:	e7e7      	b.n	801524e <_dtoa_r+0xb26>
 801527e:	9b02      	ldr	r3, [sp, #8]
 8015280:	2b00      	cmp	r3, #0
 8015282:	bfc8      	it	gt
 8015284:	461d      	movgt	r5, r3
 8015286:	9b01      	ldr	r3, [sp, #4]
 8015288:	bfd8      	it	le
 801528a:	2501      	movle	r5, #1
 801528c:	441d      	add	r5, r3
 801528e:	f04f 0800 	mov.w	r8, #0
 8015292:	ee18 1a10 	vmov	r1, s16
 8015296:	2201      	movs	r2, #1
 8015298:	4620      	mov	r0, r4
 801529a:	f000 fb31 	bl	8015900 <__lshift>
 801529e:	4631      	mov	r1, r6
 80152a0:	ee08 0a10 	vmov	s16, r0
 80152a4:	f000 fb9c 	bl	80159e0 <__mcmp>
 80152a8:	2800      	cmp	r0, #0
 80152aa:	dc91      	bgt.n	80151d0 <_dtoa_r+0xaa8>
 80152ac:	d102      	bne.n	80152b4 <_dtoa_r+0xb8c>
 80152ae:	f01a 0f01 	tst.w	sl, #1
 80152b2:	d18d      	bne.n	80151d0 <_dtoa_r+0xaa8>
 80152b4:	462b      	mov	r3, r5
 80152b6:	461d      	mov	r5, r3
 80152b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80152bc:	2a30      	cmp	r2, #48	; 0x30
 80152be:	d0fa      	beq.n	80152b6 <_dtoa_r+0xb8e>
 80152c0:	e6d7      	b.n	8015072 <_dtoa_r+0x94a>
 80152c2:	9a01      	ldr	r2, [sp, #4]
 80152c4:	429a      	cmp	r2, r3
 80152c6:	d184      	bne.n	80151d2 <_dtoa_r+0xaaa>
 80152c8:	9b00      	ldr	r3, [sp, #0]
 80152ca:	3301      	adds	r3, #1
 80152cc:	9300      	str	r3, [sp, #0]
 80152ce:	2331      	movs	r3, #49	; 0x31
 80152d0:	7013      	strb	r3, [r2, #0]
 80152d2:	e6ce      	b.n	8015072 <_dtoa_r+0x94a>
 80152d4:	4b09      	ldr	r3, [pc, #36]	; (80152fc <_dtoa_r+0xbd4>)
 80152d6:	f7ff ba95 	b.w	8014804 <_dtoa_r+0xdc>
 80152da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80152dc:	2b00      	cmp	r3, #0
 80152de:	f47f aa6e 	bne.w	80147be <_dtoa_r+0x96>
 80152e2:	4b07      	ldr	r3, [pc, #28]	; (8015300 <_dtoa_r+0xbd8>)
 80152e4:	f7ff ba8e 	b.w	8014804 <_dtoa_r+0xdc>
 80152e8:	9b02      	ldr	r3, [sp, #8]
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	dcae      	bgt.n	801524c <_dtoa_r+0xb24>
 80152ee:	9b06      	ldr	r3, [sp, #24]
 80152f0:	2b02      	cmp	r3, #2
 80152f2:	f73f aea8 	bgt.w	8015046 <_dtoa_r+0x91e>
 80152f6:	e7a9      	b.n	801524c <_dtoa_r+0xb24>
 80152f8:	08016dbf 	.word	0x08016dbf
 80152fc:	08016d1c 	.word	0x08016d1c
 8015300:	08016d40 	.word	0x08016d40

08015304 <__sflush_r>:
 8015304:	898a      	ldrh	r2, [r1, #12]
 8015306:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801530a:	4605      	mov	r5, r0
 801530c:	0710      	lsls	r0, r2, #28
 801530e:	460c      	mov	r4, r1
 8015310:	d458      	bmi.n	80153c4 <__sflush_r+0xc0>
 8015312:	684b      	ldr	r3, [r1, #4]
 8015314:	2b00      	cmp	r3, #0
 8015316:	dc05      	bgt.n	8015324 <__sflush_r+0x20>
 8015318:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801531a:	2b00      	cmp	r3, #0
 801531c:	dc02      	bgt.n	8015324 <__sflush_r+0x20>
 801531e:	2000      	movs	r0, #0
 8015320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015324:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015326:	2e00      	cmp	r6, #0
 8015328:	d0f9      	beq.n	801531e <__sflush_r+0x1a>
 801532a:	2300      	movs	r3, #0
 801532c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015330:	682f      	ldr	r7, [r5, #0]
 8015332:	602b      	str	r3, [r5, #0]
 8015334:	d032      	beq.n	801539c <__sflush_r+0x98>
 8015336:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015338:	89a3      	ldrh	r3, [r4, #12]
 801533a:	075a      	lsls	r2, r3, #29
 801533c:	d505      	bpl.n	801534a <__sflush_r+0x46>
 801533e:	6863      	ldr	r3, [r4, #4]
 8015340:	1ac0      	subs	r0, r0, r3
 8015342:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015344:	b10b      	cbz	r3, 801534a <__sflush_r+0x46>
 8015346:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015348:	1ac0      	subs	r0, r0, r3
 801534a:	2300      	movs	r3, #0
 801534c:	4602      	mov	r2, r0
 801534e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015350:	6a21      	ldr	r1, [r4, #32]
 8015352:	4628      	mov	r0, r5
 8015354:	47b0      	blx	r6
 8015356:	1c43      	adds	r3, r0, #1
 8015358:	89a3      	ldrh	r3, [r4, #12]
 801535a:	d106      	bne.n	801536a <__sflush_r+0x66>
 801535c:	6829      	ldr	r1, [r5, #0]
 801535e:	291d      	cmp	r1, #29
 8015360:	d82c      	bhi.n	80153bc <__sflush_r+0xb8>
 8015362:	4a2a      	ldr	r2, [pc, #168]	; (801540c <__sflush_r+0x108>)
 8015364:	40ca      	lsrs	r2, r1
 8015366:	07d6      	lsls	r6, r2, #31
 8015368:	d528      	bpl.n	80153bc <__sflush_r+0xb8>
 801536a:	2200      	movs	r2, #0
 801536c:	6062      	str	r2, [r4, #4]
 801536e:	04d9      	lsls	r1, r3, #19
 8015370:	6922      	ldr	r2, [r4, #16]
 8015372:	6022      	str	r2, [r4, #0]
 8015374:	d504      	bpl.n	8015380 <__sflush_r+0x7c>
 8015376:	1c42      	adds	r2, r0, #1
 8015378:	d101      	bne.n	801537e <__sflush_r+0x7a>
 801537a:	682b      	ldr	r3, [r5, #0]
 801537c:	b903      	cbnz	r3, 8015380 <__sflush_r+0x7c>
 801537e:	6560      	str	r0, [r4, #84]	; 0x54
 8015380:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015382:	602f      	str	r7, [r5, #0]
 8015384:	2900      	cmp	r1, #0
 8015386:	d0ca      	beq.n	801531e <__sflush_r+0x1a>
 8015388:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801538c:	4299      	cmp	r1, r3
 801538e:	d002      	beq.n	8015396 <__sflush_r+0x92>
 8015390:	4628      	mov	r0, r5
 8015392:	f000 fc3d 	bl	8015c10 <_free_r>
 8015396:	2000      	movs	r0, #0
 8015398:	6360      	str	r0, [r4, #52]	; 0x34
 801539a:	e7c1      	b.n	8015320 <__sflush_r+0x1c>
 801539c:	6a21      	ldr	r1, [r4, #32]
 801539e:	2301      	movs	r3, #1
 80153a0:	4628      	mov	r0, r5
 80153a2:	47b0      	blx	r6
 80153a4:	1c41      	adds	r1, r0, #1
 80153a6:	d1c7      	bne.n	8015338 <__sflush_r+0x34>
 80153a8:	682b      	ldr	r3, [r5, #0]
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	d0c4      	beq.n	8015338 <__sflush_r+0x34>
 80153ae:	2b1d      	cmp	r3, #29
 80153b0:	d001      	beq.n	80153b6 <__sflush_r+0xb2>
 80153b2:	2b16      	cmp	r3, #22
 80153b4:	d101      	bne.n	80153ba <__sflush_r+0xb6>
 80153b6:	602f      	str	r7, [r5, #0]
 80153b8:	e7b1      	b.n	801531e <__sflush_r+0x1a>
 80153ba:	89a3      	ldrh	r3, [r4, #12]
 80153bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80153c0:	81a3      	strh	r3, [r4, #12]
 80153c2:	e7ad      	b.n	8015320 <__sflush_r+0x1c>
 80153c4:	690f      	ldr	r7, [r1, #16]
 80153c6:	2f00      	cmp	r7, #0
 80153c8:	d0a9      	beq.n	801531e <__sflush_r+0x1a>
 80153ca:	0793      	lsls	r3, r2, #30
 80153cc:	680e      	ldr	r6, [r1, #0]
 80153ce:	bf08      	it	eq
 80153d0:	694b      	ldreq	r3, [r1, #20]
 80153d2:	600f      	str	r7, [r1, #0]
 80153d4:	bf18      	it	ne
 80153d6:	2300      	movne	r3, #0
 80153d8:	eba6 0807 	sub.w	r8, r6, r7
 80153dc:	608b      	str	r3, [r1, #8]
 80153de:	f1b8 0f00 	cmp.w	r8, #0
 80153e2:	dd9c      	ble.n	801531e <__sflush_r+0x1a>
 80153e4:	6a21      	ldr	r1, [r4, #32]
 80153e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80153e8:	4643      	mov	r3, r8
 80153ea:	463a      	mov	r2, r7
 80153ec:	4628      	mov	r0, r5
 80153ee:	47b0      	blx	r6
 80153f0:	2800      	cmp	r0, #0
 80153f2:	dc06      	bgt.n	8015402 <__sflush_r+0xfe>
 80153f4:	89a3      	ldrh	r3, [r4, #12]
 80153f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80153fa:	81a3      	strh	r3, [r4, #12]
 80153fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015400:	e78e      	b.n	8015320 <__sflush_r+0x1c>
 8015402:	4407      	add	r7, r0
 8015404:	eba8 0800 	sub.w	r8, r8, r0
 8015408:	e7e9      	b.n	80153de <__sflush_r+0xda>
 801540a:	bf00      	nop
 801540c:	20400001 	.word	0x20400001

08015410 <_fflush_r>:
 8015410:	b538      	push	{r3, r4, r5, lr}
 8015412:	690b      	ldr	r3, [r1, #16]
 8015414:	4605      	mov	r5, r0
 8015416:	460c      	mov	r4, r1
 8015418:	b913      	cbnz	r3, 8015420 <_fflush_r+0x10>
 801541a:	2500      	movs	r5, #0
 801541c:	4628      	mov	r0, r5
 801541e:	bd38      	pop	{r3, r4, r5, pc}
 8015420:	b118      	cbz	r0, 801542a <_fflush_r+0x1a>
 8015422:	6983      	ldr	r3, [r0, #24]
 8015424:	b90b      	cbnz	r3, 801542a <_fflush_r+0x1a>
 8015426:	f7fe f9fd 	bl	8013824 <__sinit>
 801542a:	4b14      	ldr	r3, [pc, #80]	; (801547c <_fflush_r+0x6c>)
 801542c:	429c      	cmp	r4, r3
 801542e:	d11b      	bne.n	8015468 <_fflush_r+0x58>
 8015430:	686c      	ldr	r4, [r5, #4]
 8015432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015436:	2b00      	cmp	r3, #0
 8015438:	d0ef      	beq.n	801541a <_fflush_r+0xa>
 801543a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801543c:	07d0      	lsls	r0, r2, #31
 801543e:	d404      	bmi.n	801544a <_fflush_r+0x3a>
 8015440:	0599      	lsls	r1, r3, #22
 8015442:	d402      	bmi.n	801544a <_fflush_r+0x3a>
 8015444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015446:	f7fe fab0 	bl	80139aa <__retarget_lock_acquire_recursive>
 801544a:	4628      	mov	r0, r5
 801544c:	4621      	mov	r1, r4
 801544e:	f7ff ff59 	bl	8015304 <__sflush_r>
 8015452:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015454:	07da      	lsls	r2, r3, #31
 8015456:	4605      	mov	r5, r0
 8015458:	d4e0      	bmi.n	801541c <_fflush_r+0xc>
 801545a:	89a3      	ldrh	r3, [r4, #12]
 801545c:	059b      	lsls	r3, r3, #22
 801545e:	d4dd      	bmi.n	801541c <_fflush_r+0xc>
 8015460:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015462:	f7fe faa3 	bl	80139ac <__retarget_lock_release_recursive>
 8015466:	e7d9      	b.n	801541c <_fflush_r+0xc>
 8015468:	4b05      	ldr	r3, [pc, #20]	; (8015480 <_fflush_r+0x70>)
 801546a:	429c      	cmp	r4, r3
 801546c:	d101      	bne.n	8015472 <_fflush_r+0x62>
 801546e:	68ac      	ldr	r4, [r5, #8]
 8015470:	e7df      	b.n	8015432 <_fflush_r+0x22>
 8015472:	4b04      	ldr	r3, [pc, #16]	; (8015484 <_fflush_r+0x74>)
 8015474:	429c      	cmp	r4, r3
 8015476:	bf08      	it	eq
 8015478:	68ec      	ldreq	r4, [r5, #12]
 801547a:	e7da      	b.n	8015432 <_fflush_r+0x22>
 801547c:	08016cc8 	.word	0x08016cc8
 8015480:	08016ce8 	.word	0x08016ce8
 8015484:	08016ca8 	.word	0x08016ca8

08015488 <_localeconv_r>:
 8015488:	4800      	ldr	r0, [pc, #0]	; (801548c <_localeconv_r+0x4>)
 801548a:	4770      	bx	lr
 801548c:	200004f0 	.word	0x200004f0

08015490 <_lseek_r>:
 8015490:	b538      	push	{r3, r4, r5, lr}
 8015492:	4d07      	ldr	r5, [pc, #28]	; (80154b0 <_lseek_r+0x20>)
 8015494:	4604      	mov	r4, r0
 8015496:	4608      	mov	r0, r1
 8015498:	4611      	mov	r1, r2
 801549a:	2200      	movs	r2, #0
 801549c:	602a      	str	r2, [r5, #0]
 801549e:	461a      	mov	r2, r3
 80154a0:	f7ef fd02 	bl	8004ea8 <_lseek>
 80154a4:	1c43      	adds	r3, r0, #1
 80154a6:	d102      	bne.n	80154ae <_lseek_r+0x1e>
 80154a8:	682b      	ldr	r3, [r5, #0]
 80154aa:	b103      	cbz	r3, 80154ae <_lseek_r+0x1e>
 80154ac:	6023      	str	r3, [r4, #0]
 80154ae:	bd38      	pop	{r3, r4, r5, pc}
 80154b0:	20009858 	.word	0x20009858

080154b4 <malloc>:
 80154b4:	4b02      	ldr	r3, [pc, #8]	; (80154c0 <malloc+0xc>)
 80154b6:	4601      	mov	r1, r0
 80154b8:	6818      	ldr	r0, [r3, #0]
 80154ba:	f7fe bac9 	b.w	8013a50 <_malloc_r>
 80154be:	bf00      	nop
 80154c0:	2000039c 	.word	0x2000039c

080154c4 <__malloc_lock>:
 80154c4:	4801      	ldr	r0, [pc, #4]	; (80154cc <__malloc_lock+0x8>)
 80154c6:	f7fe ba70 	b.w	80139aa <__retarget_lock_acquire_recursive>
 80154ca:	bf00      	nop
 80154cc:	2000984c 	.word	0x2000984c

080154d0 <__malloc_unlock>:
 80154d0:	4801      	ldr	r0, [pc, #4]	; (80154d8 <__malloc_unlock+0x8>)
 80154d2:	f7fe ba6b 	b.w	80139ac <__retarget_lock_release_recursive>
 80154d6:	bf00      	nop
 80154d8:	2000984c 	.word	0x2000984c

080154dc <_Balloc>:
 80154dc:	b570      	push	{r4, r5, r6, lr}
 80154de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80154e0:	4604      	mov	r4, r0
 80154e2:	460d      	mov	r5, r1
 80154e4:	b976      	cbnz	r6, 8015504 <_Balloc+0x28>
 80154e6:	2010      	movs	r0, #16
 80154e8:	f7ff ffe4 	bl	80154b4 <malloc>
 80154ec:	4602      	mov	r2, r0
 80154ee:	6260      	str	r0, [r4, #36]	; 0x24
 80154f0:	b920      	cbnz	r0, 80154fc <_Balloc+0x20>
 80154f2:	4b18      	ldr	r3, [pc, #96]	; (8015554 <_Balloc+0x78>)
 80154f4:	4818      	ldr	r0, [pc, #96]	; (8015558 <_Balloc+0x7c>)
 80154f6:	2166      	movs	r1, #102	; 0x66
 80154f8:	f000 fd44 	bl	8015f84 <__assert_func>
 80154fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015500:	6006      	str	r6, [r0, #0]
 8015502:	60c6      	str	r6, [r0, #12]
 8015504:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015506:	68f3      	ldr	r3, [r6, #12]
 8015508:	b183      	cbz	r3, 801552c <_Balloc+0x50>
 801550a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801550c:	68db      	ldr	r3, [r3, #12]
 801550e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015512:	b9b8      	cbnz	r0, 8015544 <_Balloc+0x68>
 8015514:	2101      	movs	r1, #1
 8015516:	fa01 f605 	lsl.w	r6, r1, r5
 801551a:	1d72      	adds	r2, r6, #5
 801551c:	0092      	lsls	r2, r2, #2
 801551e:	4620      	mov	r0, r4
 8015520:	f000 fb60 	bl	8015be4 <_calloc_r>
 8015524:	b160      	cbz	r0, 8015540 <_Balloc+0x64>
 8015526:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801552a:	e00e      	b.n	801554a <_Balloc+0x6e>
 801552c:	2221      	movs	r2, #33	; 0x21
 801552e:	2104      	movs	r1, #4
 8015530:	4620      	mov	r0, r4
 8015532:	f000 fb57 	bl	8015be4 <_calloc_r>
 8015536:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015538:	60f0      	str	r0, [r6, #12]
 801553a:	68db      	ldr	r3, [r3, #12]
 801553c:	2b00      	cmp	r3, #0
 801553e:	d1e4      	bne.n	801550a <_Balloc+0x2e>
 8015540:	2000      	movs	r0, #0
 8015542:	bd70      	pop	{r4, r5, r6, pc}
 8015544:	6802      	ldr	r2, [r0, #0]
 8015546:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801554a:	2300      	movs	r3, #0
 801554c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015550:	e7f7      	b.n	8015542 <_Balloc+0x66>
 8015552:	bf00      	nop
 8015554:	08016d4d 	.word	0x08016d4d
 8015558:	08016dd0 	.word	0x08016dd0

0801555c <_Bfree>:
 801555c:	b570      	push	{r4, r5, r6, lr}
 801555e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015560:	4605      	mov	r5, r0
 8015562:	460c      	mov	r4, r1
 8015564:	b976      	cbnz	r6, 8015584 <_Bfree+0x28>
 8015566:	2010      	movs	r0, #16
 8015568:	f7ff ffa4 	bl	80154b4 <malloc>
 801556c:	4602      	mov	r2, r0
 801556e:	6268      	str	r0, [r5, #36]	; 0x24
 8015570:	b920      	cbnz	r0, 801557c <_Bfree+0x20>
 8015572:	4b09      	ldr	r3, [pc, #36]	; (8015598 <_Bfree+0x3c>)
 8015574:	4809      	ldr	r0, [pc, #36]	; (801559c <_Bfree+0x40>)
 8015576:	218a      	movs	r1, #138	; 0x8a
 8015578:	f000 fd04 	bl	8015f84 <__assert_func>
 801557c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015580:	6006      	str	r6, [r0, #0]
 8015582:	60c6      	str	r6, [r0, #12]
 8015584:	b13c      	cbz	r4, 8015596 <_Bfree+0x3a>
 8015586:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015588:	6862      	ldr	r2, [r4, #4]
 801558a:	68db      	ldr	r3, [r3, #12]
 801558c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015590:	6021      	str	r1, [r4, #0]
 8015592:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015596:	bd70      	pop	{r4, r5, r6, pc}
 8015598:	08016d4d 	.word	0x08016d4d
 801559c:	08016dd0 	.word	0x08016dd0

080155a0 <__multadd>:
 80155a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80155a4:	690d      	ldr	r5, [r1, #16]
 80155a6:	4607      	mov	r7, r0
 80155a8:	460c      	mov	r4, r1
 80155aa:	461e      	mov	r6, r3
 80155ac:	f101 0c14 	add.w	ip, r1, #20
 80155b0:	2000      	movs	r0, #0
 80155b2:	f8dc 3000 	ldr.w	r3, [ip]
 80155b6:	b299      	uxth	r1, r3
 80155b8:	fb02 6101 	mla	r1, r2, r1, r6
 80155bc:	0c1e      	lsrs	r6, r3, #16
 80155be:	0c0b      	lsrs	r3, r1, #16
 80155c0:	fb02 3306 	mla	r3, r2, r6, r3
 80155c4:	b289      	uxth	r1, r1
 80155c6:	3001      	adds	r0, #1
 80155c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80155cc:	4285      	cmp	r5, r0
 80155ce:	f84c 1b04 	str.w	r1, [ip], #4
 80155d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80155d6:	dcec      	bgt.n	80155b2 <__multadd+0x12>
 80155d8:	b30e      	cbz	r6, 801561e <__multadd+0x7e>
 80155da:	68a3      	ldr	r3, [r4, #8]
 80155dc:	42ab      	cmp	r3, r5
 80155de:	dc19      	bgt.n	8015614 <__multadd+0x74>
 80155e0:	6861      	ldr	r1, [r4, #4]
 80155e2:	4638      	mov	r0, r7
 80155e4:	3101      	adds	r1, #1
 80155e6:	f7ff ff79 	bl	80154dc <_Balloc>
 80155ea:	4680      	mov	r8, r0
 80155ec:	b928      	cbnz	r0, 80155fa <__multadd+0x5a>
 80155ee:	4602      	mov	r2, r0
 80155f0:	4b0c      	ldr	r3, [pc, #48]	; (8015624 <__multadd+0x84>)
 80155f2:	480d      	ldr	r0, [pc, #52]	; (8015628 <__multadd+0x88>)
 80155f4:	21b5      	movs	r1, #181	; 0xb5
 80155f6:	f000 fcc5 	bl	8015f84 <__assert_func>
 80155fa:	6922      	ldr	r2, [r4, #16]
 80155fc:	3202      	adds	r2, #2
 80155fe:	f104 010c 	add.w	r1, r4, #12
 8015602:	0092      	lsls	r2, r2, #2
 8015604:	300c      	adds	r0, #12
 8015606:	f7fe f9d2 	bl	80139ae <memcpy>
 801560a:	4621      	mov	r1, r4
 801560c:	4638      	mov	r0, r7
 801560e:	f7ff ffa5 	bl	801555c <_Bfree>
 8015612:	4644      	mov	r4, r8
 8015614:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015618:	3501      	adds	r5, #1
 801561a:	615e      	str	r6, [r3, #20]
 801561c:	6125      	str	r5, [r4, #16]
 801561e:	4620      	mov	r0, r4
 8015620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015624:	08016dbf 	.word	0x08016dbf
 8015628:	08016dd0 	.word	0x08016dd0

0801562c <__hi0bits>:
 801562c:	0c03      	lsrs	r3, r0, #16
 801562e:	041b      	lsls	r3, r3, #16
 8015630:	b9d3      	cbnz	r3, 8015668 <__hi0bits+0x3c>
 8015632:	0400      	lsls	r0, r0, #16
 8015634:	2310      	movs	r3, #16
 8015636:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801563a:	bf04      	itt	eq
 801563c:	0200      	lsleq	r0, r0, #8
 801563e:	3308      	addeq	r3, #8
 8015640:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8015644:	bf04      	itt	eq
 8015646:	0100      	lsleq	r0, r0, #4
 8015648:	3304      	addeq	r3, #4
 801564a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801564e:	bf04      	itt	eq
 8015650:	0080      	lsleq	r0, r0, #2
 8015652:	3302      	addeq	r3, #2
 8015654:	2800      	cmp	r0, #0
 8015656:	db05      	blt.n	8015664 <__hi0bits+0x38>
 8015658:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801565c:	f103 0301 	add.w	r3, r3, #1
 8015660:	bf08      	it	eq
 8015662:	2320      	moveq	r3, #32
 8015664:	4618      	mov	r0, r3
 8015666:	4770      	bx	lr
 8015668:	2300      	movs	r3, #0
 801566a:	e7e4      	b.n	8015636 <__hi0bits+0xa>

0801566c <__lo0bits>:
 801566c:	6803      	ldr	r3, [r0, #0]
 801566e:	f013 0207 	ands.w	r2, r3, #7
 8015672:	4601      	mov	r1, r0
 8015674:	d00b      	beq.n	801568e <__lo0bits+0x22>
 8015676:	07da      	lsls	r2, r3, #31
 8015678:	d423      	bmi.n	80156c2 <__lo0bits+0x56>
 801567a:	0798      	lsls	r0, r3, #30
 801567c:	bf49      	itett	mi
 801567e:	085b      	lsrmi	r3, r3, #1
 8015680:	089b      	lsrpl	r3, r3, #2
 8015682:	2001      	movmi	r0, #1
 8015684:	600b      	strmi	r3, [r1, #0]
 8015686:	bf5c      	itt	pl
 8015688:	600b      	strpl	r3, [r1, #0]
 801568a:	2002      	movpl	r0, #2
 801568c:	4770      	bx	lr
 801568e:	b298      	uxth	r0, r3
 8015690:	b9a8      	cbnz	r0, 80156be <__lo0bits+0x52>
 8015692:	0c1b      	lsrs	r3, r3, #16
 8015694:	2010      	movs	r0, #16
 8015696:	b2da      	uxtb	r2, r3
 8015698:	b90a      	cbnz	r2, 801569e <__lo0bits+0x32>
 801569a:	3008      	adds	r0, #8
 801569c:	0a1b      	lsrs	r3, r3, #8
 801569e:	071a      	lsls	r2, r3, #28
 80156a0:	bf04      	itt	eq
 80156a2:	091b      	lsreq	r3, r3, #4
 80156a4:	3004      	addeq	r0, #4
 80156a6:	079a      	lsls	r2, r3, #30
 80156a8:	bf04      	itt	eq
 80156aa:	089b      	lsreq	r3, r3, #2
 80156ac:	3002      	addeq	r0, #2
 80156ae:	07da      	lsls	r2, r3, #31
 80156b0:	d403      	bmi.n	80156ba <__lo0bits+0x4e>
 80156b2:	085b      	lsrs	r3, r3, #1
 80156b4:	f100 0001 	add.w	r0, r0, #1
 80156b8:	d005      	beq.n	80156c6 <__lo0bits+0x5a>
 80156ba:	600b      	str	r3, [r1, #0]
 80156bc:	4770      	bx	lr
 80156be:	4610      	mov	r0, r2
 80156c0:	e7e9      	b.n	8015696 <__lo0bits+0x2a>
 80156c2:	2000      	movs	r0, #0
 80156c4:	4770      	bx	lr
 80156c6:	2020      	movs	r0, #32
 80156c8:	4770      	bx	lr
	...

080156cc <__i2b>:
 80156cc:	b510      	push	{r4, lr}
 80156ce:	460c      	mov	r4, r1
 80156d0:	2101      	movs	r1, #1
 80156d2:	f7ff ff03 	bl	80154dc <_Balloc>
 80156d6:	4602      	mov	r2, r0
 80156d8:	b928      	cbnz	r0, 80156e6 <__i2b+0x1a>
 80156da:	4b05      	ldr	r3, [pc, #20]	; (80156f0 <__i2b+0x24>)
 80156dc:	4805      	ldr	r0, [pc, #20]	; (80156f4 <__i2b+0x28>)
 80156de:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80156e2:	f000 fc4f 	bl	8015f84 <__assert_func>
 80156e6:	2301      	movs	r3, #1
 80156e8:	6144      	str	r4, [r0, #20]
 80156ea:	6103      	str	r3, [r0, #16]
 80156ec:	bd10      	pop	{r4, pc}
 80156ee:	bf00      	nop
 80156f0:	08016dbf 	.word	0x08016dbf
 80156f4:	08016dd0 	.word	0x08016dd0

080156f8 <__multiply>:
 80156f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156fc:	4691      	mov	r9, r2
 80156fe:	690a      	ldr	r2, [r1, #16]
 8015700:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015704:	429a      	cmp	r2, r3
 8015706:	bfb8      	it	lt
 8015708:	460b      	movlt	r3, r1
 801570a:	460c      	mov	r4, r1
 801570c:	bfbc      	itt	lt
 801570e:	464c      	movlt	r4, r9
 8015710:	4699      	movlt	r9, r3
 8015712:	6927      	ldr	r7, [r4, #16]
 8015714:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015718:	68a3      	ldr	r3, [r4, #8]
 801571a:	6861      	ldr	r1, [r4, #4]
 801571c:	eb07 060a 	add.w	r6, r7, sl
 8015720:	42b3      	cmp	r3, r6
 8015722:	b085      	sub	sp, #20
 8015724:	bfb8      	it	lt
 8015726:	3101      	addlt	r1, #1
 8015728:	f7ff fed8 	bl	80154dc <_Balloc>
 801572c:	b930      	cbnz	r0, 801573c <__multiply+0x44>
 801572e:	4602      	mov	r2, r0
 8015730:	4b44      	ldr	r3, [pc, #272]	; (8015844 <__multiply+0x14c>)
 8015732:	4845      	ldr	r0, [pc, #276]	; (8015848 <__multiply+0x150>)
 8015734:	f240 115d 	movw	r1, #349	; 0x15d
 8015738:	f000 fc24 	bl	8015f84 <__assert_func>
 801573c:	f100 0514 	add.w	r5, r0, #20
 8015740:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015744:	462b      	mov	r3, r5
 8015746:	2200      	movs	r2, #0
 8015748:	4543      	cmp	r3, r8
 801574a:	d321      	bcc.n	8015790 <__multiply+0x98>
 801574c:	f104 0314 	add.w	r3, r4, #20
 8015750:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8015754:	f109 0314 	add.w	r3, r9, #20
 8015758:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801575c:	9202      	str	r2, [sp, #8]
 801575e:	1b3a      	subs	r2, r7, r4
 8015760:	3a15      	subs	r2, #21
 8015762:	f022 0203 	bic.w	r2, r2, #3
 8015766:	3204      	adds	r2, #4
 8015768:	f104 0115 	add.w	r1, r4, #21
 801576c:	428f      	cmp	r7, r1
 801576e:	bf38      	it	cc
 8015770:	2204      	movcc	r2, #4
 8015772:	9201      	str	r2, [sp, #4]
 8015774:	9a02      	ldr	r2, [sp, #8]
 8015776:	9303      	str	r3, [sp, #12]
 8015778:	429a      	cmp	r2, r3
 801577a:	d80c      	bhi.n	8015796 <__multiply+0x9e>
 801577c:	2e00      	cmp	r6, #0
 801577e:	dd03      	ble.n	8015788 <__multiply+0x90>
 8015780:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015784:	2b00      	cmp	r3, #0
 8015786:	d05a      	beq.n	801583e <__multiply+0x146>
 8015788:	6106      	str	r6, [r0, #16]
 801578a:	b005      	add	sp, #20
 801578c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015790:	f843 2b04 	str.w	r2, [r3], #4
 8015794:	e7d8      	b.n	8015748 <__multiply+0x50>
 8015796:	f8b3 a000 	ldrh.w	sl, [r3]
 801579a:	f1ba 0f00 	cmp.w	sl, #0
 801579e:	d024      	beq.n	80157ea <__multiply+0xf2>
 80157a0:	f104 0e14 	add.w	lr, r4, #20
 80157a4:	46a9      	mov	r9, r5
 80157a6:	f04f 0c00 	mov.w	ip, #0
 80157aa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80157ae:	f8d9 1000 	ldr.w	r1, [r9]
 80157b2:	fa1f fb82 	uxth.w	fp, r2
 80157b6:	b289      	uxth	r1, r1
 80157b8:	fb0a 110b 	mla	r1, sl, fp, r1
 80157bc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80157c0:	f8d9 2000 	ldr.w	r2, [r9]
 80157c4:	4461      	add	r1, ip
 80157c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80157ca:	fb0a c20b 	mla	r2, sl, fp, ip
 80157ce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80157d2:	b289      	uxth	r1, r1
 80157d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80157d8:	4577      	cmp	r7, lr
 80157da:	f849 1b04 	str.w	r1, [r9], #4
 80157de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80157e2:	d8e2      	bhi.n	80157aa <__multiply+0xb2>
 80157e4:	9a01      	ldr	r2, [sp, #4]
 80157e6:	f845 c002 	str.w	ip, [r5, r2]
 80157ea:	9a03      	ldr	r2, [sp, #12]
 80157ec:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80157f0:	3304      	adds	r3, #4
 80157f2:	f1b9 0f00 	cmp.w	r9, #0
 80157f6:	d020      	beq.n	801583a <__multiply+0x142>
 80157f8:	6829      	ldr	r1, [r5, #0]
 80157fa:	f104 0c14 	add.w	ip, r4, #20
 80157fe:	46ae      	mov	lr, r5
 8015800:	f04f 0a00 	mov.w	sl, #0
 8015804:	f8bc b000 	ldrh.w	fp, [ip]
 8015808:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801580c:	fb09 220b 	mla	r2, r9, fp, r2
 8015810:	4492      	add	sl, r2
 8015812:	b289      	uxth	r1, r1
 8015814:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8015818:	f84e 1b04 	str.w	r1, [lr], #4
 801581c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015820:	f8be 1000 	ldrh.w	r1, [lr]
 8015824:	0c12      	lsrs	r2, r2, #16
 8015826:	fb09 1102 	mla	r1, r9, r2, r1
 801582a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801582e:	4567      	cmp	r7, ip
 8015830:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8015834:	d8e6      	bhi.n	8015804 <__multiply+0x10c>
 8015836:	9a01      	ldr	r2, [sp, #4]
 8015838:	50a9      	str	r1, [r5, r2]
 801583a:	3504      	adds	r5, #4
 801583c:	e79a      	b.n	8015774 <__multiply+0x7c>
 801583e:	3e01      	subs	r6, #1
 8015840:	e79c      	b.n	801577c <__multiply+0x84>
 8015842:	bf00      	nop
 8015844:	08016dbf 	.word	0x08016dbf
 8015848:	08016dd0 	.word	0x08016dd0

0801584c <__pow5mult>:
 801584c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015850:	4615      	mov	r5, r2
 8015852:	f012 0203 	ands.w	r2, r2, #3
 8015856:	4606      	mov	r6, r0
 8015858:	460f      	mov	r7, r1
 801585a:	d007      	beq.n	801586c <__pow5mult+0x20>
 801585c:	4c25      	ldr	r4, [pc, #148]	; (80158f4 <__pow5mult+0xa8>)
 801585e:	3a01      	subs	r2, #1
 8015860:	2300      	movs	r3, #0
 8015862:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015866:	f7ff fe9b 	bl	80155a0 <__multadd>
 801586a:	4607      	mov	r7, r0
 801586c:	10ad      	asrs	r5, r5, #2
 801586e:	d03d      	beq.n	80158ec <__pow5mult+0xa0>
 8015870:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015872:	b97c      	cbnz	r4, 8015894 <__pow5mult+0x48>
 8015874:	2010      	movs	r0, #16
 8015876:	f7ff fe1d 	bl	80154b4 <malloc>
 801587a:	4602      	mov	r2, r0
 801587c:	6270      	str	r0, [r6, #36]	; 0x24
 801587e:	b928      	cbnz	r0, 801588c <__pow5mult+0x40>
 8015880:	4b1d      	ldr	r3, [pc, #116]	; (80158f8 <__pow5mult+0xac>)
 8015882:	481e      	ldr	r0, [pc, #120]	; (80158fc <__pow5mult+0xb0>)
 8015884:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8015888:	f000 fb7c 	bl	8015f84 <__assert_func>
 801588c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015890:	6004      	str	r4, [r0, #0]
 8015892:	60c4      	str	r4, [r0, #12]
 8015894:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015898:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801589c:	b94c      	cbnz	r4, 80158b2 <__pow5mult+0x66>
 801589e:	f240 2171 	movw	r1, #625	; 0x271
 80158a2:	4630      	mov	r0, r6
 80158a4:	f7ff ff12 	bl	80156cc <__i2b>
 80158a8:	2300      	movs	r3, #0
 80158aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80158ae:	4604      	mov	r4, r0
 80158b0:	6003      	str	r3, [r0, #0]
 80158b2:	f04f 0900 	mov.w	r9, #0
 80158b6:	07eb      	lsls	r3, r5, #31
 80158b8:	d50a      	bpl.n	80158d0 <__pow5mult+0x84>
 80158ba:	4639      	mov	r1, r7
 80158bc:	4622      	mov	r2, r4
 80158be:	4630      	mov	r0, r6
 80158c0:	f7ff ff1a 	bl	80156f8 <__multiply>
 80158c4:	4639      	mov	r1, r7
 80158c6:	4680      	mov	r8, r0
 80158c8:	4630      	mov	r0, r6
 80158ca:	f7ff fe47 	bl	801555c <_Bfree>
 80158ce:	4647      	mov	r7, r8
 80158d0:	106d      	asrs	r5, r5, #1
 80158d2:	d00b      	beq.n	80158ec <__pow5mult+0xa0>
 80158d4:	6820      	ldr	r0, [r4, #0]
 80158d6:	b938      	cbnz	r0, 80158e8 <__pow5mult+0x9c>
 80158d8:	4622      	mov	r2, r4
 80158da:	4621      	mov	r1, r4
 80158dc:	4630      	mov	r0, r6
 80158de:	f7ff ff0b 	bl	80156f8 <__multiply>
 80158e2:	6020      	str	r0, [r4, #0]
 80158e4:	f8c0 9000 	str.w	r9, [r0]
 80158e8:	4604      	mov	r4, r0
 80158ea:	e7e4      	b.n	80158b6 <__pow5mult+0x6a>
 80158ec:	4638      	mov	r0, r7
 80158ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80158f2:	bf00      	nop
 80158f4:	08016f20 	.word	0x08016f20
 80158f8:	08016d4d 	.word	0x08016d4d
 80158fc:	08016dd0 	.word	0x08016dd0

08015900 <__lshift>:
 8015900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015904:	460c      	mov	r4, r1
 8015906:	6849      	ldr	r1, [r1, #4]
 8015908:	6923      	ldr	r3, [r4, #16]
 801590a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801590e:	68a3      	ldr	r3, [r4, #8]
 8015910:	4607      	mov	r7, r0
 8015912:	4691      	mov	r9, r2
 8015914:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015918:	f108 0601 	add.w	r6, r8, #1
 801591c:	42b3      	cmp	r3, r6
 801591e:	db0b      	blt.n	8015938 <__lshift+0x38>
 8015920:	4638      	mov	r0, r7
 8015922:	f7ff fddb 	bl	80154dc <_Balloc>
 8015926:	4605      	mov	r5, r0
 8015928:	b948      	cbnz	r0, 801593e <__lshift+0x3e>
 801592a:	4602      	mov	r2, r0
 801592c:	4b2a      	ldr	r3, [pc, #168]	; (80159d8 <__lshift+0xd8>)
 801592e:	482b      	ldr	r0, [pc, #172]	; (80159dc <__lshift+0xdc>)
 8015930:	f240 11d9 	movw	r1, #473	; 0x1d9
 8015934:	f000 fb26 	bl	8015f84 <__assert_func>
 8015938:	3101      	adds	r1, #1
 801593a:	005b      	lsls	r3, r3, #1
 801593c:	e7ee      	b.n	801591c <__lshift+0x1c>
 801593e:	2300      	movs	r3, #0
 8015940:	f100 0114 	add.w	r1, r0, #20
 8015944:	f100 0210 	add.w	r2, r0, #16
 8015948:	4618      	mov	r0, r3
 801594a:	4553      	cmp	r3, sl
 801594c:	db37      	blt.n	80159be <__lshift+0xbe>
 801594e:	6920      	ldr	r0, [r4, #16]
 8015950:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015954:	f104 0314 	add.w	r3, r4, #20
 8015958:	f019 091f 	ands.w	r9, r9, #31
 801595c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015960:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8015964:	d02f      	beq.n	80159c6 <__lshift+0xc6>
 8015966:	f1c9 0e20 	rsb	lr, r9, #32
 801596a:	468a      	mov	sl, r1
 801596c:	f04f 0c00 	mov.w	ip, #0
 8015970:	681a      	ldr	r2, [r3, #0]
 8015972:	fa02 f209 	lsl.w	r2, r2, r9
 8015976:	ea42 020c 	orr.w	r2, r2, ip
 801597a:	f84a 2b04 	str.w	r2, [sl], #4
 801597e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015982:	4298      	cmp	r0, r3
 8015984:	fa22 fc0e 	lsr.w	ip, r2, lr
 8015988:	d8f2      	bhi.n	8015970 <__lshift+0x70>
 801598a:	1b03      	subs	r3, r0, r4
 801598c:	3b15      	subs	r3, #21
 801598e:	f023 0303 	bic.w	r3, r3, #3
 8015992:	3304      	adds	r3, #4
 8015994:	f104 0215 	add.w	r2, r4, #21
 8015998:	4290      	cmp	r0, r2
 801599a:	bf38      	it	cc
 801599c:	2304      	movcc	r3, #4
 801599e:	f841 c003 	str.w	ip, [r1, r3]
 80159a2:	f1bc 0f00 	cmp.w	ip, #0
 80159a6:	d001      	beq.n	80159ac <__lshift+0xac>
 80159a8:	f108 0602 	add.w	r6, r8, #2
 80159ac:	3e01      	subs	r6, #1
 80159ae:	4638      	mov	r0, r7
 80159b0:	612e      	str	r6, [r5, #16]
 80159b2:	4621      	mov	r1, r4
 80159b4:	f7ff fdd2 	bl	801555c <_Bfree>
 80159b8:	4628      	mov	r0, r5
 80159ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80159be:	f842 0f04 	str.w	r0, [r2, #4]!
 80159c2:	3301      	adds	r3, #1
 80159c4:	e7c1      	b.n	801594a <__lshift+0x4a>
 80159c6:	3904      	subs	r1, #4
 80159c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80159cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80159d0:	4298      	cmp	r0, r3
 80159d2:	d8f9      	bhi.n	80159c8 <__lshift+0xc8>
 80159d4:	e7ea      	b.n	80159ac <__lshift+0xac>
 80159d6:	bf00      	nop
 80159d8:	08016dbf 	.word	0x08016dbf
 80159dc:	08016dd0 	.word	0x08016dd0

080159e0 <__mcmp>:
 80159e0:	b530      	push	{r4, r5, lr}
 80159e2:	6902      	ldr	r2, [r0, #16]
 80159e4:	690c      	ldr	r4, [r1, #16]
 80159e6:	1b12      	subs	r2, r2, r4
 80159e8:	d10e      	bne.n	8015a08 <__mcmp+0x28>
 80159ea:	f100 0314 	add.w	r3, r0, #20
 80159ee:	3114      	adds	r1, #20
 80159f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80159f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80159f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80159fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015a00:	42a5      	cmp	r5, r4
 8015a02:	d003      	beq.n	8015a0c <__mcmp+0x2c>
 8015a04:	d305      	bcc.n	8015a12 <__mcmp+0x32>
 8015a06:	2201      	movs	r2, #1
 8015a08:	4610      	mov	r0, r2
 8015a0a:	bd30      	pop	{r4, r5, pc}
 8015a0c:	4283      	cmp	r3, r0
 8015a0e:	d3f3      	bcc.n	80159f8 <__mcmp+0x18>
 8015a10:	e7fa      	b.n	8015a08 <__mcmp+0x28>
 8015a12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015a16:	e7f7      	b.n	8015a08 <__mcmp+0x28>

08015a18 <__mdiff>:
 8015a18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a1c:	460c      	mov	r4, r1
 8015a1e:	4606      	mov	r6, r0
 8015a20:	4611      	mov	r1, r2
 8015a22:	4620      	mov	r0, r4
 8015a24:	4690      	mov	r8, r2
 8015a26:	f7ff ffdb 	bl	80159e0 <__mcmp>
 8015a2a:	1e05      	subs	r5, r0, #0
 8015a2c:	d110      	bne.n	8015a50 <__mdiff+0x38>
 8015a2e:	4629      	mov	r1, r5
 8015a30:	4630      	mov	r0, r6
 8015a32:	f7ff fd53 	bl	80154dc <_Balloc>
 8015a36:	b930      	cbnz	r0, 8015a46 <__mdiff+0x2e>
 8015a38:	4b3a      	ldr	r3, [pc, #232]	; (8015b24 <__mdiff+0x10c>)
 8015a3a:	4602      	mov	r2, r0
 8015a3c:	f240 2132 	movw	r1, #562	; 0x232
 8015a40:	4839      	ldr	r0, [pc, #228]	; (8015b28 <__mdiff+0x110>)
 8015a42:	f000 fa9f 	bl	8015f84 <__assert_func>
 8015a46:	2301      	movs	r3, #1
 8015a48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015a4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a50:	bfa4      	itt	ge
 8015a52:	4643      	movge	r3, r8
 8015a54:	46a0      	movge	r8, r4
 8015a56:	4630      	mov	r0, r6
 8015a58:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015a5c:	bfa6      	itte	ge
 8015a5e:	461c      	movge	r4, r3
 8015a60:	2500      	movge	r5, #0
 8015a62:	2501      	movlt	r5, #1
 8015a64:	f7ff fd3a 	bl	80154dc <_Balloc>
 8015a68:	b920      	cbnz	r0, 8015a74 <__mdiff+0x5c>
 8015a6a:	4b2e      	ldr	r3, [pc, #184]	; (8015b24 <__mdiff+0x10c>)
 8015a6c:	4602      	mov	r2, r0
 8015a6e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8015a72:	e7e5      	b.n	8015a40 <__mdiff+0x28>
 8015a74:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015a78:	6926      	ldr	r6, [r4, #16]
 8015a7a:	60c5      	str	r5, [r0, #12]
 8015a7c:	f104 0914 	add.w	r9, r4, #20
 8015a80:	f108 0514 	add.w	r5, r8, #20
 8015a84:	f100 0e14 	add.w	lr, r0, #20
 8015a88:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8015a8c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8015a90:	f108 0210 	add.w	r2, r8, #16
 8015a94:	46f2      	mov	sl, lr
 8015a96:	2100      	movs	r1, #0
 8015a98:	f859 3b04 	ldr.w	r3, [r9], #4
 8015a9c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015aa0:	fa1f f883 	uxth.w	r8, r3
 8015aa4:	fa11 f18b 	uxtah	r1, r1, fp
 8015aa8:	0c1b      	lsrs	r3, r3, #16
 8015aaa:	eba1 0808 	sub.w	r8, r1, r8
 8015aae:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015ab2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015ab6:	fa1f f888 	uxth.w	r8, r8
 8015aba:	1419      	asrs	r1, r3, #16
 8015abc:	454e      	cmp	r6, r9
 8015abe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8015ac2:	f84a 3b04 	str.w	r3, [sl], #4
 8015ac6:	d8e7      	bhi.n	8015a98 <__mdiff+0x80>
 8015ac8:	1b33      	subs	r3, r6, r4
 8015aca:	3b15      	subs	r3, #21
 8015acc:	f023 0303 	bic.w	r3, r3, #3
 8015ad0:	3304      	adds	r3, #4
 8015ad2:	3415      	adds	r4, #21
 8015ad4:	42a6      	cmp	r6, r4
 8015ad6:	bf38      	it	cc
 8015ad8:	2304      	movcc	r3, #4
 8015ada:	441d      	add	r5, r3
 8015adc:	4473      	add	r3, lr
 8015ade:	469e      	mov	lr, r3
 8015ae0:	462e      	mov	r6, r5
 8015ae2:	4566      	cmp	r6, ip
 8015ae4:	d30e      	bcc.n	8015b04 <__mdiff+0xec>
 8015ae6:	f10c 0203 	add.w	r2, ip, #3
 8015aea:	1b52      	subs	r2, r2, r5
 8015aec:	f022 0203 	bic.w	r2, r2, #3
 8015af0:	3d03      	subs	r5, #3
 8015af2:	45ac      	cmp	ip, r5
 8015af4:	bf38      	it	cc
 8015af6:	2200      	movcc	r2, #0
 8015af8:	441a      	add	r2, r3
 8015afa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8015afe:	b17b      	cbz	r3, 8015b20 <__mdiff+0x108>
 8015b00:	6107      	str	r7, [r0, #16]
 8015b02:	e7a3      	b.n	8015a4c <__mdiff+0x34>
 8015b04:	f856 8b04 	ldr.w	r8, [r6], #4
 8015b08:	fa11 f288 	uxtah	r2, r1, r8
 8015b0c:	1414      	asrs	r4, r2, #16
 8015b0e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8015b12:	b292      	uxth	r2, r2
 8015b14:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8015b18:	f84e 2b04 	str.w	r2, [lr], #4
 8015b1c:	1421      	asrs	r1, r4, #16
 8015b1e:	e7e0      	b.n	8015ae2 <__mdiff+0xca>
 8015b20:	3f01      	subs	r7, #1
 8015b22:	e7ea      	b.n	8015afa <__mdiff+0xe2>
 8015b24:	08016dbf 	.word	0x08016dbf
 8015b28:	08016dd0 	.word	0x08016dd0

08015b2c <__d2b>:
 8015b2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015b30:	4689      	mov	r9, r1
 8015b32:	2101      	movs	r1, #1
 8015b34:	ec57 6b10 	vmov	r6, r7, d0
 8015b38:	4690      	mov	r8, r2
 8015b3a:	f7ff fccf 	bl	80154dc <_Balloc>
 8015b3e:	4604      	mov	r4, r0
 8015b40:	b930      	cbnz	r0, 8015b50 <__d2b+0x24>
 8015b42:	4602      	mov	r2, r0
 8015b44:	4b25      	ldr	r3, [pc, #148]	; (8015bdc <__d2b+0xb0>)
 8015b46:	4826      	ldr	r0, [pc, #152]	; (8015be0 <__d2b+0xb4>)
 8015b48:	f240 310a 	movw	r1, #778	; 0x30a
 8015b4c:	f000 fa1a 	bl	8015f84 <__assert_func>
 8015b50:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8015b54:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015b58:	bb35      	cbnz	r5, 8015ba8 <__d2b+0x7c>
 8015b5a:	2e00      	cmp	r6, #0
 8015b5c:	9301      	str	r3, [sp, #4]
 8015b5e:	d028      	beq.n	8015bb2 <__d2b+0x86>
 8015b60:	4668      	mov	r0, sp
 8015b62:	9600      	str	r6, [sp, #0]
 8015b64:	f7ff fd82 	bl	801566c <__lo0bits>
 8015b68:	9900      	ldr	r1, [sp, #0]
 8015b6a:	b300      	cbz	r0, 8015bae <__d2b+0x82>
 8015b6c:	9a01      	ldr	r2, [sp, #4]
 8015b6e:	f1c0 0320 	rsb	r3, r0, #32
 8015b72:	fa02 f303 	lsl.w	r3, r2, r3
 8015b76:	430b      	orrs	r3, r1
 8015b78:	40c2      	lsrs	r2, r0
 8015b7a:	6163      	str	r3, [r4, #20]
 8015b7c:	9201      	str	r2, [sp, #4]
 8015b7e:	9b01      	ldr	r3, [sp, #4]
 8015b80:	61a3      	str	r3, [r4, #24]
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	bf14      	ite	ne
 8015b86:	2202      	movne	r2, #2
 8015b88:	2201      	moveq	r2, #1
 8015b8a:	6122      	str	r2, [r4, #16]
 8015b8c:	b1d5      	cbz	r5, 8015bc4 <__d2b+0x98>
 8015b8e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015b92:	4405      	add	r5, r0
 8015b94:	f8c9 5000 	str.w	r5, [r9]
 8015b98:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015b9c:	f8c8 0000 	str.w	r0, [r8]
 8015ba0:	4620      	mov	r0, r4
 8015ba2:	b003      	add	sp, #12
 8015ba4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ba8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015bac:	e7d5      	b.n	8015b5a <__d2b+0x2e>
 8015bae:	6161      	str	r1, [r4, #20]
 8015bb0:	e7e5      	b.n	8015b7e <__d2b+0x52>
 8015bb2:	a801      	add	r0, sp, #4
 8015bb4:	f7ff fd5a 	bl	801566c <__lo0bits>
 8015bb8:	9b01      	ldr	r3, [sp, #4]
 8015bba:	6163      	str	r3, [r4, #20]
 8015bbc:	2201      	movs	r2, #1
 8015bbe:	6122      	str	r2, [r4, #16]
 8015bc0:	3020      	adds	r0, #32
 8015bc2:	e7e3      	b.n	8015b8c <__d2b+0x60>
 8015bc4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015bc8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015bcc:	f8c9 0000 	str.w	r0, [r9]
 8015bd0:	6918      	ldr	r0, [r3, #16]
 8015bd2:	f7ff fd2b 	bl	801562c <__hi0bits>
 8015bd6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015bda:	e7df      	b.n	8015b9c <__d2b+0x70>
 8015bdc:	08016dbf 	.word	0x08016dbf
 8015be0:	08016dd0 	.word	0x08016dd0

08015be4 <_calloc_r>:
 8015be4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015be6:	fba1 2402 	umull	r2, r4, r1, r2
 8015bea:	b94c      	cbnz	r4, 8015c00 <_calloc_r+0x1c>
 8015bec:	4611      	mov	r1, r2
 8015bee:	9201      	str	r2, [sp, #4]
 8015bf0:	f7fd ff2e 	bl	8013a50 <_malloc_r>
 8015bf4:	9a01      	ldr	r2, [sp, #4]
 8015bf6:	4605      	mov	r5, r0
 8015bf8:	b930      	cbnz	r0, 8015c08 <_calloc_r+0x24>
 8015bfa:	4628      	mov	r0, r5
 8015bfc:	b003      	add	sp, #12
 8015bfe:	bd30      	pop	{r4, r5, pc}
 8015c00:	220c      	movs	r2, #12
 8015c02:	6002      	str	r2, [r0, #0]
 8015c04:	2500      	movs	r5, #0
 8015c06:	e7f8      	b.n	8015bfa <_calloc_r+0x16>
 8015c08:	4621      	mov	r1, r4
 8015c0a:	f7fd fef8 	bl	80139fe <memset>
 8015c0e:	e7f4      	b.n	8015bfa <_calloc_r+0x16>

08015c10 <_free_r>:
 8015c10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015c12:	2900      	cmp	r1, #0
 8015c14:	d044      	beq.n	8015ca0 <_free_r+0x90>
 8015c16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015c1a:	9001      	str	r0, [sp, #4]
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	f1a1 0404 	sub.w	r4, r1, #4
 8015c22:	bfb8      	it	lt
 8015c24:	18e4      	addlt	r4, r4, r3
 8015c26:	f7ff fc4d 	bl	80154c4 <__malloc_lock>
 8015c2a:	4a1e      	ldr	r2, [pc, #120]	; (8015ca4 <_free_r+0x94>)
 8015c2c:	9801      	ldr	r0, [sp, #4]
 8015c2e:	6813      	ldr	r3, [r2, #0]
 8015c30:	b933      	cbnz	r3, 8015c40 <_free_r+0x30>
 8015c32:	6063      	str	r3, [r4, #4]
 8015c34:	6014      	str	r4, [r2, #0]
 8015c36:	b003      	add	sp, #12
 8015c38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015c3c:	f7ff bc48 	b.w	80154d0 <__malloc_unlock>
 8015c40:	42a3      	cmp	r3, r4
 8015c42:	d908      	bls.n	8015c56 <_free_r+0x46>
 8015c44:	6825      	ldr	r5, [r4, #0]
 8015c46:	1961      	adds	r1, r4, r5
 8015c48:	428b      	cmp	r3, r1
 8015c4a:	bf01      	itttt	eq
 8015c4c:	6819      	ldreq	r1, [r3, #0]
 8015c4e:	685b      	ldreq	r3, [r3, #4]
 8015c50:	1949      	addeq	r1, r1, r5
 8015c52:	6021      	streq	r1, [r4, #0]
 8015c54:	e7ed      	b.n	8015c32 <_free_r+0x22>
 8015c56:	461a      	mov	r2, r3
 8015c58:	685b      	ldr	r3, [r3, #4]
 8015c5a:	b10b      	cbz	r3, 8015c60 <_free_r+0x50>
 8015c5c:	42a3      	cmp	r3, r4
 8015c5e:	d9fa      	bls.n	8015c56 <_free_r+0x46>
 8015c60:	6811      	ldr	r1, [r2, #0]
 8015c62:	1855      	adds	r5, r2, r1
 8015c64:	42a5      	cmp	r5, r4
 8015c66:	d10b      	bne.n	8015c80 <_free_r+0x70>
 8015c68:	6824      	ldr	r4, [r4, #0]
 8015c6a:	4421      	add	r1, r4
 8015c6c:	1854      	adds	r4, r2, r1
 8015c6e:	42a3      	cmp	r3, r4
 8015c70:	6011      	str	r1, [r2, #0]
 8015c72:	d1e0      	bne.n	8015c36 <_free_r+0x26>
 8015c74:	681c      	ldr	r4, [r3, #0]
 8015c76:	685b      	ldr	r3, [r3, #4]
 8015c78:	6053      	str	r3, [r2, #4]
 8015c7a:	4421      	add	r1, r4
 8015c7c:	6011      	str	r1, [r2, #0]
 8015c7e:	e7da      	b.n	8015c36 <_free_r+0x26>
 8015c80:	d902      	bls.n	8015c88 <_free_r+0x78>
 8015c82:	230c      	movs	r3, #12
 8015c84:	6003      	str	r3, [r0, #0]
 8015c86:	e7d6      	b.n	8015c36 <_free_r+0x26>
 8015c88:	6825      	ldr	r5, [r4, #0]
 8015c8a:	1961      	adds	r1, r4, r5
 8015c8c:	428b      	cmp	r3, r1
 8015c8e:	bf04      	itt	eq
 8015c90:	6819      	ldreq	r1, [r3, #0]
 8015c92:	685b      	ldreq	r3, [r3, #4]
 8015c94:	6063      	str	r3, [r4, #4]
 8015c96:	bf04      	itt	eq
 8015c98:	1949      	addeq	r1, r1, r5
 8015c9a:	6021      	streq	r1, [r4, #0]
 8015c9c:	6054      	str	r4, [r2, #4]
 8015c9e:	e7ca      	b.n	8015c36 <_free_r+0x26>
 8015ca0:	b003      	add	sp, #12
 8015ca2:	bd30      	pop	{r4, r5, pc}
 8015ca4:	20009850 	.word	0x20009850

08015ca8 <__ssputs_r>:
 8015ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015cac:	688e      	ldr	r6, [r1, #8]
 8015cae:	429e      	cmp	r6, r3
 8015cb0:	4682      	mov	sl, r0
 8015cb2:	460c      	mov	r4, r1
 8015cb4:	4690      	mov	r8, r2
 8015cb6:	461f      	mov	r7, r3
 8015cb8:	d838      	bhi.n	8015d2c <__ssputs_r+0x84>
 8015cba:	898a      	ldrh	r2, [r1, #12]
 8015cbc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015cc0:	d032      	beq.n	8015d28 <__ssputs_r+0x80>
 8015cc2:	6825      	ldr	r5, [r4, #0]
 8015cc4:	6909      	ldr	r1, [r1, #16]
 8015cc6:	eba5 0901 	sub.w	r9, r5, r1
 8015cca:	6965      	ldr	r5, [r4, #20]
 8015ccc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015cd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015cd4:	3301      	adds	r3, #1
 8015cd6:	444b      	add	r3, r9
 8015cd8:	106d      	asrs	r5, r5, #1
 8015cda:	429d      	cmp	r5, r3
 8015cdc:	bf38      	it	cc
 8015cde:	461d      	movcc	r5, r3
 8015ce0:	0553      	lsls	r3, r2, #21
 8015ce2:	d531      	bpl.n	8015d48 <__ssputs_r+0xa0>
 8015ce4:	4629      	mov	r1, r5
 8015ce6:	f7fd feb3 	bl	8013a50 <_malloc_r>
 8015cea:	4606      	mov	r6, r0
 8015cec:	b950      	cbnz	r0, 8015d04 <__ssputs_r+0x5c>
 8015cee:	230c      	movs	r3, #12
 8015cf0:	f8ca 3000 	str.w	r3, [sl]
 8015cf4:	89a3      	ldrh	r3, [r4, #12]
 8015cf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015cfa:	81a3      	strh	r3, [r4, #12]
 8015cfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d04:	6921      	ldr	r1, [r4, #16]
 8015d06:	464a      	mov	r2, r9
 8015d08:	f7fd fe51 	bl	80139ae <memcpy>
 8015d0c:	89a3      	ldrh	r3, [r4, #12]
 8015d0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015d12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d16:	81a3      	strh	r3, [r4, #12]
 8015d18:	6126      	str	r6, [r4, #16]
 8015d1a:	6165      	str	r5, [r4, #20]
 8015d1c:	444e      	add	r6, r9
 8015d1e:	eba5 0509 	sub.w	r5, r5, r9
 8015d22:	6026      	str	r6, [r4, #0]
 8015d24:	60a5      	str	r5, [r4, #8]
 8015d26:	463e      	mov	r6, r7
 8015d28:	42be      	cmp	r6, r7
 8015d2a:	d900      	bls.n	8015d2e <__ssputs_r+0x86>
 8015d2c:	463e      	mov	r6, r7
 8015d2e:	6820      	ldr	r0, [r4, #0]
 8015d30:	4632      	mov	r2, r6
 8015d32:	4641      	mov	r1, r8
 8015d34:	f7fd fe49 	bl	80139ca <memmove>
 8015d38:	68a3      	ldr	r3, [r4, #8]
 8015d3a:	1b9b      	subs	r3, r3, r6
 8015d3c:	60a3      	str	r3, [r4, #8]
 8015d3e:	6823      	ldr	r3, [r4, #0]
 8015d40:	4433      	add	r3, r6
 8015d42:	6023      	str	r3, [r4, #0]
 8015d44:	2000      	movs	r0, #0
 8015d46:	e7db      	b.n	8015d00 <__ssputs_r+0x58>
 8015d48:	462a      	mov	r2, r5
 8015d4a:	f000 f95d 	bl	8016008 <_realloc_r>
 8015d4e:	4606      	mov	r6, r0
 8015d50:	2800      	cmp	r0, #0
 8015d52:	d1e1      	bne.n	8015d18 <__ssputs_r+0x70>
 8015d54:	6921      	ldr	r1, [r4, #16]
 8015d56:	4650      	mov	r0, sl
 8015d58:	f7ff ff5a 	bl	8015c10 <_free_r>
 8015d5c:	e7c7      	b.n	8015cee <__ssputs_r+0x46>
	...

08015d60 <_svfiprintf_r>:
 8015d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d64:	4698      	mov	r8, r3
 8015d66:	898b      	ldrh	r3, [r1, #12]
 8015d68:	061b      	lsls	r3, r3, #24
 8015d6a:	b09d      	sub	sp, #116	; 0x74
 8015d6c:	4607      	mov	r7, r0
 8015d6e:	460d      	mov	r5, r1
 8015d70:	4614      	mov	r4, r2
 8015d72:	d50e      	bpl.n	8015d92 <_svfiprintf_r+0x32>
 8015d74:	690b      	ldr	r3, [r1, #16]
 8015d76:	b963      	cbnz	r3, 8015d92 <_svfiprintf_r+0x32>
 8015d78:	2140      	movs	r1, #64	; 0x40
 8015d7a:	f7fd fe69 	bl	8013a50 <_malloc_r>
 8015d7e:	6028      	str	r0, [r5, #0]
 8015d80:	6128      	str	r0, [r5, #16]
 8015d82:	b920      	cbnz	r0, 8015d8e <_svfiprintf_r+0x2e>
 8015d84:	230c      	movs	r3, #12
 8015d86:	603b      	str	r3, [r7, #0]
 8015d88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015d8c:	e0d1      	b.n	8015f32 <_svfiprintf_r+0x1d2>
 8015d8e:	2340      	movs	r3, #64	; 0x40
 8015d90:	616b      	str	r3, [r5, #20]
 8015d92:	2300      	movs	r3, #0
 8015d94:	9309      	str	r3, [sp, #36]	; 0x24
 8015d96:	2320      	movs	r3, #32
 8015d98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015d9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8015da0:	2330      	movs	r3, #48	; 0x30
 8015da2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8015f4c <_svfiprintf_r+0x1ec>
 8015da6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015daa:	f04f 0901 	mov.w	r9, #1
 8015dae:	4623      	mov	r3, r4
 8015db0:	469a      	mov	sl, r3
 8015db2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015db6:	b10a      	cbz	r2, 8015dbc <_svfiprintf_r+0x5c>
 8015db8:	2a25      	cmp	r2, #37	; 0x25
 8015dba:	d1f9      	bne.n	8015db0 <_svfiprintf_r+0x50>
 8015dbc:	ebba 0b04 	subs.w	fp, sl, r4
 8015dc0:	d00b      	beq.n	8015dda <_svfiprintf_r+0x7a>
 8015dc2:	465b      	mov	r3, fp
 8015dc4:	4622      	mov	r2, r4
 8015dc6:	4629      	mov	r1, r5
 8015dc8:	4638      	mov	r0, r7
 8015dca:	f7ff ff6d 	bl	8015ca8 <__ssputs_r>
 8015dce:	3001      	adds	r0, #1
 8015dd0:	f000 80aa 	beq.w	8015f28 <_svfiprintf_r+0x1c8>
 8015dd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015dd6:	445a      	add	r2, fp
 8015dd8:	9209      	str	r2, [sp, #36]	; 0x24
 8015dda:	f89a 3000 	ldrb.w	r3, [sl]
 8015dde:	2b00      	cmp	r3, #0
 8015de0:	f000 80a2 	beq.w	8015f28 <_svfiprintf_r+0x1c8>
 8015de4:	2300      	movs	r3, #0
 8015de6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015dea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015dee:	f10a 0a01 	add.w	sl, sl, #1
 8015df2:	9304      	str	r3, [sp, #16]
 8015df4:	9307      	str	r3, [sp, #28]
 8015df6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015dfa:	931a      	str	r3, [sp, #104]	; 0x68
 8015dfc:	4654      	mov	r4, sl
 8015dfe:	2205      	movs	r2, #5
 8015e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e04:	4851      	ldr	r0, [pc, #324]	; (8015f4c <_svfiprintf_r+0x1ec>)
 8015e06:	f7ea fa03 	bl	8000210 <memchr>
 8015e0a:	9a04      	ldr	r2, [sp, #16]
 8015e0c:	b9d8      	cbnz	r0, 8015e46 <_svfiprintf_r+0xe6>
 8015e0e:	06d0      	lsls	r0, r2, #27
 8015e10:	bf44      	itt	mi
 8015e12:	2320      	movmi	r3, #32
 8015e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015e18:	0711      	lsls	r1, r2, #28
 8015e1a:	bf44      	itt	mi
 8015e1c:	232b      	movmi	r3, #43	; 0x2b
 8015e1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015e22:	f89a 3000 	ldrb.w	r3, [sl]
 8015e26:	2b2a      	cmp	r3, #42	; 0x2a
 8015e28:	d015      	beq.n	8015e56 <_svfiprintf_r+0xf6>
 8015e2a:	9a07      	ldr	r2, [sp, #28]
 8015e2c:	4654      	mov	r4, sl
 8015e2e:	2000      	movs	r0, #0
 8015e30:	f04f 0c0a 	mov.w	ip, #10
 8015e34:	4621      	mov	r1, r4
 8015e36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015e3a:	3b30      	subs	r3, #48	; 0x30
 8015e3c:	2b09      	cmp	r3, #9
 8015e3e:	d94e      	bls.n	8015ede <_svfiprintf_r+0x17e>
 8015e40:	b1b0      	cbz	r0, 8015e70 <_svfiprintf_r+0x110>
 8015e42:	9207      	str	r2, [sp, #28]
 8015e44:	e014      	b.n	8015e70 <_svfiprintf_r+0x110>
 8015e46:	eba0 0308 	sub.w	r3, r0, r8
 8015e4a:	fa09 f303 	lsl.w	r3, r9, r3
 8015e4e:	4313      	orrs	r3, r2
 8015e50:	9304      	str	r3, [sp, #16]
 8015e52:	46a2      	mov	sl, r4
 8015e54:	e7d2      	b.n	8015dfc <_svfiprintf_r+0x9c>
 8015e56:	9b03      	ldr	r3, [sp, #12]
 8015e58:	1d19      	adds	r1, r3, #4
 8015e5a:	681b      	ldr	r3, [r3, #0]
 8015e5c:	9103      	str	r1, [sp, #12]
 8015e5e:	2b00      	cmp	r3, #0
 8015e60:	bfbb      	ittet	lt
 8015e62:	425b      	neglt	r3, r3
 8015e64:	f042 0202 	orrlt.w	r2, r2, #2
 8015e68:	9307      	strge	r3, [sp, #28]
 8015e6a:	9307      	strlt	r3, [sp, #28]
 8015e6c:	bfb8      	it	lt
 8015e6e:	9204      	strlt	r2, [sp, #16]
 8015e70:	7823      	ldrb	r3, [r4, #0]
 8015e72:	2b2e      	cmp	r3, #46	; 0x2e
 8015e74:	d10c      	bne.n	8015e90 <_svfiprintf_r+0x130>
 8015e76:	7863      	ldrb	r3, [r4, #1]
 8015e78:	2b2a      	cmp	r3, #42	; 0x2a
 8015e7a:	d135      	bne.n	8015ee8 <_svfiprintf_r+0x188>
 8015e7c:	9b03      	ldr	r3, [sp, #12]
 8015e7e:	1d1a      	adds	r2, r3, #4
 8015e80:	681b      	ldr	r3, [r3, #0]
 8015e82:	9203      	str	r2, [sp, #12]
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	bfb8      	it	lt
 8015e88:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8015e8c:	3402      	adds	r4, #2
 8015e8e:	9305      	str	r3, [sp, #20]
 8015e90:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8015f5c <_svfiprintf_r+0x1fc>
 8015e94:	7821      	ldrb	r1, [r4, #0]
 8015e96:	2203      	movs	r2, #3
 8015e98:	4650      	mov	r0, sl
 8015e9a:	f7ea f9b9 	bl	8000210 <memchr>
 8015e9e:	b140      	cbz	r0, 8015eb2 <_svfiprintf_r+0x152>
 8015ea0:	2340      	movs	r3, #64	; 0x40
 8015ea2:	eba0 000a 	sub.w	r0, r0, sl
 8015ea6:	fa03 f000 	lsl.w	r0, r3, r0
 8015eaa:	9b04      	ldr	r3, [sp, #16]
 8015eac:	4303      	orrs	r3, r0
 8015eae:	3401      	adds	r4, #1
 8015eb0:	9304      	str	r3, [sp, #16]
 8015eb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015eb6:	4826      	ldr	r0, [pc, #152]	; (8015f50 <_svfiprintf_r+0x1f0>)
 8015eb8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015ebc:	2206      	movs	r2, #6
 8015ebe:	f7ea f9a7 	bl	8000210 <memchr>
 8015ec2:	2800      	cmp	r0, #0
 8015ec4:	d038      	beq.n	8015f38 <_svfiprintf_r+0x1d8>
 8015ec6:	4b23      	ldr	r3, [pc, #140]	; (8015f54 <_svfiprintf_r+0x1f4>)
 8015ec8:	bb1b      	cbnz	r3, 8015f12 <_svfiprintf_r+0x1b2>
 8015eca:	9b03      	ldr	r3, [sp, #12]
 8015ecc:	3307      	adds	r3, #7
 8015ece:	f023 0307 	bic.w	r3, r3, #7
 8015ed2:	3308      	adds	r3, #8
 8015ed4:	9303      	str	r3, [sp, #12]
 8015ed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ed8:	4433      	add	r3, r6
 8015eda:	9309      	str	r3, [sp, #36]	; 0x24
 8015edc:	e767      	b.n	8015dae <_svfiprintf_r+0x4e>
 8015ede:	fb0c 3202 	mla	r2, ip, r2, r3
 8015ee2:	460c      	mov	r4, r1
 8015ee4:	2001      	movs	r0, #1
 8015ee6:	e7a5      	b.n	8015e34 <_svfiprintf_r+0xd4>
 8015ee8:	2300      	movs	r3, #0
 8015eea:	3401      	adds	r4, #1
 8015eec:	9305      	str	r3, [sp, #20]
 8015eee:	4619      	mov	r1, r3
 8015ef0:	f04f 0c0a 	mov.w	ip, #10
 8015ef4:	4620      	mov	r0, r4
 8015ef6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015efa:	3a30      	subs	r2, #48	; 0x30
 8015efc:	2a09      	cmp	r2, #9
 8015efe:	d903      	bls.n	8015f08 <_svfiprintf_r+0x1a8>
 8015f00:	2b00      	cmp	r3, #0
 8015f02:	d0c5      	beq.n	8015e90 <_svfiprintf_r+0x130>
 8015f04:	9105      	str	r1, [sp, #20]
 8015f06:	e7c3      	b.n	8015e90 <_svfiprintf_r+0x130>
 8015f08:	fb0c 2101 	mla	r1, ip, r1, r2
 8015f0c:	4604      	mov	r4, r0
 8015f0e:	2301      	movs	r3, #1
 8015f10:	e7f0      	b.n	8015ef4 <_svfiprintf_r+0x194>
 8015f12:	ab03      	add	r3, sp, #12
 8015f14:	9300      	str	r3, [sp, #0]
 8015f16:	462a      	mov	r2, r5
 8015f18:	4b0f      	ldr	r3, [pc, #60]	; (8015f58 <_svfiprintf_r+0x1f8>)
 8015f1a:	a904      	add	r1, sp, #16
 8015f1c:	4638      	mov	r0, r7
 8015f1e:	f7fd feab 	bl	8013c78 <_printf_float>
 8015f22:	1c42      	adds	r2, r0, #1
 8015f24:	4606      	mov	r6, r0
 8015f26:	d1d6      	bne.n	8015ed6 <_svfiprintf_r+0x176>
 8015f28:	89ab      	ldrh	r3, [r5, #12]
 8015f2a:	065b      	lsls	r3, r3, #25
 8015f2c:	f53f af2c 	bmi.w	8015d88 <_svfiprintf_r+0x28>
 8015f30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015f32:	b01d      	add	sp, #116	; 0x74
 8015f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f38:	ab03      	add	r3, sp, #12
 8015f3a:	9300      	str	r3, [sp, #0]
 8015f3c:	462a      	mov	r2, r5
 8015f3e:	4b06      	ldr	r3, [pc, #24]	; (8015f58 <_svfiprintf_r+0x1f8>)
 8015f40:	a904      	add	r1, sp, #16
 8015f42:	4638      	mov	r0, r7
 8015f44:	f7fe f93c 	bl	80141c0 <_printf_i>
 8015f48:	e7eb      	b.n	8015f22 <_svfiprintf_r+0x1c2>
 8015f4a:	bf00      	nop
 8015f4c:	08016f2c 	.word	0x08016f2c
 8015f50:	08016f36 	.word	0x08016f36
 8015f54:	08013c79 	.word	0x08013c79
 8015f58:	08015ca9 	.word	0x08015ca9
 8015f5c:	08016f32 	.word	0x08016f32

08015f60 <_read_r>:
 8015f60:	b538      	push	{r3, r4, r5, lr}
 8015f62:	4d07      	ldr	r5, [pc, #28]	; (8015f80 <_read_r+0x20>)
 8015f64:	4604      	mov	r4, r0
 8015f66:	4608      	mov	r0, r1
 8015f68:	4611      	mov	r1, r2
 8015f6a:	2200      	movs	r2, #0
 8015f6c:	602a      	str	r2, [r5, #0]
 8015f6e:	461a      	mov	r2, r3
 8015f70:	f7ee ff3a 	bl	8004de8 <_read>
 8015f74:	1c43      	adds	r3, r0, #1
 8015f76:	d102      	bne.n	8015f7e <_read_r+0x1e>
 8015f78:	682b      	ldr	r3, [r5, #0]
 8015f7a:	b103      	cbz	r3, 8015f7e <_read_r+0x1e>
 8015f7c:	6023      	str	r3, [r4, #0]
 8015f7e:	bd38      	pop	{r3, r4, r5, pc}
 8015f80:	20009858 	.word	0x20009858

08015f84 <__assert_func>:
 8015f84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015f86:	4614      	mov	r4, r2
 8015f88:	461a      	mov	r2, r3
 8015f8a:	4b09      	ldr	r3, [pc, #36]	; (8015fb0 <__assert_func+0x2c>)
 8015f8c:	681b      	ldr	r3, [r3, #0]
 8015f8e:	4605      	mov	r5, r0
 8015f90:	68d8      	ldr	r0, [r3, #12]
 8015f92:	b14c      	cbz	r4, 8015fa8 <__assert_func+0x24>
 8015f94:	4b07      	ldr	r3, [pc, #28]	; (8015fb4 <__assert_func+0x30>)
 8015f96:	9100      	str	r1, [sp, #0]
 8015f98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015f9c:	4906      	ldr	r1, [pc, #24]	; (8015fb8 <__assert_func+0x34>)
 8015f9e:	462b      	mov	r3, r5
 8015fa0:	f000 f80e 	bl	8015fc0 <fiprintf>
 8015fa4:	f000 fa86 	bl	80164b4 <abort>
 8015fa8:	4b04      	ldr	r3, [pc, #16]	; (8015fbc <__assert_func+0x38>)
 8015faa:	461c      	mov	r4, r3
 8015fac:	e7f3      	b.n	8015f96 <__assert_func+0x12>
 8015fae:	bf00      	nop
 8015fb0:	2000039c 	.word	0x2000039c
 8015fb4:	08016f3d 	.word	0x08016f3d
 8015fb8:	08016f4a 	.word	0x08016f4a
 8015fbc:	08016f78 	.word	0x08016f78

08015fc0 <fiprintf>:
 8015fc0:	b40e      	push	{r1, r2, r3}
 8015fc2:	b503      	push	{r0, r1, lr}
 8015fc4:	4601      	mov	r1, r0
 8015fc6:	ab03      	add	r3, sp, #12
 8015fc8:	4805      	ldr	r0, [pc, #20]	; (8015fe0 <fiprintf+0x20>)
 8015fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8015fce:	6800      	ldr	r0, [r0, #0]
 8015fd0:	9301      	str	r3, [sp, #4]
 8015fd2:	f000 f871 	bl	80160b8 <_vfiprintf_r>
 8015fd6:	b002      	add	sp, #8
 8015fd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8015fdc:	b003      	add	sp, #12
 8015fde:	4770      	bx	lr
 8015fe0:	2000039c 	.word	0x2000039c

08015fe4 <__ascii_mbtowc>:
 8015fe4:	b082      	sub	sp, #8
 8015fe6:	b901      	cbnz	r1, 8015fea <__ascii_mbtowc+0x6>
 8015fe8:	a901      	add	r1, sp, #4
 8015fea:	b142      	cbz	r2, 8015ffe <__ascii_mbtowc+0x1a>
 8015fec:	b14b      	cbz	r3, 8016002 <__ascii_mbtowc+0x1e>
 8015fee:	7813      	ldrb	r3, [r2, #0]
 8015ff0:	600b      	str	r3, [r1, #0]
 8015ff2:	7812      	ldrb	r2, [r2, #0]
 8015ff4:	1e10      	subs	r0, r2, #0
 8015ff6:	bf18      	it	ne
 8015ff8:	2001      	movne	r0, #1
 8015ffa:	b002      	add	sp, #8
 8015ffc:	4770      	bx	lr
 8015ffe:	4610      	mov	r0, r2
 8016000:	e7fb      	b.n	8015ffa <__ascii_mbtowc+0x16>
 8016002:	f06f 0001 	mvn.w	r0, #1
 8016006:	e7f8      	b.n	8015ffa <__ascii_mbtowc+0x16>

08016008 <_realloc_r>:
 8016008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801600c:	4680      	mov	r8, r0
 801600e:	4614      	mov	r4, r2
 8016010:	460e      	mov	r6, r1
 8016012:	b921      	cbnz	r1, 801601e <_realloc_r+0x16>
 8016014:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016018:	4611      	mov	r1, r2
 801601a:	f7fd bd19 	b.w	8013a50 <_malloc_r>
 801601e:	b92a      	cbnz	r2, 801602c <_realloc_r+0x24>
 8016020:	f7ff fdf6 	bl	8015c10 <_free_r>
 8016024:	4625      	mov	r5, r4
 8016026:	4628      	mov	r0, r5
 8016028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801602c:	f000 faae 	bl	801658c <_malloc_usable_size_r>
 8016030:	4284      	cmp	r4, r0
 8016032:	4607      	mov	r7, r0
 8016034:	d802      	bhi.n	801603c <_realloc_r+0x34>
 8016036:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801603a:	d812      	bhi.n	8016062 <_realloc_r+0x5a>
 801603c:	4621      	mov	r1, r4
 801603e:	4640      	mov	r0, r8
 8016040:	f7fd fd06 	bl	8013a50 <_malloc_r>
 8016044:	4605      	mov	r5, r0
 8016046:	2800      	cmp	r0, #0
 8016048:	d0ed      	beq.n	8016026 <_realloc_r+0x1e>
 801604a:	42bc      	cmp	r4, r7
 801604c:	4622      	mov	r2, r4
 801604e:	4631      	mov	r1, r6
 8016050:	bf28      	it	cs
 8016052:	463a      	movcs	r2, r7
 8016054:	f7fd fcab 	bl	80139ae <memcpy>
 8016058:	4631      	mov	r1, r6
 801605a:	4640      	mov	r0, r8
 801605c:	f7ff fdd8 	bl	8015c10 <_free_r>
 8016060:	e7e1      	b.n	8016026 <_realloc_r+0x1e>
 8016062:	4635      	mov	r5, r6
 8016064:	e7df      	b.n	8016026 <_realloc_r+0x1e>

08016066 <__sfputc_r>:
 8016066:	6893      	ldr	r3, [r2, #8]
 8016068:	3b01      	subs	r3, #1
 801606a:	2b00      	cmp	r3, #0
 801606c:	b410      	push	{r4}
 801606e:	6093      	str	r3, [r2, #8]
 8016070:	da08      	bge.n	8016084 <__sfputc_r+0x1e>
 8016072:	6994      	ldr	r4, [r2, #24]
 8016074:	42a3      	cmp	r3, r4
 8016076:	db01      	blt.n	801607c <__sfputc_r+0x16>
 8016078:	290a      	cmp	r1, #10
 801607a:	d103      	bne.n	8016084 <__sfputc_r+0x1e>
 801607c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016080:	f000 b94a 	b.w	8016318 <__swbuf_r>
 8016084:	6813      	ldr	r3, [r2, #0]
 8016086:	1c58      	adds	r0, r3, #1
 8016088:	6010      	str	r0, [r2, #0]
 801608a:	7019      	strb	r1, [r3, #0]
 801608c:	4608      	mov	r0, r1
 801608e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016092:	4770      	bx	lr

08016094 <__sfputs_r>:
 8016094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016096:	4606      	mov	r6, r0
 8016098:	460f      	mov	r7, r1
 801609a:	4614      	mov	r4, r2
 801609c:	18d5      	adds	r5, r2, r3
 801609e:	42ac      	cmp	r4, r5
 80160a0:	d101      	bne.n	80160a6 <__sfputs_r+0x12>
 80160a2:	2000      	movs	r0, #0
 80160a4:	e007      	b.n	80160b6 <__sfputs_r+0x22>
 80160a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80160aa:	463a      	mov	r2, r7
 80160ac:	4630      	mov	r0, r6
 80160ae:	f7ff ffda 	bl	8016066 <__sfputc_r>
 80160b2:	1c43      	adds	r3, r0, #1
 80160b4:	d1f3      	bne.n	801609e <__sfputs_r+0xa>
 80160b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080160b8 <_vfiprintf_r>:
 80160b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160bc:	460d      	mov	r5, r1
 80160be:	b09d      	sub	sp, #116	; 0x74
 80160c0:	4614      	mov	r4, r2
 80160c2:	4698      	mov	r8, r3
 80160c4:	4606      	mov	r6, r0
 80160c6:	b118      	cbz	r0, 80160d0 <_vfiprintf_r+0x18>
 80160c8:	6983      	ldr	r3, [r0, #24]
 80160ca:	b90b      	cbnz	r3, 80160d0 <_vfiprintf_r+0x18>
 80160cc:	f7fd fbaa 	bl	8013824 <__sinit>
 80160d0:	4b89      	ldr	r3, [pc, #548]	; (80162f8 <_vfiprintf_r+0x240>)
 80160d2:	429d      	cmp	r5, r3
 80160d4:	d11b      	bne.n	801610e <_vfiprintf_r+0x56>
 80160d6:	6875      	ldr	r5, [r6, #4]
 80160d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80160da:	07d9      	lsls	r1, r3, #31
 80160dc:	d405      	bmi.n	80160ea <_vfiprintf_r+0x32>
 80160de:	89ab      	ldrh	r3, [r5, #12]
 80160e0:	059a      	lsls	r2, r3, #22
 80160e2:	d402      	bmi.n	80160ea <_vfiprintf_r+0x32>
 80160e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80160e6:	f7fd fc60 	bl	80139aa <__retarget_lock_acquire_recursive>
 80160ea:	89ab      	ldrh	r3, [r5, #12]
 80160ec:	071b      	lsls	r3, r3, #28
 80160ee:	d501      	bpl.n	80160f4 <_vfiprintf_r+0x3c>
 80160f0:	692b      	ldr	r3, [r5, #16]
 80160f2:	b9eb      	cbnz	r3, 8016130 <_vfiprintf_r+0x78>
 80160f4:	4629      	mov	r1, r5
 80160f6:	4630      	mov	r0, r6
 80160f8:	f000 f96e 	bl	80163d8 <__swsetup_r>
 80160fc:	b1c0      	cbz	r0, 8016130 <_vfiprintf_r+0x78>
 80160fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016100:	07dc      	lsls	r4, r3, #31
 8016102:	d50e      	bpl.n	8016122 <_vfiprintf_r+0x6a>
 8016104:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016108:	b01d      	add	sp, #116	; 0x74
 801610a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801610e:	4b7b      	ldr	r3, [pc, #492]	; (80162fc <_vfiprintf_r+0x244>)
 8016110:	429d      	cmp	r5, r3
 8016112:	d101      	bne.n	8016118 <_vfiprintf_r+0x60>
 8016114:	68b5      	ldr	r5, [r6, #8]
 8016116:	e7df      	b.n	80160d8 <_vfiprintf_r+0x20>
 8016118:	4b79      	ldr	r3, [pc, #484]	; (8016300 <_vfiprintf_r+0x248>)
 801611a:	429d      	cmp	r5, r3
 801611c:	bf08      	it	eq
 801611e:	68f5      	ldreq	r5, [r6, #12]
 8016120:	e7da      	b.n	80160d8 <_vfiprintf_r+0x20>
 8016122:	89ab      	ldrh	r3, [r5, #12]
 8016124:	0598      	lsls	r0, r3, #22
 8016126:	d4ed      	bmi.n	8016104 <_vfiprintf_r+0x4c>
 8016128:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801612a:	f7fd fc3f 	bl	80139ac <__retarget_lock_release_recursive>
 801612e:	e7e9      	b.n	8016104 <_vfiprintf_r+0x4c>
 8016130:	2300      	movs	r3, #0
 8016132:	9309      	str	r3, [sp, #36]	; 0x24
 8016134:	2320      	movs	r3, #32
 8016136:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801613a:	f8cd 800c 	str.w	r8, [sp, #12]
 801613e:	2330      	movs	r3, #48	; 0x30
 8016140:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8016304 <_vfiprintf_r+0x24c>
 8016144:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016148:	f04f 0901 	mov.w	r9, #1
 801614c:	4623      	mov	r3, r4
 801614e:	469a      	mov	sl, r3
 8016150:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016154:	b10a      	cbz	r2, 801615a <_vfiprintf_r+0xa2>
 8016156:	2a25      	cmp	r2, #37	; 0x25
 8016158:	d1f9      	bne.n	801614e <_vfiprintf_r+0x96>
 801615a:	ebba 0b04 	subs.w	fp, sl, r4
 801615e:	d00b      	beq.n	8016178 <_vfiprintf_r+0xc0>
 8016160:	465b      	mov	r3, fp
 8016162:	4622      	mov	r2, r4
 8016164:	4629      	mov	r1, r5
 8016166:	4630      	mov	r0, r6
 8016168:	f7ff ff94 	bl	8016094 <__sfputs_r>
 801616c:	3001      	adds	r0, #1
 801616e:	f000 80aa 	beq.w	80162c6 <_vfiprintf_r+0x20e>
 8016172:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016174:	445a      	add	r2, fp
 8016176:	9209      	str	r2, [sp, #36]	; 0x24
 8016178:	f89a 3000 	ldrb.w	r3, [sl]
 801617c:	2b00      	cmp	r3, #0
 801617e:	f000 80a2 	beq.w	80162c6 <_vfiprintf_r+0x20e>
 8016182:	2300      	movs	r3, #0
 8016184:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016188:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801618c:	f10a 0a01 	add.w	sl, sl, #1
 8016190:	9304      	str	r3, [sp, #16]
 8016192:	9307      	str	r3, [sp, #28]
 8016194:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016198:	931a      	str	r3, [sp, #104]	; 0x68
 801619a:	4654      	mov	r4, sl
 801619c:	2205      	movs	r2, #5
 801619e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80161a2:	4858      	ldr	r0, [pc, #352]	; (8016304 <_vfiprintf_r+0x24c>)
 80161a4:	f7ea f834 	bl	8000210 <memchr>
 80161a8:	9a04      	ldr	r2, [sp, #16]
 80161aa:	b9d8      	cbnz	r0, 80161e4 <_vfiprintf_r+0x12c>
 80161ac:	06d1      	lsls	r1, r2, #27
 80161ae:	bf44      	itt	mi
 80161b0:	2320      	movmi	r3, #32
 80161b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80161b6:	0713      	lsls	r3, r2, #28
 80161b8:	bf44      	itt	mi
 80161ba:	232b      	movmi	r3, #43	; 0x2b
 80161bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80161c0:	f89a 3000 	ldrb.w	r3, [sl]
 80161c4:	2b2a      	cmp	r3, #42	; 0x2a
 80161c6:	d015      	beq.n	80161f4 <_vfiprintf_r+0x13c>
 80161c8:	9a07      	ldr	r2, [sp, #28]
 80161ca:	4654      	mov	r4, sl
 80161cc:	2000      	movs	r0, #0
 80161ce:	f04f 0c0a 	mov.w	ip, #10
 80161d2:	4621      	mov	r1, r4
 80161d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80161d8:	3b30      	subs	r3, #48	; 0x30
 80161da:	2b09      	cmp	r3, #9
 80161dc:	d94e      	bls.n	801627c <_vfiprintf_r+0x1c4>
 80161de:	b1b0      	cbz	r0, 801620e <_vfiprintf_r+0x156>
 80161e0:	9207      	str	r2, [sp, #28]
 80161e2:	e014      	b.n	801620e <_vfiprintf_r+0x156>
 80161e4:	eba0 0308 	sub.w	r3, r0, r8
 80161e8:	fa09 f303 	lsl.w	r3, r9, r3
 80161ec:	4313      	orrs	r3, r2
 80161ee:	9304      	str	r3, [sp, #16]
 80161f0:	46a2      	mov	sl, r4
 80161f2:	e7d2      	b.n	801619a <_vfiprintf_r+0xe2>
 80161f4:	9b03      	ldr	r3, [sp, #12]
 80161f6:	1d19      	adds	r1, r3, #4
 80161f8:	681b      	ldr	r3, [r3, #0]
 80161fa:	9103      	str	r1, [sp, #12]
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	bfbb      	ittet	lt
 8016200:	425b      	neglt	r3, r3
 8016202:	f042 0202 	orrlt.w	r2, r2, #2
 8016206:	9307      	strge	r3, [sp, #28]
 8016208:	9307      	strlt	r3, [sp, #28]
 801620a:	bfb8      	it	lt
 801620c:	9204      	strlt	r2, [sp, #16]
 801620e:	7823      	ldrb	r3, [r4, #0]
 8016210:	2b2e      	cmp	r3, #46	; 0x2e
 8016212:	d10c      	bne.n	801622e <_vfiprintf_r+0x176>
 8016214:	7863      	ldrb	r3, [r4, #1]
 8016216:	2b2a      	cmp	r3, #42	; 0x2a
 8016218:	d135      	bne.n	8016286 <_vfiprintf_r+0x1ce>
 801621a:	9b03      	ldr	r3, [sp, #12]
 801621c:	1d1a      	adds	r2, r3, #4
 801621e:	681b      	ldr	r3, [r3, #0]
 8016220:	9203      	str	r2, [sp, #12]
 8016222:	2b00      	cmp	r3, #0
 8016224:	bfb8      	it	lt
 8016226:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801622a:	3402      	adds	r4, #2
 801622c:	9305      	str	r3, [sp, #20]
 801622e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8016314 <_vfiprintf_r+0x25c>
 8016232:	7821      	ldrb	r1, [r4, #0]
 8016234:	2203      	movs	r2, #3
 8016236:	4650      	mov	r0, sl
 8016238:	f7e9 ffea 	bl	8000210 <memchr>
 801623c:	b140      	cbz	r0, 8016250 <_vfiprintf_r+0x198>
 801623e:	2340      	movs	r3, #64	; 0x40
 8016240:	eba0 000a 	sub.w	r0, r0, sl
 8016244:	fa03 f000 	lsl.w	r0, r3, r0
 8016248:	9b04      	ldr	r3, [sp, #16]
 801624a:	4303      	orrs	r3, r0
 801624c:	3401      	adds	r4, #1
 801624e:	9304      	str	r3, [sp, #16]
 8016250:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016254:	482c      	ldr	r0, [pc, #176]	; (8016308 <_vfiprintf_r+0x250>)
 8016256:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801625a:	2206      	movs	r2, #6
 801625c:	f7e9 ffd8 	bl	8000210 <memchr>
 8016260:	2800      	cmp	r0, #0
 8016262:	d03f      	beq.n	80162e4 <_vfiprintf_r+0x22c>
 8016264:	4b29      	ldr	r3, [pc, #164]	; (801630c <_vfiprintf_r+0x254>)
 8016266:	bb1b      	cbnz	r3, 80162b0 <_vfiprintf_r+0x1f8>
 8016268:	9b03      	ldr	r3, [sp, #12]
 801626a:	3307      	adds	r3, #7
 801626c:	f023 0307 	bic.w	r3, r3, #7
 8016270:	3308      	adds	r3, #8
 8016272:	9303      	str	r3, [sp, #12]
 8016274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016276:	443b      	add	r3, r7
 8016278:	9309      	str	r3, [sp, #36]	; 0x24
 801627a:	e767      	b.n	801614c <_vfiprintf_r+0x94>
 801627c:	fb0c 3202 	mla	r2, ip, r2, r3
 8016280:	460c      	mov	r4, r1
 8016282:	2001      	movs	r0, #1
 8016284:	e7a5      	b.n	80161d2 <_vfiprintf_r+0x11a>
 8016286:	2300      	movs	r3, #0
 8016288:	3401      	adds	r4, #1
 801628a:	9305      	str	r3, [sp, #20]
 801628c:	4619      	mov	r1, r3
 801628e:	f04f 0c0a 	mov.w	ip, #10
 8016292:	4620      	mov	r0, r4
 8016294:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016298:	3a30      	subs	r2, #48	; 0x30
 801629a:	2a09      	cmp	r2, #9
 801629c:	d903      	bls.n	80162a6 <_vfiprintf_r+0x1ee>
 801629e:	2b00      	cmp	r3, #0
 80162a0:	d0c5      	beq.n	801622e <_vfiprintf_r+0x176>
 80162a2:	9105      	str	r1, [sp, #20]
 80162a4:	e7c3      	b.n	801622e <_vfiprintf_r+0x176>
 80162a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80162aa:	4604      	mov	r4, r0
 80162ac:	2301      	movs	r3, #1
 80162ae:	e7f0      	b.n	8016292 <_vfiprintf_r+0x1da>
 80162b0:	ab03      	add	r3, sp, #12
 80162b2:	9300      	str	r3, [sp, #0]
 80162b4:	462a      	mov	r2, r5
 80162b6:	4b16      	ldr	r3, [pc, #88]	; (8016310 <_vfiprintf_r+0x258>)
 80162b8:	a904      	add	r1, sp, #16
 80162ba:	4630      	mov	r0, r6
 80162bc:	f7fd fcdc 	bl	8013c78 <_printf_float>
 80162c0:	4607      	mov	r7, r0
 80162c2:	1c78      	adds	r0, r7, #1
 80162c4:	d1d6      	bne.n	8016274 <_vfiprintf_r+0x1bc>
 80162c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80162c8:	07d9      	lsls	r1, r3, #31
 80162ca:	d405      	bmi.n	80162d8 <_vfiprintf_r+0x220>
 80162cc:	89ab      	ldrh	r3, [r5, #12]
 80162ce:	059a      	lsls	r2, r3, #22
 80162d0:	d402      	bmi.n	80162d8 <_vfiprintf_r+0x220>
 80162d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80162d4:	f7fd fb6a 	bl	80139ac <__retarget_lock_release_recursive>
 80162d8:	89ab      	ldrh	r3, [r5, #12]
 80162da:	065b      	lsls	r3, r3, #25
 80162dc:	f53f af12 	bmi.w	8016104 <_vfiprintf_r+0x4c>
 80162e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80162e2:	e711      	b.n	8016108 <_vfiprintf_r+0x50>
 80162e4:	ab03      	add	r3, sp, #12
 80162e6:	9300      	str	r3, [sp, #0]
 80162e8:	462a      	mov	r2, r5
 80162ea:	4b09      	ldr	r3, [pc, #36]	; (8016310 <_vfiprintf_r+0x258>)
 80162ec:	a904      	add	r1, sp, #16
 80162ee:	4630      	mov	r0, r6
 80162f0:	f7fd ff66 	bl	80141c0 <_printf_i>
 80162f4:	e7e4      	b.n	80162c0 <_vfiprintf_r+0x208>
 80162f6:	bf00      	nop
 80162f8:	08016cc8 	.word	0x08016cc8
 80162fc:	08016ce8 	.word	0x08016ce8
 8016300:	08016ca8 	.word	0x08016ca8
 8016304:	08016f2c 	.word	0x08016f2c
 8016308:	08016f36 	.word	0x08016f36
 801630c:	08013c79 	.word	0x08013c79
 8016310:	08016095 	.word	0x08016095
 8016314:	08016f32 	.word	0x08016f32

08016318 <__swbuf_r>:
 8016318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801631a:	460e      	mov	r6, r1
 801631c:	4614      	mov	r4, r2
 801631e:	4605      	mov	r5, r0
 8016320:	b118      	cbz	r0, 801632a <__swbuf_r+0x12>
 8016322:	6983      	ldr	r3, [r0, #24]
 8016324:	b90b      	cbnz	r3, 801632a <__swbuf_r+0x12>
 8016326:	f7fd fa7d 	bl	8013824 <__sinit>
 801632a:	4b21      	ldr	r3, [pc, #132]	; (80163b0 <__swbuf_r+0x98>)
 801632c:	429c      	cmp	r4, r3
 801632e:	d12b      	bne.n	8016388 <__swbuf_r+0x70>
 8016330:	686c      	ldr	r4, [r5, #4]
 8016332:	69a3      	ldr	r3, [r4, #24]
 8016334:	60a3      	str	r3, [r4, #8]
 8016336:	89a3      	ldrh	r3, [r4, #12]
 8016338:	071a      	lsls	r2, r3, #28
 801633a:	d52f      	bpl.n	801639c <__swbuf_r+0x84>
 801633c:	6923      	ldr	r3, [r4, #16]
 801633e:	b36b      	cbz	r3, 801639c <__swbuf_r+0x84>
 8016340:	6923      	ldr	r3, [r4, #16]
 8016342:	6820      	ldr	r0, [r4, #0]
 8016344:	1ac0      	subs	r0, r0, r3
 8016346:	6963      	ldr	r3, [r4, #20]
 8016348:	b2f6      	uxtb	r6, r6
 801634a:	4283      	cmp	r3, r0
 801634c:	4637      	mov	r7, r6
 801634e:	dc04      	bgt.n	801635a <__swbuf_r+0x42>
 8016350:	4621      	mov	r1, r4
 8016352:	4628      	mov	r0, r5
 8016354:	f7ff f85c 	bl	8015410 <_fflush_r>
 8016358:	bb30      	cbnz	r0, 80163a8 <__swbuf_r+0x90>
 801635a:	68a3      	ldr	r3, [r4, #8]
 801635c:	3b01      	subs	r3, #1
 801635e:	60a3      	str	r3, [r4, #8]
 8016360:	6823      	ldr	r3, [r4, #0]
 8016362:	1c5a      	adds	r2, r3, #1
 8016364:	6022      	str	r2, [r4, #0]
 8016366:	701e      	strb	r6, [r3, #0]
 8016368:	6963      	ldr	r3, [r4, #20]
 801636a:	3001      	adds	r0, #1
 801636c:	4283      	cmp	r3, r0
 801636e:	d004      	beq.n	801637a <__swbuf_r+0x62>
 8016370:	89a3      	ldrh	r3, [r4, #12]
 8016372:	07db      	lsls	r3, r3, #31
 8016374:	d506      	bpl.n	8016384 <__swbuf_r+0x6c>
 8016376:	2e0a      	cmp	r6, #10
 8016378:	d104      	bne.n	8016384 <__swbuf_r+0x6c>
 801637a:	4621      	mov	r1, r4
 801637c:	4628      	mov	r0, r5
 801637e:	f7ff f847 	bl	8015410 <_fflush_r>
 8016382:	b988      	cbnz	r0, 80163a8 <__swbuf_r+0x90>
 8016384:	4638      	mov	r0, r7
 8016386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016388:	4b0a      	ldr	r3, [pc, #40]	; (80163b4 <__swbuf_r+0x9c>)
 801638a:	429c      	cmp	r4, r3
 801638c:	d101      	bne.n	8016392 <__swbuf_r+0x7a>
 801638e:	68ac      	ldr	r4, [r5, #8]
 8016390:	e7cf      	b.n	8016332 <__swbuf_r+0x1a>
 8016392:	4b09      	ldr	r3, [pc, #36]	; (80163b8 <__swbuf_r+0xa0>)
 8016394:	429c      	cmp	r4, r3
 8016396:	bf08      	it	eq
 8016398:	68ec      	ldreq	r4, [r5, #12]
 801639a:	e7ca      	b.n	8016332 <__swbuf_r+0x1a>
 801639c:	4621      	mov	r1, r4
 801639e:	4628      	mov	r0, r5
 80163a0:	f000 f81a 	bl	80163d8 <__swsetup_r>
 80163a4:	2800      	cmp	r0, #0
 80163a6:	d0cb      	beq.n	8016340 <__swbuf_r+0x28>
 80163a8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80163ac:	e7ea      	b.n	8016384 <__swbuf_r+0x6c>
 80163ae:	bf00      	nop
 80163b0:	08016cc8 	.word	0x08016cc8
 80163b4:	08016ce8 	.word	0x08016ce8
 80163b8:	08016ca8 	.word	0x08016ca8

080163bc <__ascii_wctomb>:
 80163bc:	b149      	cbz	r1, 80163d2 <__ascii_wctomb+0x16>
 80163be:	2aff      	cmp	r2, #255	; 0xff
 80163c0:	bf85      	ittet	hi
 80163c2:	238a      	movhi	r3, #138	; 0x8a
 80163c4:	6003      	strhi	r3, [r0, #0]
 80163c6:	700a      	strbls	r2, [r1, #0]
 80163c8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80163cc:	bf98      	it	ls
 80163ce:	2001      	movls	r0, #1
 80163d0:	4770      	bx	lr
 80163d2:	4608      	mov	r0, r1
 80163d4:	4770      	bx	lr
	...

080163d8 <__swsetup_r>:
 80163d8:	4b32      	ldr	r3, [pc, #200]	; (80164a4 <__swsetup_r+0xcc>)
 80163da:	b570      	push	{r4, r5, r6, lr}
 80163dc:	681d      	ldr	r5, [r3, #0]
 80163de:	4606      	mov	r6, r0
 80163e0:	460c      	mov	r4, r1
 80163e2:	b125      	cbz	r5, 80163ee <__swsetup_r+0x16>
 80163e4:	69ab      	ldr	r3, [r5, #24]
 80163e6:	b913      	cbnz	r3, 80163ee <__swsetup_r+0x16>
 80163e8:	4628      	mov	r0, r5
 80163ea:	f7fd fa1b 	bl	8013824 <__sinit>
 80163ee:	4b2e      	ldr	r3, [pc, #184]	; (80164a8 <__swsetup_r+0xd0>)
 80163f0:	429c      	cmp	r4, r3
 80163f2:	d10f      	bne.n	8016414 <__swsetup_r+0x3c>
 80163f4:	686c      	ldr	r4, [r5, #4]
 80163f6:	89a3      	ldrh	r3, [r4, #12]
 80163f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80163fc:	0719      	lsls	r1, r3, #28
 80163fe:	d42c      	bmi.n	801645a <__swsetup_r+0x82>
 8016400:	06dd      	lsls	r5, r3, #27
 8016402:	d411      	bmi.n	8016428 <__swsetup_r+0x50>
 8016404:	2309      	movs	r3, #9
 8016406:	6033      	str	r3, [r6, #0]
 8016408:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801640c:	81a3      	strh	r3, [r4, #12]
 801640e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016412:	e03e      	b.n	8016492 <__swsetup_r+0xba>
 8016414:	4b25      	ldr	r3, [pc, #148]	; (80164ac <__swsetup_r+0xd4>)
 8016416:	429c      	cmp	r4, r3
 8016418:	d101      	bne.n	801641e <__swsetup_r+0x46>
 801641a:	68ac      	ldr	r4, [r5, #8]
 801641c:	e7eb      	b.n	80163f6 <__swsetup_r+0x1e>
 801641e:	4b24      	ldr	r3, [pc, #144]	; (80164b0 <__swsetup_r+0xd8>)
 8016420:	429c      	cmp	r4, r3
 8016422:	bf08      	it	eq
 8016424:	68ec      	ldreq	r4, [r5, #12]
 8016426:	e7e6      	b.n	80163f6 <__swsetup_r+0x1e>
 8016428:	0758      	lsls	r0, r3, #29
 801642a:	d512      	bpl.n	8016452 <__swsetup_r+0x7a>
 801642c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801642e:	b141      	cbz	r1, 8016442 <__swsetup_r+0x6a>
 8016430:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016434:	4299      	cmp	r1, r3
 8016436:	d002      	beq.n	801643e <__swsetup_r+0x66>
 8016438:	4630      	mov	r0, r6
 801643a:	f7ff fbe9 	bl	8015c10 <_free_r>
 801643e:	2300      	movs	r3, #0
 8016440:	6363      	str	r3, [r4, #52]	; 0x34
 8016442:	89a3      	ldrh	r3, [r4, #12]
 8016444:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8016448:	81a3      	strh	r3, [r4, #12]
 801644a:	2300      	movs	r3, #0
 801644c:	6063      	str	r3, [r4, #4]
 801644e:	6923      	ldr	r3, [r4, #16]
 8016450:	6023      	str	r3, [r4, #0]
 8016452:	89a3      	ldrh	r3, [r4, #12]
 8016454:	f043 0308 	orr.w	r3, r3, #8
 8016458:	81a3      	strh	r3, [r4, #12]
 801645a:	6923      	ldr	r3, [r4, #16]
 801645c:	b94b      	cbnz	r3, 8016472 <__swsetup_r+0x9a>
 801645e:	89a3      	ldrh	r3, [r4, #12]
 8016460:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016464:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016468:	d003      	beq.n	8016472 <__swsetup_r+0x9a>
 801646a:	4621      	mov	r1, r4
 801646c:	4630      	mov	r0, r6
 801646e:	f000 f84d 	bl	801650c <__smakebuf_r>
 8016472:	89a0      	ldrh	r0, [r4, #12]
 8016474:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016478:	f010 0301 	ands.w	r3, r0, #1
 801647c:	d00a      	beq.n	8016494 <__swsetup_r+0xbc>
 801647e:	2300      	movs	r3, #0
 8016480:	60a3      	str	r3, [r4, #8]
 8016482:	6963      	ldr	r3, [r4, #20]
 8016484:	425b      	negs	r3, r3
 8016486:	61a3      	str	r3, [r4, #24]
 8016488:	6923      	ldr	r3, [r4, #16]
 801648a:	b943      	cbnz	r3, 801649e <__swsetup_r+0xc6>
 801648c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016490:	d1ba      	bne.n	8016408 <__swsetup_r+0x30>
 8016492:	bd70      	pop	{r4, r5, r6, pc}
 8016494:	0781      	lsls	r1, r0, #30
 8016496:	bf58      	it	pl
 8016498:	6963      	ldrpl	r3, [r4, #20]
 801649a:	60a3      	str	r3, [r4, #8]
 801649c:	e7f4      	b.n	8016488 <__swsetup_r+0xb0>
 801649e:	2000      	movs	r0, #0
 80164a0:	e7f7      	b.n	8016492 <__swsetup_r+0xba>
 80164a2:	bf00      	nop
 80164a4:	2000039c 	.word	0x2000039c
 80164a8:	08016cc8 	.word	0x08016cc8
 80164ac:	08016ce8 	.word	0x08016ce8
 80164b0:	08016ca8 	.word	0x08016ca8

080164b4 <abort>:
 80164b4:	b508      	push	{r3, lr}
 80164b6:	2006      	movs	r0, #6
 80164b8:	f000 f898 	bl	80165ec <raise>
 80164bc:	2001      	movs	r0, #1
 80164be:	f7ee fc89 	bl	8004dd4 <_exit>

080164c2 <__swhatbuf_r>:
 80164c2:	b570      	push	{r4, r5, r6, lr}
 80164c4:	460e      	mov	r6, r1
 80164c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80164ca:	2900      	cmp	r1, #0
 80164cc:	b096      	sub	sp, #88	; 0x58
 80164ce:	4614      	mov	r4, r2
 80164d0:	461d      	mov	r5, r3
 80164d2:	da08      	bge.n	80164e6 <__swhatbuf_r+0x24>
 80164d4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80164d8:	2200      	movs	r2, #0
 80164da:	602a      	str	r2, [r5, #0]
 80164dc:	061a      	lsls	r2, r3, #24
 80164de:	d410      	bmi.n	8016502 <__swhatbuf_r+0x40>
 80164e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80164e4:	e00e      	b.n	8016504 <__swhatbuf_r+0x42>
 80164e6:	466a      	mov	r2, sp
 80164e8:	f000 f89c 	bl	8016624 <_fstat_r>
 80164ec:	2800      	cmp	r0, #0
 80164ee:	dbf1      	blt.n	80164d4 <__swhatbuf_r+0x12>
 80164f0:	9a01      	ldr	r2, [sp, #4]
 80164f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80164f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80164fa:	425a      	negs	r2, r3
 80164fc:	415a      	adcs	r2, r3
 80164fe:	602a      	str	r2, [r5, #0]
 8016500:	e7ee      	b.n	80164e0 <__swhatbuf_r+0x1e>
 8016502:	2340      	movs	r3, #64	; 0x40
 8016504:	2000      	movs	r0, #0
 8016506:	6023      	str	r3, [r4, #0]
 8016508:	b016      	add	sp, #88	; 0x58
 801650a:	bd70      	pop	{r4, r5, r6, pc}

0801650c <__smakebuf_r>:
 801650c:	898b      	ldrh	r3, [r1, #12]
 801650e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016510:	079d      	lsls	r5, r3, #30
 8016512:	4606      	mov	r6, r0
 8016514:	460c      	mov	r4, r1
 8016516:	d507      	bpl.n	8016528 <__smakebuf_r+0x1c>
 8016518:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801651c:	6023      	str	r3, [r4, #0]
 801651e:	6123      	str	r3, [r4, #16]
 8016520:	2301      	movs	r3, #1
 8016522:	6163      	str	r3, [r4, #20]
 8016524:	b002      	add	sp, #8
 8016526:	bd70      	pop	{r4, r5, r6, pc}
 8016528:	ab01      	add	r3, sp, #4
 801652a:	466a      	mov	r2, sp
 801652c:	f7ff ffc9 	bl	80164c2 <__swhatbuf_r>
 8016530:	9900      	ldr	r1, [sp, #0]
 8016532:	4605      	mov	r5, r0
 8016534:	4630      	mov	r0, r6
 8016536:	f7fd fa8b 	bl	8013a50 <_malloc_r>
 801653a:	b948      	cbnz	r0, 8016550 <__smakebuf_r+0x44>
 801653c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016540:	059a      	lsls	r2, r3, #22
 8016542:	d4ef      	bmi.n	8016524 <__smakebuf_r+0x18>
 8016544:	f023 0303 	bic.w	r3, r3, #3
 8016548:	f043 0302 	orr.w	r3, r3, #2
 801654c:	81a3      	strh	r3, [r4, #12]
 801654e:	e7e3      	b.n	8016518 <__smakebuf_r+0xc>
 8016550:	4b0d      	ldr	r3, [pc, #52]	; (8016588 <__smakebuf_r+0x7c>)
 8016552:	62b3      	str	r3, [r6, #40]	; 0x28
 8016554:	89a3      	ldrh	r3, [r4, #12]
 8016556:	6020      	str	r0, [r4, #0]
 8016558:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801655c:	81a3      	strh	r3, [r4, #12]
 801655e:	9b00      	ldr	r3, [sp, #0]
 8016560:	6163      	str	r3, [r4, #20]
 8016562:	9b01      	ldr	r3, [sp, #4]
 8016564:	6120      	str	r0, [r4, #16]
 8016566:	b15b      	cbz	r3, 8016580 <__smakebuf_r+0x74>
 8016568:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801656c:	4630      	mov	r0, r6
 801656e:	f000 f86b 	bl	8016648 <_isatty_r>
 8016572:	b128      	cbz	r0, 8016580 <__smakebuf_r+0x74>
 8016574:	89a3      	ldrh	r3, [r4, #12]
 8016576:	f023 0303 	bic.w	r3, r3, #3
 801657a:	f043 0301 	orr.w	r3, r3, #1
 801657e:	81a3      	strh	r3, [r4, #12]
 8016580:	89a0      	ldrh	r0, [r4, #12]
 8016582:	4305      	orrs	r5, r0
 8016584:	81a5      	strh	r5, [r4, #12]
 8016586:	e7cd      	b.n	8016524 <__smakebuf_r+0x18>
 8016588:	080137bd 	.word	0x080137bd

0801658c <_malloc_usable_size_r>:
 801658c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016590:	1f18      	subs	r0, r3, #4
 8016592:	2b00      	cmp	r3, #0
 8016594:	bfbc      	itt	lt
 8016596:	580b      	ldrlt	r3, [r1, r0]
 8016598:	18c0      	addlt	r0, r0, r3
 801659a:	4770      	bx	lr

0801659c <_raise_r>:
 801659c:	291f      	cmp	r1, #31
 801659e:	b538      	push	{r3, r4, r5, lr}
 80165a0:	4604      	mov	r4, r0
 80165a2:	460d      	mov	r5, r1
 80165a4:	d904      	bls.n	80165b0 <_raise_r+0x14>
 80165a6:	2316      	movs	r3, #22
 80165a8:	6003      	str	r3, [r0, #0]
 80165aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80165ae:	bd38      	pop	{r3, r4, r5, pc}
 80165b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80165b2:	b112      	cbz	r2, 80165ba <_raise_r+0x1e>
 80165b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80165b8:	b94b      	cbnz	r3, 80165ce <_raise_r+0x32>
 80165ba:	4620      	mov	r0, r4
 80165bc:	f000 f830 	bl	8016620 <_getpid_r>
 80165c0:	462a      	mov	r2, r5
 80165c2:	4601      	mov	r1, r0
 80165c4:	4620      	mov	r0, r4
 80165c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80165ca:	f000 b817 	b.w	80165fc <_kill_r>
 80165ce:	2b01      	cmp	r3, #1
 80165d0:	d00a      	beq.n	80165e8 <_raise_r+0x4c>
 80165d2:	1c59      	adds	r1, r3, #1
 80165d4:	d103      	bne.n	80165de <_raise_r+0x42>
 80165d6:	2316      	movs	r3, #22
 80165d8:	6003      	str	r3, [r0, #0]
 80165da:	2001      	movs	r0, #1
 80165dc:	e7e7      	b.n	80165ae <_raise_r+0x12>
 80165de:	2400      	movs	r4, #0
 80165e0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80165e4:	4628      	mov	r0, r5
 80165e6:	4798      	blx	r3
 80165e8:	2000      	movs	r0, #0
 80165ea:	e7e0      	b.n	80165ae <_raise_r+0x12>

080165ec <raise>:
 80165ec:	4b02      	ldr	r3, [pc, #8]	; (80165f8 <raise+0xc>)
 80165ee:	4601      	mov	r1, r0
 80165f0:	6818      	ldr	r0, [r3, #0]
 80165f2:	f7ff bfd3 	b.w	801659c <_raise_r>
 80165f6:	bf00      	nop
 80165f8:	2000039c 	.word	0x2000039c

080165fc <_kill_r>:
 80165fc:	b538      	push	{r3, r4, r5, lr}
 80165fe:	4d07      	ldr	r5, [pc, #28]	; (801661c <_kill_r+0x20>)
 8016600:	2300      	movs	r3, #0
 8016602:	4604      	mov	r4, r0
 8016604:	4608      	mov	r0, r1
 8016606:	4611      	mov	r1, r2
 8016608:	602b      	str	r3, [r5, #0]
 801660a:	f7ee fbd3 	bl	8004db4 <_kill>
 801660e:	1c43      	adds	r3, r0, #1
 8016610:	d102      	bne.n	8016618 <_kill_r+0x1c>
 8016612:	682b      	ldr	r3, [r5, #0]
 8016614:	b103      	cbz	r3, 8016618 <_kill_r+0x1c>
 8016616:	6023      	str	r3, [r4, #0]
 8016618:	bd38      	pop	{r3, r4, r5, pc}
 801661a:	bf00      	nop
 801661c:	20009858 	.word	0x20009858

08016620 <_getpid_r>:
 8016620:	f7ee bbc0 	b.w	8004da4 <_getpid>

08016624 <_fstat_r>:
 8016624:	b538      	push	{r3, r4, r5, lr}
 8016626:	4d07      	ldr	r5, [pc, #28]	; (8016644 <_fstat_r+0x20>)
 8016628:	2300      	movs	r3, #0
 801662a:	4604      	mov	r4, r0
 801662c:	4608      	mov	r0, r1
 801662e:	4611      	mov	r1, r2
 8016630:	602b      	str	r3, [r5, #0]
 8016632:	f7ee fc1e 	bl	8004e72 <_fstat>
 8016636:	1c43      	adds	r3, r0, #1
 8016638:	d102      	bne.n	8016640 <_fstat_r+0x1c>
 801663a:	682b      	ldr	r3, [r5, #0]
 801663c:	b103      	cbz	r3, 8016640 <_fstat_r+0x1c>
 801663e:	6023      	str	r3, [r4, #0]
 8016640:	bd38      	pop	{r3, r4, r5, pc}
 8016642:	bf00      	nop
 8016644:	20009858 	.word	0x20009858

08016648 <_isatty_r>:
 8016648:	b538      	push	{r3, r4, r5, lr}
 801664a:	4d06      	ldr	r5, [pc, #24]	; (8016664 <_isatty_r+0x1c>)
 801664c:	2300      	movs	r3, #0
 801664e:	4604      	mov	r4, r0
 8016650:	4608      	mov	r0, r1
 8016652:	602b      	str	r3, [r5, #0]
 8016654:	f7ee fc1d 	bl	8004e92 <_isatty>
 8016658:	1c43      	adds	r3, r0, #1
 801665a:	d102      	bne.n	8016662 <_isatty_r+0x1a>
 801665c:	682b      	ldr	r3, [r5, #0]
 801665e:	b103      	cbz	r3, 8016662 <_isatty_r+0x1a>
 8016660:	6023      	str	r3, [r4, #0]
 8016662:	bd38      	pop	{r3, r4, r5, pc}
 8016664:	20009858 	.word	0x20009858

08016668 <_init>:
 8016668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801666a:	bf00      	nop
 801666c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801666e:	bc08      	pop	{r3}
 8016670:	469e      	mov	lr, r3
 8016672:	4770      	bx	lr

08016674 <_fini>:
 8016674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016676:	bf00      	nop
 8016678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801667a:	bc08      	pop	{r3}
 801667c:	469e      	mov	lr, r3
 801667e:	4770      	bx	lr
