/*
 ============================================================================
 Name        : tb_cursor_terminal.v
 Target DUT  : HDMI_top (rtl/ip/my_ip/HDMI_top.v)
 Purpose     : Verify the terminal-behaviour state machine that lives in the
               CPU clock domain of HDMI_top: power-up clear, printable-
               character placement with column/row auto-advance and wrap
               (bonus 3), backspace across a line boundary, the explicit
               newline command, software-assigned cursor positioning
               (bonus 2), and re-triggering clear.
 Method      : Rather than reaching into the Gowin_DPB primitive's internal
               storage (which would tie the testbench to vendor-specific
               memory internals), this testbench observes HDMI_top's own
               write-path registers directly (`cur_x`, `cur_y`, `ram_wr_addr`,
               `ram_wr_data`, `ram_wr_en`) via hierarchical reference. These
               are the exact signals HDMI_top itself uses to drive the RAM,
               so checking them verifies the terminal logic precisely,
               without depending on how the vendor IP happens to store bits
               internally. Gowin_DPB / the gw2a primitive library are still
               compiled in, because HDMI_top instantiates them structurally.
 Self-check  : [PASS]/[FAIL] per check, single summary at the end.
 ============================================================================
 */
`timescale 1ns/1ps

module tb_cursor_terminal;

    reg         cpu_clk;
    reg         pixel_clk;
    reg         rst_n;
    reg         data_valid;
    reg  [7:0]  data_char;
    reg         cursor_valid;
    reg  [6:0]  cursor_x;
    reg  [5:0]  cursor_y;
    reg         command_valid;
    reg  [3:0]  command;
    wire        h_sync, v_sync, video_de;
    wire [7:0]  red, green, blue;

    integer errors;
    integer checks;
    integer i;

    HDMI_top dut (
        .cpu_clk       (cpu_clk),
        .pixel_clk     (pixel_clk),
        .rst_n         (rst_n),
        .data_valid    (data_valid),
        .data_char     (data_char),
        .cursor_valid  (cursor_valid),
        .cursor_x      (cursor_x),
        .cursor_y      (cursor_y),
        .command_valid (command_valid),
        .command       (command),
        .h_sync        (h_sync),
        .v_sync        (v_sync),
        .video_de      (video_de),
        .red           (red),
        .green         (green),
        .blue          (blue)
    );

    // Gowin's simulation models for the DPB primitive (instantiated inside
    // Gowin_DPB, itself inside HDMI_top) reference a global GSR ("Global
    // Set/Reset") signal by implicit hierarchical name (GSR.GSRO). A GSR
    // instance must exist as a sibling of this testbench's top level for
    // that reference to resolve when compiling with an explicit `-s` top
    // module (see sim/tb/run_all.sh); without this, elaboration fails with
    // "Unable to bind wire/reg/memory `GSR.GSRO'".
    GSR GSR(.GSRI(rst_n));

    always #5  cpu_clk   = ~cpu_clk;   // 100 MHz-equivalent, arbitrary for this test
    always #6.734 pixel_clk = ~pixel_clk;

    task automatic check(input cond, input [8*110-1:0] label);
        begin
            checks = checks + 1;
            if (cond) begin
                $display("[PASS] %0d: %0s", checks, label);
            end else begin
                $display("[FAIL] %0d: %0s", checks, label);
                errors = errors + 1;
            end
        end
    endtask

    // Sends one character through the same one-cycle pulse interface that
    // HDMI_icb_bus uses in the real design.
    task automatic send_char(input [7:0] ch);
        begin
            @(posedge cpu_clk); #1;
            data_char = ch;
            data_valid = 1'b1;
            @(posedge cpu_clk); #1;
            data_valid = 1'b0;
        end
    endtask

    task automatic send_command(input [3:0] cmd);
        begin
            @(posedge cpu_clk); #1;
            command = cmd;
            command_valid = 1'b1;
            @(posedge cpu_clk); #1;
            command_valid = 1'b0;
        end
    endtask

    task automatic send_cursor(input [6:0] x, input [5:0] y);
        begin
            @(posedge cpu_clk); #1;
            cursor_x = x;
            cursor_y = y;
            cursor_valid = 1'b1;
            @(posedge cpu_clk); #1;
            cursor_valid = 1'b0;
        end
    endtask

    initial begin
        $dumpfile("tb_cursor_terminal.vcd");
        $dumpvars(0, tb_cursor_terminal);

        cpu_clk = 0;
        pixel_clk = 0;
        rst_n = 0;
        data_valid = 0;
        data_char = 8'h20;
        cursor_valid = 0;
        cursor_x = 0;
        cursor_y = 0;
        command_valid = 0;
        command = 4'h0;
        errors = 0;
        checks = 0;

        repeat (4) @(posedge cpu_clk); #1;
        rst_n = 1;

        // --- Power-up CLEAR sweep: 80*45 = 3600 single-cycle writes, then
        // the FSM must return to idle with the cursor homed at (0,0).
        while (dut.op_state !== 1'b0) @(posedge cpu_clk); // OP_IDLE == 1'b0
        #1;
        check(dut.cur_x == 7'd0 && dut.cur_y == 6'd0,
              "after the power-up clear sweep, cursor is homed at (0,0)");

        // --- Fill exactly one row (80 printable characters) and check that
        // the 80th write wraps the cursor to the next row, column 0
        // (bonus 3: automatic terminal-style advance/wrap).
        for (i = 0; i < 80; i = i + 1) begin
            send_char(8'h41 + (i % 26)); // cycles 'A'.."Z", then wraps in ASCII space, all still printable
        end
        check(dut.cur_x == 7'd0, "after writing 80 characters, column wraps back to 0");
        check(dut.cur_y == 6'd1, "after writing 80 characters, row has advanced to 1");

        // --- Verify the very last write of that row targeted cell (79, 0)
        // with the expected ASCII payload, by re-deriving the same address
        // formula HDMI_top itself uses (TEXT_COLS=80).
        check(dut.ram_wr_addr == (0 * 80 + 79) && dut.ram_wr_data[7:0] == (8'h41 + (79 % 26)),
              "the 80th character was written at cell (col=79,row=0) with the correct ASCII code");

        // --- Backspace across a line boundary: cursor is at (0,1); a
        // backspace must move it to the end of the previous row, (79,0),
        // and issue a write clearing that cell to a space.
        send_command(4'b1000); // bit3 = backspace
        check(dut.cur_x == 7'd79 && dut.cur_y == 6'd0,
              "backspace at column 0 walks back onto the end of the previous row (79,0)");
        check(dut.ram_wr_data == 16'h0020 && dut.ram_wr_en == 1'b1,
              "backspace across a line boundary writes a blank space (0x0020) to the vacated cell");

        // --- Explicit newline command (REG_CMD bit1, independent of any
        // particular ASCII byte): from (79,0), newline must go to (0,1).
        send_command(4'b0010); // bit1 = newline
        check(dut.cur_x == 7'd0 && dut.cur_y == 6'd1,
              "explicit NEWLINE command moves to column 0 of the next row");

        // --- Bonus 2: software-assigned cursor position. The register path
        // (HDMI_icb_bus REG_CURSOR -> HDMI_top.cursor_valid/x/y) must place
        // the cursor at an arbitrary (col,row), clamped to the 80x45 grid.
        send_cursor(7'd50, 6'd10);
        check(dut.cur_x == 7'd50 && dut.cur_y == 6'd10,
              "REG_CURSOR-style write places the cursor at an arbitrary (50,10)");

        // Out-of-range cursor write must clamp to the last valid column/row
        // rather than wrapping or corrupting state.
        send_cursor(7'd120, 6'd60);
        check(dut.cur_x == 7'd79 && dut.cur_y == 6'd44,
              "an out-of-range REG_CURSOR write clamps to (79,44), the last valid cell");

        // --- Vertical wrap: force the cursor to the last row and confirm a
        // newline wraps back to row 0 (matching the horizontal wrap tested
        // above, but for the bottom of the screen).
        force dut.cur_y = 6'd44;
        #1;
        release dut.cur_y;
        send_command(4'b0010); // newline
        check(dut.cur_y == 6'd0, "newline issued on the last row (44) wraps back to row 0");

        // --- Re-triggering CLEAR: after normal operation, a clear command
        // must restart the CLEAR sweep and eventually re-home the cursor.
        send_command(4'b0001); // bit0 = clear
        #1;
        check(dut.op_state === 1'b1, "CLEAR command re-enters the OP_CLEAR sweep state");
        while (dut.op_state !== 1'b0) @(posedge cpu_clk);
        #1;
        check(dut.cur_x == 7'd0 && dut.cur_y == 6'd0,
              "after the second CLEAR sweep completes, cursor is re-homed at (0,0)");

        $display("--------------------------------------------------");
        if (errors == 0) begin
            $display("[PASS] TB4 (Cursor / terminal behaviour): ALL %0d CHECKS PASSED", checks);
            $finish(0);
        end else begin
            $display("[FAIL] TB4 (Cursor / terminal behaviour): %0d OF %0d CHECKS FAILED", errors, checks);
            $finish(1);
        end
    end

    initial begin
        #200000;
        $display("[FAIL] TB4: TIMEOUT - a wait condition was never satisfied");
        $finish(1);
    end

endmodule
