RTL = \
	rtl/sim/tb_fpga.v

INC_DIR = \
	rtl \
	rtl/sim

RTL_MACRO = \
	FPGA_SIM
