#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue May  3 19:53:30 2022
# Process ID: 13948
# Current directory: D:/project/project_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16288 D:\project\project_cpu\project_cpu.xpr
# Log file: D:/project/project_cpu/vivado.log
# Journal file: D:/project/project_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/project_cpu/project_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 788.895 ; gain = 128.516
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0_1.xci] -no_script -reset -force -quiet
remove_files  D:/project/project_cpu/project_cpu.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0_1.xci
remove_files  D:/project/project_cpu/project_cpu.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0_1.xci
WARNING: [Vivado 12-818] No files matched 'D:/project/project_cpu/project_cpu.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0_1.xci'
file delete -force D:/project/project_cpu/project_cpu.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0_1.xci
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v w ]
add_files D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v
update_compile_order -fileset sources_1
close [ open D:/project/project_cpu/project_cpu.srcs/sources_1/new/init.v w ]
add_files D:/project/project_cpu/project_cpu.srcs/sources_1/new/init.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/new/init.v] -no_script -reset -force -quiet
remove_files  D:/project/project_cpu/project_cpu.srcs/sources_1/new/init.v
file delete -force D:/project/project_cpu/project_cpu.srcs/sources_1/new/init.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orderadd
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dinaddr' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'dinaddr' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'dinaddr' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'c_order' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'order' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:55]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'wdata' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data1' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data1' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_ram' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'datatoreg' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.orderadd
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.375 ; gain = 17.840
INFO: [Common 17-206] Exiting Webtalk at Tue May  3 21:04:44 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 904.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 250 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 292
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 962.312 ; gain = 58.250
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 962.312 ; gain = 58.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 963.602 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orderadd
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dinaddr' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'dinaddr' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'dinaddr' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'c_order' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'order' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:55]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'wdata' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data1' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data1' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_ram' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'datatoreg' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.orderadd
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 963.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 270 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 295
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 963.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orderadd
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dinaddr' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'dinaddr' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'dinaddr' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'c_order' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'order' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:55]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'wdata' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data1' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data1' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data_ram' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'datatoreg' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.orderadd
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 963.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 270 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 295
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 963.602 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe' provided. It will be converted relative to IP Instance files '../../../../project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe' provided. It will be converted relative to IP Instance files '../../../../project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe' provided. It will be converted relative to IP Instance files '../../../../project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe'
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe}] [get_ips ram_code]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe' provided. It will be converted relative to IP Instance files 'ordertry.coe'
generate_target all [get_files  D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_code'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_code'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_code'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_code'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_code'...
export_ip_user_files -of_objects [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci] -no_script -sync -force -quiet
reset_run ram_code_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/project_cpu/project_cpu.runs/ram_code_synth_1

launch_runs -jobs 4 ram_code_synth_1
[Tue May  3 21:13:24 2022] Launched ram_code_synth_1...
Run output will be captured here: D:/project/project_cpu/project_cpu.runs/ram_code_synth_1/runme.log
export_simulation -of_objects [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci] -directory D:/project/project_cpu/project_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/project/project_cpu/project_cpu.ip_user_files -ipstatic_source_dir D:/project/project_cpu/project_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/project_cpu/project_cpu.cache/compile_simlib/modelsim} {questa=D:/project/project_cpu/project_cpu.cache/compile_simlib/questa} {riviera=D:/project/project_cpu/project_cpu.cache/compile_simlib/riviera} {activehdl=D:/project/project_cpu/project_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v] -no_script -reset -force -quiet
remove_files  D:/project/project_cpu/project_cpu.srcs/sources_1/new/orderadd.v
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe' provided. It will be converted relative to IP Instance files '../../../../project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe'
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dina' on this module [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 999.621 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 999.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 999.621 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 999.621 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 999.621 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 999.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 160 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 295
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 999.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wea is not permitted, left-hand side should be reg/integer/time/genvar [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wea is not permitted, left-hand side should be reg/integer/time/genvar [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:69]
ERROR: [VRFC 10-2865] module 'cpu_tb' ignored due to previous errors [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:23]
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 999.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 170 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 297
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 999.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 999.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 170 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 297
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 999.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 999.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 170 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 297
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 999.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 170 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 297
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1018.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 170 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 298
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1018.191 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe' provided. It will be converted relative to IP Instance files '../../../../project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe'
set_property -dict [list CONFIG.Coe_File {d:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe}] [get_ips ram_code]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ordertry.coe' provided. It will be converted relative to IP Instance files 'ordertry.coe'
generate_target all [get_files  D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_code'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_code'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_code'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_code'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_code'...
export_ip_user_files -of_objects [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci] -no_script -sync -force -quiet
reset_run ram_code_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/project_cpu/project_cpu.runs/ram_code_synth_1

launch_runs -jobs 4 ram_code_synth_1
[Tue May  3 21:48:32 2022] Launched ram_code_synth_1...
Run output will be captured here: D:/project/project_cpu/project_cpu.runs/ram_code_synth_1/runme.log
export_simulation -of_objects [get_files D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/ram_code.xci] -directory D:/project/project_cpu/project_cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/project/project_cpu/project_cpu.ip_user_files -ipstatic_source_dir D:/project/project_cpu/project_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/project_cpu/project_cpu.cache/compile_simlib/modelsim} {questa=D:/project/project_cpu/project_cpu.cache/compile_simlib/questa} {riviera=D:/project/project_cpu/project_cpu.cache/compile_simlib/riviera} {activehdl=D:/project/project_cpu/project_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/simulate.log"
reset_run ram_code_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  3 21:49:22 2022...
