INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_3/project_3.srcs/sources_1/new/bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_add1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_3/project_3.srcs/sources_1/new/bcd_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_3/project_3.srcs/sources_1/new/fa_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_3/project_3.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_3/project_3.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/project_3/project_3.srcs/sim_1/new/tb_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bcd
