5 10 181 2 *
8 /home/bryce3/trevorw/covered/diags/verilog -t main -vcd op_assign1.vcd -o op_assign1.cdd -v op_assign1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" op_assign1.v 1 74 1
2 1 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 10 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 3 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 4 20 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 5 25 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 6 30 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u5
2 7 35 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u6
2 8 40 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u7
2 9 45 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 10 50 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u9
2 11 55 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u10
2 12 60 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u11
1 a 3 87000a 1 0 3 0 4 17 0 f 2 0 0
1 b 3 87000d 1 0 3 0 4 17 0 f e 0 0
1 c 3 870010 1 0 3 0 4 17 0 f 2 1 0
1 d 3 870013 1 0 3 0 4 17 0 f 1 2 0
1 e 3 870016 1 0 3 0 4 17 0 f 0 2 0
1 f 3 870019 1 0 3 0 4 17 0 f 4 1 0
1 g 3 87001c 1 0 3 0 4 17 0 f 2 8 0
1 h 3 87001f 1 0 3 0 4 17 0 f 4 1 0
1 i 3 870022 1 0 3 0 4 17 0 f 6 0 0
1 j 3 870025 1 0 3 0 4 17 0 f 0 d 0
1 k 3 870028 1 0 3 0 4 17 0 f 2 0 0
1 l 3 87002b 1 0 3 0 4 17 0 f 1 2 0
4 1 1 0 0
4 2 1 0 0
4 3 1 0 0
4 4 1 0 0
4 5 1 0 0
4 6 1 0 0
4 7 1 0 0
4 8 1 0 0
4 9 1 0 0
4 10 1 0 0
4 11 1 0 0
4 12 1 0 0
3 1 main.$u0 "main.$u0" op_assign1.v 0 8 1
2 13 6 50005 1 0 1004 0 0 32 48 0 0
2 14 6 10001 0 1 1410 0 0 4 1 a
2 15 6 10005 1 37 16 13 14
2 16 7 60006 1 0 1008 0 0 32 48 2 0
2 17 7 10001 1 1 1414 0 0 4 1 a
2 18 7 10006 1 5c 109a 16 17 32 18 0 ffffffff fffffffd 2 0 0
4 18 0 0 0
4 15 11 18 18
3 1 main.$u1 "main.$u1" op_assign1.v 0 13 1
2 19 11 50005 1 0 1004 0 0 32 48 0 0
2 20 11 10001 0 1 1410 0 0 4 1 b
2 21 11 10005 1 37 16 19 20
2 22 12 60006 1 0 1008 0 0 32 48 2 0
2 23 12 10001 1 1 1414 0 0 4 1 b
2 24 12 10006 1 5d 109a 22 23 32 18 0 ffffffff fffffffd 2 0 0
4 24 0 0 0
4 21 11 24 24
3 1 main.$u2 "main.$u2" op_assign1.v 0 18 1
2 25 16 50005 1 0 1008 0 0 32 48 1 0
2 26 16 10001 0 1 1410 0 0 4 1 c
2 27 16 10005 1 37 1a 25 26
2 28 17 60006 1 0 1008 0 0 32 48 2 0
2 29 17 10001 1 1 1418 0 0 4 1 c
2 30 17 10006 1 5e 121a 28 29 32 18 0 ffffffff fffffffd 2 0 0
4 30 0 0 0
4 27 11 30 30
3 1 main.$u3 "main.$u3" op_assign1.v 0 23 1
2 31 21 50005 1 0 1008 0 0 32 48 2 0
2 32 21 10001 0 1 1410 0 0 4 1 d
2 33 21 10005 1 37 1a 31 32
2 34 22 60006 1 0 1008 0 0 32 48 2 0
2 35 22 10001 1 1 1418 0 0 4 1 d
2 36 22 10006 1 5f 121a 34 35 32 18 0 ffffffff fffffffe 1 0 0
4 36 0 0 0
4 33 11 36 36
3 1 main.$u4 "main.$u4" op_assign1.v 0 28 1
2 37 26 50005 1 0 1008 0 0 32 48 2 0
2 38 26 10001 0 1 1410 0 0 4 1 e
2 39 26 10005 1 37 1a 37 38
2 40 27 60006 1 0 1008 0 0 32 48 2 0
2 41 27 10001 1 1 1418 0 0 4 1 e
2 42 27 10006 1 60 1216 40 41 32 18 0 ffffffff ffffffff 0 0 0
4 42 0 0 0
4 39 11 42 42
3 1 main.$u5 "main.$u5" op_assign1.v 0 33 1
2 43 31 50005 1 0 1008 0 0 32 48 1 0
2 44 31 10001 0 1 1410 0 0 4 1 f
2 45 31 10005 1 37 1a 43 44
2 46 32 70007 1 0 1008 0 0 32 48 2 0
2 47 32 10001 1 1 1418 0 0 4 1 f
2 48 32 10007 1 64 121a 46 47 32 18 0 ffffffff fffffffb 4 0 0
4 48 0 0 0
4 45 11 48 48
3 1 main.$u6 "main.$u6" op_assign1.v 0 38 1
2 49 36 50005 1 0 1008 0 0 32 48 8 0
2 50 36 10001 0 1 1410 0 0 4 1 g
2 51 36 10005 1 37 1a 49 50
2 52 37 70007 1 0 1008 0 0 32 48 2 0
2 53 37 10001 1 1 1418 0 0 4 1 g
2 54 37 10007 1 65 121a 52 53 32 18 0 ffffffff fffffffd 2 0 0
4 54 0 0 0
4 51 11 54 54
3 1 main.$u7 "main.$u7" op_assign1.v 0 43 1
2 55 41 50005 1 0 1008 0 0 32 48 1 0
2 56 41 10001 0 1 1410 0 0 4 1 h
2 57 41 10005 1 37 1a 55 56
2 58 42 80008 1 0 1008 0 0 32 48 2 0
2 59 42 10001 1 1 1418 0 0 4 1 h
2 60 42 10008 1 66 121a 58 59 32 18 0 ffffffff fffffffb 4 0 0
4 60 0 0 0
4 57 11 60 60
3 1 main.$u8 "main.$u8" op_assign1.v 0 48 1
2 61 46 50005 1 0 1008 0 0 32 48 8 0
2 62 46 10001 0 1 1410 0 0 4 1 i
2 63 46 10005 1 37 1a 61 62
2 64 47 80008 1 0 1008 0 0 32 48 2 0
2 65 47 10001 1 1 1418 0 0 4 1 i
2 66 47 10008 1 67 121a 64 65 32 18 0 ffffffff 1 fffffffe 0 0
4 66 0 0 0
4 63 11 66 66
3 1 main.$u9 "main.$u9" op_assign1.v 0 53 1
2 67 51 50006 1 0 1008 0 0 32 48 f 0
2 68 51 10001 0 1 1410 0 0 4 1 j
2 69 51 10006 1 37 1a 67 68
2 70 52 60006 1 0 1008 0 0 32 48 2 0
2 71 52 10001 1 1 1418 0 0 4 1 j
2 72 52 10006 1 61 121a 70 71 32 18 0 ffffffff fffffff0 fffffffd 2 0
4 72 0 0 0
4 69 11 72 72
3 1 main.$u10 "main.$u10" op_assign1.v 0 58 1
2 73 56 50005 1 0 1004 0 0 32 48 0 0
2 74 56 10001 0 1 1410 0 0 4 1 k
2 75 56 10005 1 37 16 73 74
2 76 57 60006 1 0 1008 0 0 32 48 2 0
2 77 57 10001 1 1 1414 0 0 4 1 k
2 78 57 10006 1 62 109a 76 77 32 18 0 ffffffff 0 2 fffffffd 0
4 78 0 0 0
4 75 11 78 78
3 1 main.$u11 "main.$u11" op_assign1.v 0 63 1
2 79 61 50005 1 0 1008 0 0 32 48 2 0
2 80 61 10001 0 1 1410 0 0 4 1 l
2 81 61 10005 1 37 1a 79 80
2 82 62 60006 1 0 1008 0 0 32 48 3 0
2 83 62 10001 1 1 1418 0 0 4 1 l
2 84 62 10006 1 63 121a 82 83 32 18 0 ffffffff fffffffc 1 0 2
4 84 0 0 0
4 81 11 84 84
3 1 main.$u12 "main.$u12" op_assign1.v 0 72 1
