
---------- Begin Simulation Statistics ----------
final_tick                                 3091552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     31                       # Simulator instruction rate (inst/s)
host_mem_usage                                5458912                       # Number of bytes of host memory used
host_op_rate                                       33                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2382.60                       # Real time elapsed on the host
host_tick_rate                                1291969                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       74943                       # Number of instructions simulated
sim_ops                                         77699                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003078                       # Number of seconds simulated
sim_ticks                                  3078243125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.931407                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    8849                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11211                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 80                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               865                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10096                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                130                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             310                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              180                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13092                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     976                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          149                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       70660                       # Number of instructions committed
system.cpu.committedOps                         72923                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.564082                       # CPI: cycles per instruction
system.cpu.discardedOps                          2335                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              45747                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              7311                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            16699                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          106441                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.280577                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       19                       # number of quiesce instructions executed
system.cpu.numCycles                           251838                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        19                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   49823     68.32%     68.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                    114      0.16%     68.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                   5831      8.00%     76.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 17155     23.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    72923                       # Class of committed instruction
system.cpu.quiesceCycles                      4673351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          145397                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          266                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3372                       # Transaction distribution
system.membus.trans_dist::ReadResp               3875                       # Transaction distribution
system.membus.trans_dist::WriteReq               3597                       # Transaction distribution
system.membus.trans_dist::WriteResp              3597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict              245                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            20                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         6669                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6669                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         1212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        13338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        13338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         3740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       426672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       426672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  461324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20838                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002879                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053584                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20778     99.71%     99.71% # Request fanout histogram
system.membus.snoop_fanout::1                      60      0.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               20838                       # Request fanout histogram
system.membus.reqLayer6.occupancy            37039727                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              603375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1122015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              119750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             545605                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           22582850                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            2449500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     42580132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total     63870199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2     21290066                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma     42580132                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total     63870199                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2     63870199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma     63870199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    127740397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        22528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        22528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        22791                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        22791                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port         8204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        12300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port         4100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total         8196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.convolution1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        90638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio           28                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       131208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       196744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        65572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       131108                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.convolution1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      1443156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          119234875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    107797391                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy     91143000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     15967550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     37257616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     21290066                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     15967550                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     37257616                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     21290066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     37257616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     15967550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     74515232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     15967550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     37257616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       53225166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     15967550                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      5490145                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      21457694                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     15967550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     53225166                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      5490145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      74682860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         3341                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         3341                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         3328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         3328                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2054                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]            2                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        13338                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        65672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]           36                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       426672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         8615                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         8615    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         8615                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     22760500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     20027000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      4383040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      4579648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       131072                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65672                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       196744                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1095760                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1101904                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        32768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2054                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        34822                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1423877134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution1_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1487747333                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42580132                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     21334247                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     63914380                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1466457267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     42624314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution1_dma     21290066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     21290066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1551661713                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       327680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total        67584                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        53248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     85160265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    106450331                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     63870199                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     42580132                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    106450331                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     21290066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    149030464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma     42580132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    212900662                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1      1167392                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total      1298464                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1        65536                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma        65572                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       131108                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1       291848                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total       295944                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        16384                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         2050                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        18434                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1    379239700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix1_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix2_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total    421819833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     21290066                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     21301761                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     42591827                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1    400529766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     21301761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix1_dma     21290066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix2_dma     21290066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total    464411660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     63210082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      5322517                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     68532598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     26612583                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     21290066                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     47902649                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     89822665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     26612583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total    116435247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     82519798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total    103809864                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     21290066                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     42580132                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     63870199                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0    103809864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     42580132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     21290066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    167680063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma         2048                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total     42580132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1     21290066                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     21290066                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total     42580132                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1     42580132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     42580132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total     85160265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        30976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        32256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        30976                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        30976                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          484                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          504                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10062883                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       415822                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10478704                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10062883                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10062883                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10062883                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       415822                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10478704                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma           36                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             214896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          213312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3333                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        44181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma        11695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma     21290066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      5490145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            395031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              69811250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         103955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21290066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      5322517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma     21290066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma     21290066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69296671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         103955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     21290066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21334247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma        11695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      5322517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     21290066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma     21290066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma     42580132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      5490145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           395031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139107921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples       998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples      2032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        19.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004411048000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           37                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           37                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3452                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3360                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3333                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3333                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              192                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    106603540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               193176040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32323.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58573.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3086                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3359                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3333                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    903.247863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   783.715462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.120177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           26      5.56%      5.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           14      2.99%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            6      1.28%      9.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      2.14%     11.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      1.28%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      1.50%     14.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      2.56%     17.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.92%     19.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          378     80.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          468                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      91.432432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    281.629834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             33     89.19%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      2.70%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1007            1      2.70%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1008-1023            2      5.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            37                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      89.675676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.016398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    179.793717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             26     70.27%     70.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      8.11%     78.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      5.41%     83.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      2.70%     86.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      2.70%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      2.70%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      2.70%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      2.70%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      2.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            37                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 211072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  212352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  214896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               213312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        68.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     69.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3077495000                       # Total gap between requests
system.mem_ctrls.avgGap                     459808.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma        63872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 20957408.944103464484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 20749498.141086567193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 20957408.944103464484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 5490144.642165001482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 395030.525732108974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 103955.401508449722                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21290066.228930503130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 5010650.352707277052                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 21290066.228930503130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 21290066.228930503130                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           19                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            5                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59193505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma     58872545                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma     57352940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16645780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1111270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5709073000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    954609250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     56211500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   1180776000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  11267575375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57806.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma         0.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma         0.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     57492.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     56008.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62814.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58487.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1141814600.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    932235.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    219576.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1153101.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma  11003491.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2812121875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    166530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    100045625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  38                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            19                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     153729072.368421                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    375831337.947697                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       580875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545268875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              19                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       170700125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2920852375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        31835                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            31835                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        31835                       # number of overall hits
system.cpu.icache.overall_hits::total           31835                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          484                       # number of overall misses
system.cpu.icache.overall_misses::total           484                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21016875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21016875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21016875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21016875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        32319                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        32319                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        32319                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        32319                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014976                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014976                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014976                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014976                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43423.295455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43423.295455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43423.295455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43423.295455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20261375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20261375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20261375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20261375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014976                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014976                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014976                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014976                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41862.345041                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41862.345041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41862.345041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41862.345041                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        31835                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           31835                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           484                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21016875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21016875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        32319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        32319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014976                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014976                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43423.295455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43423.295455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20261375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20261375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014976                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014976                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41862.345041                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41862.345041                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           305.990861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               245                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.338776                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   305.990861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.597638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.597638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             65121                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            65121                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9661                       # number of overall hits
system.cpu.dcache.overall_hits::total            9661                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           44                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           44                       # number of overall misses
system.cpu.dcache.overall_misses::total            44                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2993125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2993125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2993125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2993125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9705                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004534                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004534                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68025.568182                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68025.568182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68025.568182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68025.568182                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           39                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          300                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          300                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2606250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2606250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2606250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2606250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data       670500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       670500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004019                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004019                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004019                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004019                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66826.923077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66826.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66826.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66826.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2235                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2235                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       900625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       900625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45031.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45031.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           31                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           31                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       871375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       871375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data       670500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total       670500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003241                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43568.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43568.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21629.032258                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21629.032258                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           24                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2092500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2092500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87187.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87187.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           19                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          269                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          269                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1734875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1734875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91309.210526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91309.210526                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         6669                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         6669                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     70646875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     70646875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10593.323587                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10593.323587                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         1040                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         1040                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         5629                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         5629                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     68154352                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     68154352                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12107.719311                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12107.719311                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           125.996382                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  61                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.200000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   125.996382                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.246087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.246087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             92211                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            92211                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3091552500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3091615625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     31                       # Simulator instruction rate (inst/s)
host_mem_usage                                5458912                       # Number of bytes of host memory used
host_op_rate                                       33                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2382.76                       # Real time elapsed on the host
host_tick_rate                                1291907                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       74952                       # Number of instructions simulated
sim_ops                                         77714                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003078                       # Number of seconds simulated
sim_ticks                                  3078306250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.919208                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    8850                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11214                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 81                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               867                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10097                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                130                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             311                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              181                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13098                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     979                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          149                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       70669                       # Number of instructions committed
system.cpu.committedOps                         72938                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.565057                       # CPI: cycles per instruction
system.cpu.discardedOps                          2340                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              45761                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              7312                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            16700                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          106498                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.280500                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       19                       # number of quiesce instructions executed
system.cpu.numCycles                           251939                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        19                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   49831     68.32%     68.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                    114      0.16%     68.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                   5837      8.00%     76.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 17155     23.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    72938                       # Class of committed instruction
system.cpu.quiesceCycles                      4673351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          145441                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14114                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3372                       # Transaction distribution
system.membus.trans_dist::ReadResp               3876                       # Transaction distribution
system.membus.trans_dist::WriteReq               3597                       # Transaction distribution
system.membus.trans_dist::WriteResp              3597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WriteClean                4                       # Transaction distribution
system.membus.trans_dist::CleanEvict              246                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            20                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         6669                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6669                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         1214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        14021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        13338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        13338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        30976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        30976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave          676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         3740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       426672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       426672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  461388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20838                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002879                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053584                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20778     99.71%     99.71% # Request fanout histogram
system.membus.snoop_fanout::1                      60      0.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               20838                       # Request fanout histogram
system.membus.reqLayer6.occupancy            37039727                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              603375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1123265                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              119750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             545605                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           22582850                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            2454500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     42579259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total     63868889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2     21289630                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma     42579259                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total     63868889                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2     63868889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma     63868889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    127737778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        22528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        22528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        22791                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        22791                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          476                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port         8204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        12300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port         4100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total         8196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.convolution1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        90638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           56                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio           28                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          676                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       131208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       196744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        65572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       131108                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.convolution1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      1443156                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          119234875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              3.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    107797391                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy     91143000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     15967222                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     37256852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     21289630                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     15967222                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     37256852                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     21289630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     37256852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     15967222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     74513704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     15967222                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     37256852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       53224074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     15967222                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      5490032                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      21457254                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     15967222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     53224074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      5490032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      74681328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         3341                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         3341                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         3328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         3328                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2054                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]            2                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        13338                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        65672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]           36                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       426672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         8615                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         8615    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         8615                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     22760500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     20027000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      4383040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      4579648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       131072                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65672                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       196744                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1095760                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1101904                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        32768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2054                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        34822                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1423847936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution1_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1487716825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42579259                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     21333810                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     63913069                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1466427195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     42623439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution1_dma     21289630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     21289630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1551629894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       327680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total        67584                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        49152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        53248                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     85158519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    106448148                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     63868889                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     42579259                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    106448148                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     21289630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    149027408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma     42579259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    212896296                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1      1167392                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total      1298464                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1        65536                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma        65572                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       131108                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1       291848                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total       295944                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        16384                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         2050                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        18434                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1    379231923                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix1_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix2_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total    421811183                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     21289630                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     21301324                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     42590954                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1    400521553                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     21301324                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix1_dma     21289630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix2_dma     21289630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total    464402137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     63208786                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      5322407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     68531193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     26612037                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     21289630                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     47901667                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     89820823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     26612037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total    116432860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     82518106                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total    103807735                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     21289630                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     42579259                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     63868889                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0    103807735                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     42579259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     21289630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    167676624                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma         2048                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total     42579259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1     21289630                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     21289630                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total     42579259                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1     42579259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     42579259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total     85158519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        30976                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        32256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        30976                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        30976                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          484                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          504                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10062677                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       415813                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10478490                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10062677                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10062677                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10062677                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       415813                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10478490                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma           36                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             214896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          213312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3333                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        44180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma        11695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma     21289630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      5490032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            395022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              69809818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         103953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     21289630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      5322407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma     21289630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma     21289630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69295250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         103953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     21289630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21333810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma        11695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      5322407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     21289630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma     21289630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma     42579259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      5490032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           395022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139105068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples       998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples      2032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        19.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004411048000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           37                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           37                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3452                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3360                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3333                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3333                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              192                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    106603540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               193176040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32323.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58573.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3086                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3359                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3333                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    903.247863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   783.715462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.120177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           26      5.56%      5.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           14      2.99%      8.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            6      1.28%      9.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      2.14%     11.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      1.28%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      1.50%     14.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      2.56%     17.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.92%     19.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          378     80.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          468                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      91.432432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    281.629834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             33     89.19%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      2.70%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1007            1      2.70%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1008-1023            2      5.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            37                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      89.675676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.016398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    179.793717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             26     70.27%     70.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      8.11%     78.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      5.41%     83.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      2.70%     86.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      2.70%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      2.70%     91.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      2.70%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      2.70%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      2.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            37                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 211072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  212352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  214896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               213312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        68.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        68.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     69.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3077495000                       # Total gap between requests
system.mem_ctrls.avgGap                     459808.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma        63872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         1216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks          320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 20956979.182951662689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 20749072.643438253552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 20956979.182951662689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 5490032.059025965631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 395022.425075477746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 103953.269756704671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 21289629.646173119545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 5010547.602273165248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 21289629.646173119545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 21289629.646173119545                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           19                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            5                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59193505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma     58872545                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma     57352940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16645780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1111270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5709073000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    954609250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     56211500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma   1180776000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  11267575375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57806.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma         0.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma         0.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     57492.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     56008.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62814.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58487.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1141814600.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    932235.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    219576.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1153101.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma  11003491.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2812121875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    166530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    100108750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  38                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            19                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     153729072.368421                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    375831337.947697                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       580875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545268875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              19                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       170763250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2920852375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        31849                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            31849                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        31849                       # number of overall hits
system.cpu.icache.overall_hits::total           31849                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          484                       # number of overall misses
system.cpu.icache.overall_misses::total           484                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     21060625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21060625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     21060625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21060625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        32333                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        32333                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        32333                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        32333                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014969                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014969                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014969                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014969                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43513.688017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43513.688017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43513.688017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43513.688017                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20303375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20303375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20303375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20303375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014969                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014969                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014969                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014969                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41949.121901                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41949.121901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41949.121901                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41949.121901                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        31849                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           31849                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           484                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     21060625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21060625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        32333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        32333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014969                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014969                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43513.688017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43513.688017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20303375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20303375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014969                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014969                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41949.121901                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41949.121901                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           305.992297                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               34040                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               622                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.726688                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   305.992297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.597641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.597641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             65150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            65150                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9668                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9668                       # number of overall hits
system.cpu.dcache.overall_hits::total            9668                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           44                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           44                       # number of overall misses
system.cpu.dcache.overall_misses::total            44                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2993125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2993125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2993125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2993125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9712                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9712                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9712                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68025.568182                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68025.568182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68025.568182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68025.568182                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           39                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          300                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          300                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2606250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2606250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2606250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2606250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data       670500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       670500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004016                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66826.923077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66826.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66826.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66826.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data         2235                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total         2235                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      1                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       900625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       900625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45031.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45031.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           31                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           31                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       871375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       871375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data       670500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total       670500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43568.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43568.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21629.032258                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21629.032258                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           24                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2092500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2092500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87187.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87187.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           19                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          269                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          269                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1734875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1734875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91309.210526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91309.210526                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         6669                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         6669                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     70646875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     70646875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10593.323587                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10593.323587                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         1040                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         1040                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         5629                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         5629                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     68154352                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     68154352                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12107.719311                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12107.719311                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           125.996525                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11293                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               138                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.833333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   125.996525                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.246087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.246087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             92239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            92239                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3091615625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
