Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Sep 19 08:32:28 2019
| Host         : deepraj-Aurora-R4 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file rotate_fpga_timing_summary_routed.rpt -warn_on_violation -rpx rotate_fpga_timing_summary_routed.rpx
| Design       : rotate_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.259        0.000                      0                  108        0.179        0.000                      0                  108        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.259        0.000                      0                  108        0.179        0.000                      0                  108        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 delay_counter_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/counter_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 1.396ns (37.278%)  route 2.349ns (62.722%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDPE                                         r  delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDPE (Prop_fdpe_C_Q)         0.518     5.660 r  delay_counter_reg[10]/Q
                         net (fo=3, routed)           0.851     6.511    delay_counter_reg[10]
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.635 r  u_uart_wrapper2_i_2/O
                         net (fo=3, routed)           0.458     7.092    u_uart_wrapper2_i_2_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  u_uart_wrapper2_i_1/O
                         net (fo=5, routed)           0.526     7.742    u_uart_wrapper2/uart/uart_tx_i/out
    SLICE_X6Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.866 r  u_uart_wrapper2/uart/uart_tx_i/state_d[0]_i_2/O
                         net (fo=1, routed)           0.000     7.866    u_uart_wrapper2/uart/uart_tx_i/state_d[0]_i_2_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I0_O)      0.209     8.075 r  u_uart_wrapper2/uart/uart_tx_i/state_d_reg[0]_i_1/O
                         net (fo=5, routed)           0.515     8.590    u_uart_wrapper2/uart/uart_tx_i/state_d_reg[0]
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.297     8.887 r  u_uart_wrapper2/uart/uart_tx_i/counter_d[1]_i_1/O
                         net (fo=1, routed)           0.000     8.887    u_uart_wrapper2/uart_n_5
    SLICE_X6Y62          FDRE                                         r  u_uart_wrapper2/counter_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    u_uart_wrapper2/CLK
    SLICE_X6Y62          FDRE                                         r  u_uart_wrapper2/counter_d_reg[1]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.079    15.146    u_uart_wrapper2/counter_d_reg[1]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 delay_counter_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/state_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.099ns (31.739%)  route 2.364ns (68.261%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDPE                                         r  delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDPE (Prop_fdpe_C_Q)         0.518     5.660 r  delay_counter_reg[10]/Q
                         net (fo=3, routed)           0.851     6.511    delay_counter_reg[10]
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.635 r  u_uart_wrapper2_i_2/O
                         net (fo=3, routed)           0.458     7.092    u_uart_wrapper2_i_2_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  u_uart_wrapper2_i_1/O
                         net (fo=5, routed)           0.526     7.742    u_uart_wrapper2/uart/uart_tx_i/out
    SLICE_X6Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.866 r  u_uart_wrapper2/uart/uart_tx_i/state_d[0]_i_2/O
                         net (fo=1, routed)           0.000     7.866    u_uart_wrapper2/uart/uart_tx_i/state_d[0]_i_2_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I0_O)      0.209     8.075 r  u_uart_wrapper2/uart/uart_tx_i/state_d_reg[0]_i_1/O
                         net (fo=5, routed)           0.529     8.604    u_uart_wrapper2/uart_n_4
    SLICE_X6Y61          FDRE                                         r  u_uart_wrapper2/state_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    u_uart_wrapper2/CLK
    SLICE_X6Y61          FDRE                                         r  u_uart_wrapper2/state_d_reg[0]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)       -0.204    14.864    u_uart_wrapper2/state_d_reg[0]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 delay_counter_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/counter_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.396ns (37.448%)  route 2.332ns (62.552%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDPE                                         r  delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDPE (Prop_fdpe_C_Q)         0.518     5.660 r  delay_counter_reg[10]/Q
                         net (fo=3, routed)           0.851     6.511    delay_counter_reg[10]
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.635 r  u_uart_wrapper2_i_2/O
                         net (fo=3, routed)           0.458     7.092    u_uart_wrapper2_i_2_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  u_uart_wrapper2_i_1/O
                         net (fo=5, routed)           0.526     7.742    u_uart_wrapper2/uart/uart_tx_i/out
    SLICE_X6Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.866 r  u_uart_wrapper2/uart/uart_tx_i/state_d[0]_i_2/O
                         net (fo=1, routed)           0.000     7.866    u_uart_wrapper2/uart/uart_tx_i/state_d[0]_i_2_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I0_O)      0.209     8.075 r  u_uart_wrapper2/uart/uart_tx_i/state_d_reg[0]_i_1/O
                         net (fo=5, routed)           0.498     8.573    u_uart_wrapper2/uart/uart_tx_i/state_d_reg[0]
    SLICE_X6Y62          LUT6 (Prop_lut6_I1_O)        0.297     8.870 r  u_uart_wrapper2/uart/uart_tx_i/counter_d[0]_i_1/O
                         net (fo=1, routed)           0.000     8.870    u_uart_wrapper2/uart_n_3
    SLICE_X6Y62          FDRE                                         r  u_uart_wrapper2/counter_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    u_uart_wrapper2/CLK
    SLICE_X6Y62          FDRE                                         r  u_uart_wrapper2/counter_d_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.079    15.146    u_uart_wrapper2/counter_d_reg[0]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 delay_counter_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.396ns (38.980%)  route 2.185ns (61.020%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDPE                                         r  delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDPE (Prop_fdpe_C_Q)         0.518     5.660 r  delay_counter_reg[10]/Q
                         net (fo=3, routed)           0.851     6.511    delay_counter_reg[10]
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.635 r  u_uart_wrapper2_i_2/O
                         net (fo=3, routed)           0.458     7.092    u_uart_wrapper2_i_2_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  u_uart_wrapper2_i_1/O
                         net (fo=5, routed)           0.526     7.742    u_uart_wrapper2/uart/uart_tx_i/out
    SLICE_X6Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.866 r  u_uart_wrapper2/uart/uart_tx_i/state_d[0]_i_2/O
                         net (fo=1, routed)           0.000     7.866    u_uart_wrapper2/uart/uart_tx_i/state_d[0]_i_2_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I0_O)      0.209     8.075 r  u_uart_wrapper2/uart/uart_tx_i/state_d_reg[0]_i_1/O
                         net (fo=5, routed)           0.351     8.426    u_uart_wrapper2/uart/uart_tx_i/state_d_reg[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I2_O)        0.297     8.723 r  u_uart_wrapper2/uart/uart_tx_i//FSM_sequential_tx_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000     8.723    u_uart_wrapper2/uart/uart_tx_i//FSM_sequential_tx_pstate[0]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    u_uart_wrapper2/uart/uart_tx_i/CLK
    SLICE_X4Y62          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)        0.029    15.096    u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 delay_counter_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 1.396ns (39.013%)  route 2.182ns (60.987%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDPE                                         r  delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDPE (Prop_fdpe_C_Q)         0.518     5.660 f  delay_counter_reg[10]/Q
                         net (fo=3, routed)           0.851     6.511    delay_counter_reg[10]
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.124     6.635 f  u_uart_wrapper2_i_2/O
                         net (fo=3, routed)           0.458     7.092    u_uart_wrapper2_i_2_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.216 f  u_uart_wrapper2_i_1/O
                         net (fo=5, routed)           0.526     7.742    u_uart_wrapper2/uart/uart_tx_i/out
    SLICE_X6Y62          LUT5 (Prop_lut5_I4_O)        0.124     7.866 f  u_uart_wrapper2/uart/uart_tx_i/state_d[0]_i_2/O
                         net (fo=1, routed)           0.000     7.866    u_uart_wrapper2/uart/uart_tx_i/state_d[0]_i_2_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I0_O)      0.209     8.075 f  u_uart_wrapper2/uart/uart_tx_i/state_d_reg[0]_i_1/O
                         net (fo=5, routed)           0.348     8.423    u_uart_wrapper2/uart/uart_tx_i/state_d_reg[0]
    SLICE_X4Y62          LUT6 (Prop_lut6_I4_O)        0.297     8.720 r  u_uart_wrapper2/uart/uart_tx_i//FSM_sequential_tx_pstate[2]_i_1/O
                         net (fo=1, routed)           0.000     8.720    u_uart_wrapper2/uart/uart_tx_i//FSM_sequential_tx_pstate[2]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    u_uart_wrapper2/uart/uart_tx_i/CLK
    SLICE_X4Y62          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[2]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)        0.031    15.098    u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 delay_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.999ns (30.960%)  route 2.228ns (69.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.518     5.660 f  delay_counter_reg[4]/Q
                         net (fo=3, routed)           0.820     6.480    delay_counter_reg[4]
    SLICE_X3Y62          LUT3 (Prop_lut3_I0_O)        0.154     6.634 r  delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.991     7.625    delay_counter[0]_i_3_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.327     7.952 r  delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.416     8.369    delay_counter[0]_i_1_n_0
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[4]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y63          FDPE (Setup_fdpe_C_CE)      -0.169    14.938    delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 delay_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.999ns (30.960%)  route 2.228ns (69.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.518     5.660 f  delay_counter_reg[4]/Q
                         net (fo=3, routed)           0.820     6.480    delay_counter_reg[4]
    SLICE_X3Y62          LUT3 (Prop_lut3_I0_O)        0.154     6.634 r  delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.991     7.625    delay_counter[0]_i_3_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.327     7.952 r  delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.416     8.369    delay_counter[0]_i_1_n_0
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[5]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y63          FDPE (Setup_fdpe_C_CE)      -0.169    14.938    delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 delay_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.999ns (30.960%)  route 2.228ns (69.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.518     5.660 f  delay_counter_reg[4]/Q
                         net (fo=3, routed)           0.820     6.480    delay_counter_reg[4]
    SLICE_X3Y62          LUT3 (Prop_lut3_I0_O)        0.154     6.634 r  delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.991     7.625    delay_counter[0]_i_3_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.327     7.952 r  delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.416     8.369    delay_counter[0]_i_1_n_0
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[6]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y63          FDPE (Setup_fdpe_C_CE)      -0.169    14.938    delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 delay_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.999ns (30.960%)  route 2.228ns (69.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.518     5.660 f  delay_counter_reg[4]/Q
                         net (fo=3, routed)           0.820     6.480    delay_counter_reg[4]
    SLICE_X3Y62          LUT3 (Prop_lut3_I0_O)        0.154     6.634 r  delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.991     7.625    delay_counter[0]_i_3_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.327     7.952 r  delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.416     8.369    delay_counter[0]_i_1_n_0
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[7]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X2Y63          FDPE (Setup_fdpe_C_CE)      -0.169    14.938    delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 delay_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_counter_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.999ns (31.420%)  route 2.181ns (68.580%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDPE                                         r  delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDPE (Prop_fdpe_C_Q)         0.518     5.660 f  delay_counter_reg[4]/Q
                         net (fo=3, routed)           0.820     6.480    delay_counter_reg[4]
    SLICE_X3Y62          LUT3 (Prop_lut3_I0_O)        0.154     6.634 r  delay_counter[0]_i_3/O
                         net (fo=1, routed)           0.991     7.625    delay_counter[0]_i_3_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.327     7.952 r  delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.369     8.321    delay_counter[0]_i_1_n_0
    SLICE_X2Y65          FDPE                                         r  delay_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503    14.844    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y65          FDPE                                         r  delay_counter_reg[12]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y65          FDPE (Setup_fdpe_C_CE)      -0.169    14.912    delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  6.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_uart_wrapper2/tx_data_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.587     1.470    u_uart_wrapper2/CLK
    SLICE_X6Y63          FDRE                                         r  u_uart_wrapper2/tx_data_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  u_uart_wrapper2/tx_data_d_reg[5]/Q
                         net (fo=1, routed)           0.101     1.735    u_uart_wrapper2/uart/uart_tx_i/tx_data_d_reg[7][5]
    SLICE_X5Y63          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    u_uart_wrapper2/uart/uart_tx_i/CLK
    SLICE_X5Y63          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.071     1.556    u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_debounced_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/uart_rx_i/DATA_VLD_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    u_uart_wrapper2/uart/CLK
    SLICE_X0Y66          FDSE                                         r  u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDSE (Prop_fdse_C_Q)         0.141     1.612 r  u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_debounced_reg/Q
                         net (fo=2, routed)           0.099     1.711    u_uart_wrapper2/uart/uart_rx_i/uart_rxd_debounced
    SLICE_X1Y66          LUT4 (Prop_lut4_I3_O)        0.045     1.756 r  u_uart_wrapper2/uart/uart_rx_i/DATA_VLD_i_1/O
                         net (fo=1, routed)           0.000     1.756    u_uart_wrapper2/uart/uart_rx_i/DATA_VLD_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  u_uart_wrapper2/uart/uart_rx_i/DATA_VLD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    u_uart_wrapper2/uart/uart_rx_i/CLK
    SLICE_X1Y66          FDRE                                         r  u_uart_wrapper2/uart/uart_rx_i/DATA_VLD_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092     1.576    u_uart_wrapper2/uart/uart_rx_i/DATA_VLD_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_uart_wrapper2/tx_data_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.587     1.470    u_uart_wrapper2/CLK
    SLICE_X7Y63          FDRE                                         r  u_uart_wrapper2/tx_data_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u_uart_wrapper2/tx_data_d_reg[1]/Q
                         net (fo=1, routed)           0.127     1.738    u_uart_wrapper2/uart/uart_tx_i/tx_data_d_reg[7][1]
    SLICE_X5Y63          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    u_uart_wrapper2/uart/uart_tx_i/CLK
    SLICE_X5Y63          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.055     1.540    u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_uart_wrapper2/uart/uart_tx_i/tx_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/uart_tx_i/tx_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.586     1.469    u_uart_wrapper2/uart/uart_tx_i/CLK
    SLICE_X5Y66          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/tx_ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  u_uart_wrapper2/uart/uart_tx_i/tx_ticks_reg[0]/Q
                         net (fo=5, routed)           0.120     1.730    u_uart_wrapper2/uart/uart_tx_i/tx_ticks[0]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  u_uart_wrapper2/uart/uart_tx_i/tx_clk_en0/O
                         net (fo=1, routed)           0.000     1.775    u_uart_wrapper2/uart/uart_tx_i/tx_clk_en0__0
    SLICE_X4Y66          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/tx_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.855     1.982    u_uart_wrapper2/uart/uart_tx_i/CLK
    SLICE_X4Y66          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/tx_clk_en_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X4Y66          FDRE (Hold_fdre_C_D)         0.091     1.573    u_uart_wrapper2/uart/uart_tx_i/tx_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_uart_wrapper2/uart/uart_rx_i/rx_ticks_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/uart_rx_i/rx_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.752%)  route 0.104ns (33.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    u_uart_wrapper2/uart/uart_rx_i/CLK
    SLICE_X2Y66          FDRE                                         r  u_uart_wrapper2/uart/uart_rx_i/rx_ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  u_uart_wrapper2/uart/uart_rx_i/rx_ticks_reg[0]/Q
                         net (fo=5, routed)           0.104     1.739    u_uart_wrapper2/uart/uart_rx_i/rx_ticks[0]
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.045     1.784 r  u_uart_wrapper2/uart/uart_rx_i/rx_clk_en0/O
                         net (fo=1, routed)           0.000     1.784    u_uart_wrapper2/uart/uart_rx_i/rx_clk_en0__0
    SLICE_X1Y66          FDRE                                         r  u_uart_wrapper2/uart/uart_rx_i/rx_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    u_uart_wrapper2/uart/uart_rx_i/CLK
    SLICE_X1Y66          FDRE                                         r  u_uart_wrapper2/uart/uart_rx_i/rx_clk_en_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092     1.577    u_uart_wrapper2/uart/uart_rx_i/rx_clk_en_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_shreg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_debounced_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    u_uart_wrapper2/uart/CLK
    SLICE_X0Y66          FDSE                                         r  u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDSE (Prop_fdse_C_Q)         0.128     1.599 r  u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_shreg_reg[1]/Q
                         net (fo=2, routed)           0.076     1.675    u_uart_wrapper2/uart/p_0_in
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.099     1.774 r  u_uart_wrapper2/uart//i_/O
                         net (fo=1, routed)           0.000     1.774    u_uart_wrapper2/uart//i__n_0
    SLICE_X0Y66          FDSE                                         r  u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    u_uart_wrapper2/uart/CLK
    SLICE_X0Y66          FDSE                                         r  u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_debounced_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y66          FDSE (Hold_fdse_C_D)         0.091     1.562    u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_busy_d_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.166%)  route 0.164ns (46.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDPE                                         r  uart_busy_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  uart_busy_d_reg/Q
                         net (fo=3, routed)           0.164     1.776    uart_busy_d
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  tx_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    tx_counter[0]_i_1_n_0
    SLICE_X3Y62          FDCE                                         r  tx_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y62          FDCE                                         r  tx_counter_reg[0]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X3Y62          FDCE (Hold_fdce_C_D)         0.092     1.601    tx_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    u_uart_wrapper2/uart/uart_tx_i/CLK
    SLICE_X5Y62          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[1]/Q
                         net (fo=10, routed)          0.142     1.755    u_uart_wrapper2/uart/uart_tx_i/tx_pstate[1]
    SLICE_X4Y62          LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  u_uart_wrapper2/uart/uart_tx_i//FSM_sequential_tx_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    u_uart_wrapper2/uart/uart_tx_i//FSM_sequential_tx_pstate[0]_i_1_n_0
    SLICE_X4Y62          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.858     1.985    u_uart_wrapper2/uart/uart_tx_i/CLK
    SLICE_X4Y62          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[0]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.091     1.575    u_uart_wrapper2/uart/uart_tx_i/FSM_sequential_tx_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_uart_wrapper2/tx_data_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.587     1.470    u_uart_wrapper2/CLK
    SLICE_X6Y63          FDRE                                         r  u_uart_wrapper2/tx_data_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  u_uart_wrapper2/tx_data_d_reg[4]/Q
                         net (fo=1, routed)           0.153     1.787    u_uart_wrapper2/uart/uart_tx_i/tx_data_d_reg[7][4]
    SLICE_X5Y63          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    u_uart_wrapper2/uart/uart_tx_i/CLK
    SLICE_X5Y63          FDRE                                         r  u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.075     1.560    u_uart_wrapper2/uart/uart_tx_i/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_shreg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_shreg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.588     1.471    u_uart_wrapper2/uart/CLK
    SLICE_X0Y66          FDSE                                         r  u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDSE (Prop_fdse_C_Q)         0.128     1.599 r  u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_shreg_reg[1]/Q
                         net (fo=2, routed)           0.134     1.733    u_uart_wrapper2/uart/p_0_in
    SLICE_X1Y66          FDSE                                         r  u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.856     1.984    u_uart_wrapper2/uart/CLK
    SLICE_X1Y66          FDSE                                         r  u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_shreg_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X1Y66          FDSE (Hold_fdse_C_D)         0.021     1.505    u_uart_wrapper2/uart/use_debouncer_g.uart_rxd_shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y62    delay_counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64    delay_counter_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64    delay_counter_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65    delay_counter_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65    delay_counter_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65    delay_counter_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65    delay_counter_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y62    delay_counter_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y62    delay_counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y62    delay_counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64    delay_counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64    delay_counter_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y62    delay_counter_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y62    delay_counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y62    delay_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63    delay_counter_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63    delay_counter_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63    delay_counter_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63    delay_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    u_uart_wrapper2/uart/uart_clk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y54    u_uart_wrapper2/uart/uart_clk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y53    u_uart_wrapper2/uart/uart_clk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y54    u_uart_wrapper2/uart/uart_clk_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y66    u_uart_wrapper2/uart/uart_tx_i/tx_clk_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66    u_uart_wrapper2/uart/uart_tx_i/tx_ticks_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66    u_uart_wrapper2/uart/uart_tx_i/tx_ticks_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66    u_uart_wrapper2/uart/uart_tx_i/tx_ticks_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y66    u_uart_wrapper2/uart/uart_tx_i/tx_ticks_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y62    delay_counter_reg[0]/C



