#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Oct 19 00:49:51 2019
# Process ID: 9697
# Current directory: /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1
# Command line: vivado -log Lab1_sf_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Lab1_sf_wrapper.tcl -notrace
# Log file: /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/Lab1_sf_wrapper.vdi
# Journal file: /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Lab1_sf_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ebrahim/vivado/Lab1/comparator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ebrahim/vivado/Lab1/VGA_DRIVER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_2/Lab1_sf_axi_gpio_0_2.dcp' for cell 'Lab1_sf_i/RGB'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_xlslice_0_0/Lab1_sf_xlslice_0_0.dcp' for cell 'Lab1_sf_i/SliceCol'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_xlslice_0_1/Lab1_sf_xlslice_0_1.dcp' for cell 'Lab1_sf_i/SliceRow'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_VGA_SYNC_0_0/Lab1_sf_VGA_SYNC_0_0.dcp' for cell 'Lab1_sf_i/VGA_SYNC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_0/Lab1_sf_axi_gpio_0_0.dcp' for cell 'Lab1_sf_i/buttons'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_1/Lab1_sf_axi_gpio_0_1.dcp' for cell 'Lab1_sf_i/leds'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_processing_system7_0_2/Lab1_sf_processing_system7_0_2.dcp' for cell 'Lab1_sf_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_3/Lab1_sf_axi_gpio_0_3.dcp' for cell 'Lab1_sf_i/readCol'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_4/Lab1_sf_axi_gpio_0_4.dcp' for cell 'Lab1_sf_i/readRow'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_rst_ps7_0_50M_0/Lab1_sf_rst_ps7_0_50M_0.dcp' for cell 'Lab1_sf_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_xbar_0/Lab1_sf_xbar_0.dcp' for cell 'Lab1_sf_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_auto_pc_0/Lab1_sf_auto_pc_0.dcp' for cell 'Lab1_sf_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_processing_system7_0_2/Lab1_sf_processing_system7_0_2.xdc] for cell 'Lab1_sf_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_processing_system7_0_2/Lab1_sf_processing_system7_0_2.xdc] for cell 'Lab1_sf_i/processing_system7_0/inst'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_0/Lab1_sf_axi_gpio_0_0_board.xdc] for cell 'Lab1_sf_i/buttons/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_0/Lab1_sf_axi_gpio_0_0_board.xdc] for cell 'Lab1_sf_i/buttons/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_0/Lab1_sf_axi_gpio_0_0.xdc] for cell 'Lab1_sf_i/buttons/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_0/Lab1_sf_axi_gpio_0_0.xdc] for cell 'Lab1_sf_i/buttons/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_1/Lab1_sf_axi_gpio_0_1_board.xdc] for cell 'Lab1_sf_i/leds/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_1/Lab1_sf_axi_gpio_0_1_board.xdc] for cell 'Lab1_sf_i/leds/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_1/Lab1_sf_axi_gpio_0_1.xdc] for cell 'Lab1_sf_i/leds/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_1/Lab1_sf_axi_gpio_0_1.xdc] for cell 'Lab1_sf_i/leds/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_2/Lab1_sf_axi_gpio_0_2_board.xdc] for cell 'Lab1_sf_i/RGB/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_2/Lab1_sf_axi_gpio_0_2_board.xdc] for cell 'Lab1_sf_i/RGB/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_2/Lab1_sf_axi_gpio_0_2.xdc] for cell 'Lab1_sf_i/RGB/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_2/Lab1_sf_axi_gpio_0_2.xdc] for cell 'Lab1_sf_i/RGB/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_3/Lab1_sf_axi_gpio_0_3_board.xdc] for cell 'Lab1_sf_i/readCol/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_3/Lab1_sf_axi_gpio_0_3_board.xdc] for cell 'Lab1_sf_i/readCol/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_3/Lab1_sf_axi_gpio_0_3.xdc] for cell 'Lab1_sf_i/readCol/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_3/Lab1_sf_axi_gpio_0_3.xdc] for cell 'Lab1_sf_i/readCol/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_4/Lab1_sf_axi_gpio_0_4_board.xdc] for cell 'Lab1_sf_i/readRow/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_4/Lab1_sf_axi_gpio_0_4_board.xdc] for cell 'Lab1_sf_i/readRow/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_4/Lab1_sf_axi_gpio_0_4.xdc] for cell 'Lab1_sf_i/readRow/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_axi_gpio_0_4/Lab1_sf_axi_gpio_0_4.xdc] for cell 'Lab1_sf_i/readRow/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_rst_ps7_0_50M_0/Lab1_sf_rst_ps7_0_50M_0_board.xdc] for cell 'Lab1_sf_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_rst_ps7_0_50M_0/Lab1_sf_rst_ps7_0_50M_0_board.xdc] for cell 'Lab1_sf_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_rst_ps7_0_50M_0/Lab1_sf_rst_ps7_0_50M_0.xdc] for cell 'Lab1_sf_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.srcs/sources_1/bd/Lab1_sf/ip/Lab1_sf_rst_ps7_0_50M_0/Lab1_sf_rst_ps7_0_50M_0.xdc] for cell 'Lab1_sf_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/zyboVGA.xdc]
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/zyboVGA.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1460.734 ; gain = 341.059 ; free physical = 5584 ; free virtual = 30093
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1541.754 ; gain = 81.020 ; free physical = 5579 ; free virtual = 30088
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18ff0ae4c

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1983.246 ; gain = 0.000 ; free physical = 5197 ; free virtual = 29721
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2164687a8

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1983.246 ; gain = 0.000 ; free physical = 5197 ; free virtual = 29720
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 171 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21c6f1f79

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1983.246 ; gain = 0.000 ; free physical = 5196 ; free virtual = 29720
INFO: [Opt 31-389] Phase Sweep created 17 cells and removed 227 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21c6f1f79

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1983.246 ; gain = 0.000 ; free physical = 5196 ; free virtual = 29720
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 21c6f1f79

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1983.246 ; gain = 0.000 ; free physical = 5196 ; free virtual = 29720
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.246 ; gain = 0.000 ; free physical = 5196 ; free virtual = 29720
Ending Logic Optimization Task | Checksum: 21c6f1f79

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1983.246 ; gain = 0.000 ; free physical = 5196 ; free virtual = 29720

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bda1bc13

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1983.246 ; gain = 0.000 ; free physical = 5196 ; free virtual = 29720
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1983.246 ; gain = 522.512 ; free physical = 5196 ; free virtual = 29720
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2007.258 ; gain = 0.000 ; free physical = 5192 ; free virtual = 29718
INFO: [Common 17-1381] The checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/Lab1_sf_wrapper_opt.dcp' has been generated.
Command: report_drc -file Lab1_sf_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/Lab1_sf_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2047.277 ; gain = 0.000 ; free physical = 5176 ; free virtual = 29702
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16464ca37

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2047.277 ; gain = 0.000 ; free physical = 5176 ; free virtual = 29702
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2047.277 ; gain = 0.000 ; free physical = 5176 ; free virtual = 29702

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ef1445f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2047.277 ; gain = 0.000 ; free physical = 5171 ; free virtual = 29700

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 225b6a74f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2054.305 ; gain = 7.027 ; free physical = 5165 ; free virtual = 29694

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 225b6a74f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2054.305 ; gain = 7.027 ; free physical = 5165 ; free virtual = 29694
Phase 1 Placer Initialization | Checksum: 225b6a74f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2054.305 ; gain = 7.027 ; free physical = 5165 ; free virtual = 29694

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f5786ae5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5156 ; free virtual = 29686

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f5786ae5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5156 ; free virtual = 29686

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dcc8ab88

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5156 ; free virtual = 29686

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22e12182e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5156 ; free virtual = 29686

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 152cd20ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5156 ; free virtual = 29686

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 170e0580e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5156 ; free virtual = 29686

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12d1b6e27

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5154 ; free virtual = 29685

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15d4c922c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5154 ; free virtual = 29685

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15d4c922c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5154 ; free virtual = 29685
Phase 3 Detail Placement | Checksum: 15d4c922c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5154 ; free virtual = 29685

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 121d68b80

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 121d68b80

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5154 ; free virtual = 29685
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.616. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16b0500a5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5154 ; free virtual = 29685
Phase 4.1 Post Commit Optimization | Checksum: 16b0500a5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5154 ; free virtual = 29685

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b0500a5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5153 ; free virtual = 29685

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16b0500a5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5153 ; free virtual = 29685

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a5853b88

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5153 ; free virtual = 29685
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a5853b88

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5153 ; free virtual = 29685
Ending Placer Task | Checksum: ffe0e68b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5158 ; free virtual = 29690
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.332 ; gain = 63.055 ; free physical = 5158 ; free virtual = 29690
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2110.332 ; gain = 0.000 ; free physical = 5152 ; free virtual = 29688
INFO: [Common 17-1381] The checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/Lab1_sf_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2110.332 ; gain = 0.000 ; free physical = 5148 ; free virtual = 29680
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2110.332 ; gain = 0.000 ; free physical = 5155 ; free virtual = 29688
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2110.332 ; gain = 0.000 ; free physical = 5155 ; free virtual = 29688
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 63d0f2ca ConstDB: 0 ShapeSum: 9c0ff3c1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7c9c5a76

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5077 ; free virtual = 29610

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7c9c5a76

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5077 ; free virtual = 29610

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7c9c5a76

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5046 ; free virtual = 29580

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7c9c5a76

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5047 ; free virtual = 29580
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ba0957c5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5041 ; free virtual = 29575
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.663  | TNS=0.000  | WHS=-0.737 | THS=-23.173|

Phase 2 Router Initialization | Checksum: 1397e7613

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5041 ; free virtual = 29575

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18a13c625

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.652  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c94c158f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.518  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 161a0f315

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576
Phase 4 Rip-up And Reroute | Checksum: 161a0f315

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 161a0f315

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 161a0f315

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576
Phase 5 Delay and Skew Optimization | Checksum: 161a0f315

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 132088243

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.633  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 137f0720d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576
Phase 6 Post Hold Fix | Checksum: 137f0720d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.56799 %
  Global Horizontal Routing Utilization  = 0.758272 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18d5a45fd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5042 ; free virtual = 29576

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18d5a45fd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5041 ; free virtual = 29575

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f52f5f54

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5041 ; free virtual = 29575

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.633  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f52f5f54

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5041 ; free virtual = 29575
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2115.305 ; gain = 4.973 ; free physical = 5071 ; free virtual = 29605

Routing Is Done.
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2117.223 ; gain = 6.891 ; free physical = 5071 ; free virtual = 29605
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2141.094 ; gain = 0.000 ; free physical = 5066 ; free virtual = 29605
INFO: [Common 17-1381] The checkpoint '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/Lab1_sf_wrapper_routed.dcp' has been generated.
Command: report_drc -file Lab1_sf_wrapper_drc_routed.rpt -pb Lab1_sf_wrapper_drc_routed.pb -rpx Lab1_sf_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/Lab1_sf_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file Lab1_sf_wrapper_methodology_drc_routed.rpt -rpx Lab1_sf_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/Lab1_sf_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file Lab1_sf_wrapper_power_routed.rpt -pb Lab1_sf_wrapper_power_summary_routed.pb -rpx Lab1_sf_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 00:50:48 2019...
#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Oct 19 00:54:00 2019
# Process ID: 12098
# Current directory: /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1
# Command line: vivado -log Lab1_sf_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Lab1_sf_wrapper.tcl -notrace
# Log file: /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/Lab1_sf_wrapper.vdi
# Journal file: /home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Lab1_sf_wrapper.tcl -notrace
Command: open_checkpoint Lab1_sf_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1090.027 ; gain = 0.000 ; free physical = 5293 ; free virtual = 29834
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/.Xil/Vivado-12098-ebrahim93/dcp3/Lab1_sf_wrapper_board.xdc]
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/.Xil/Vivado-12098-ebrahim93/dcp3/Lab1_sf_wrapper_board.xdc]
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/.Xil/Vivado-12098-ebrahim93/dcp3/Lab1_sf_wrapper_early.xdc]
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/.Xil/Vivado-12098-ebrahim93/dcp3/Lab1_sf_wrapper_early.xdc]
Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/.Xil/Vivado-12098-ebrahim93/dcp3/Lab1_sf_wrapper.xdc]
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/.Xil/Vivado-12098-ebrahim93/dcp3/Lab1_sf_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1352.188 ; gain = 1.000 ; free physical = 4995 ; free virtual = 29542
Restored from archive | CPU: 0.200000 secs | Memory: 1.770103 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1352.188 ; gain = 1.000 ; free physical = 4995 ; free virtual = 29542
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.188 ; gain = 262.160 ; free physical = 4999 ; free virtual = 29541
Command: write_bitstream -force Lab1_sf_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Lab1_sf_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ebrahim/vivado/Lab1/Lab1_sf/Lab1_sf.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Oct 19 00:54:27 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.613 ; gain = 470.426 ; free physical = 4959 ; free virtual = 29509
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 00:54:27 2019...
