Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Sep  7 20:22:42 2020
| Host         : linux running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -file ./rundir/post_place_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 565 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1795 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.501        0.000                      0                75791       -0.254     -328.910                   6582                75791        0.750        0.000                       0                 60885  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         
clk2x  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.142        0.000                      0                33259       -0.254       -6.142                     94                33259        2.000        0.000                       0                 41677  
clk2x               0.501        0.000                      0                28420       -0.186       -1.499                     35                28420        0.750        0.000                       0                 19208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.501        0.000                      0                12544       -0.180     -272.520                   5360                12544  
clk           clk2x               0.504        0.000                      0                 4704       -0.172      -48.750                   1093                 4704  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.142ns,  Total Violation        0.000ns
Hold  :           94  Failing Endpoints,  Worst Slack       -0.254ns,  Total Violation       -6.142ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 fsm/dff_eReadAddress/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_e_11/memory_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.361ns (11.797%)  route 2.699ns (88.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 6.145 - 5.000 ) 
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        1.364     1.364    fsm/dff_eReadAddress/clk
    SLICE_X104Y26        FDRE                                         r  fsm/dff_eReadAddress/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y26        FDRE (Prop_fdre_C_Q)         0.361     1.725 r  fsm/dff_eReadAddress/q_reg[0]/Q
                         net (fo=19, estimated)       2.699     4.424    mem_e_11/q_reg[3][0]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_e_11/memory_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=41676, unset)        1.145     6.145    mem_e_11/clk
    RAMB18_X2Y35         RAMB18E1                                     r  mem_e_11/memory_reg/CLKBWRCLK
                         clock pessimism              0.000     6.145    
                         clock uncertainty           -0.035     6.110    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.544     5.566    mem_e_11/memory_reg
  -------------------------------------------------------------------
                         required time                          5.566    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  1.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.254ns  (arrival time - required time)
  Source:                 array/pe_13_8/int8_quad_mac/acc_x_dff/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_x_8/memory_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.473%)  route 0.121ns (42.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        0.558     0.558    array/pe_13_8/int8_quad_mac/acc_x_dff/clk
    SLICE_X32Y99         FDRE                                         r  array/pe_13_8/int8_quad_mac/acc_x_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  array/pe_13_8/int8_quad_mac/acc_x_dff/q_reg[1]/Q
                         net (fo=1, estimated)        0.121     0.843    mem_x_8/q_reg[31][1]
    RAMB18_X2Y40         RAMB18E1                                     r  mem_x_8/memory_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        0.947     0.947    mem_x_8/clk
    RAMB18_X2Y40         RAMB18E1                                     r  mem_x_8/memory_reg/CLKBWRCLK
                         clock pessimism             -0.005     0.942    
    RAMB18_X2Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.097    mem_x_8/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                 -0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         5.000       2.766      RAMB18_X5Y6    mem_abcd_0/memory_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X27Y75   array/pe_11_7/dff_a/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y16  array/pe_0_0/dff_a/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
Hold  :           35  Failing Endpoints,  Worst Slack       -0.186ns,  Total Violation       -1.499ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 array/pe_7_4/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_7_4/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk2x rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.393ns (23.491%)  route 1.280ns (76.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 3.770 - 2.500 ) 
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        1.318     1.318    array/pe_7_4/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X66Y35         FDRE                                         r  array/pe_7_4/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y35         FDRE (Prop_fdre_C_Q)         0.393     1.711 r  array/pe_7_4/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]/Q
                         net (fo=1, estimated)        1.280     2.991    array/pe_7_4/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[22]
    DSP48_X1Y13          DSP48E1                                      r  array/pe_7_4/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.270     3.770    array/pe_7_4/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y13          DSP48E1                                      r  array/pe_7_4/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.011     3.781    
                         clock uncertainty           -0.035     3.746    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.254     3.492    array/pe_7_4/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.492    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.186ns  (arrival time - required time)
  Source:                 array/pe_5_13/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.731%)  route 0.159ns (49.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.608     0.608    array/pe_5_13/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X102Y99        FDRE                                         r  array/pe_5_13/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164     0.772 r  array/pe_5_13/int8_quad_mac/mul/dff_dsp_in2/q_reg[2]/Q
                         net (fo=1, estimated)        0.159     0.931    array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[2]
    DSP48_X4Y40          DSP48E1                                      r  array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        1.040     1.040    array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X4Y40          DSP48E1                                      r  array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.005     1.035    
    DSP48_X4Y40          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                      0.082     1.117    array/pe_5_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                 -0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk2x }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X4Y7     array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X112Y21  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X109Y21  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
Hold  :         5360  Failing Endpoints,  Worst Slack       -0.180ns,  Total Violation     -272.520ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 array/pe_7_13/int8_quad_mac/mul/dff_ae0/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_7_13/int8_quad_mac/mul/dff_mul_ce/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk2x rise@2.500ns)
  Data Path Delay:        1.841ns  (logic 0.341ns (18.523%)  route 1.500ns (81.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 6.210 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 3.771 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.271     3.771    array/pe_7_13/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X48Y39         FDRE                                         r  array/pe_7_13/int8_quad_mac/mul/dff_ae0/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.341     4.112 r  array/pe_7_13/int8_quad_mac/mul/dff_ae0/q_reg[13]/Q
                         net (fo=2, estimated)        1.500     5.612    array/pe_7_13/int8_quad_mac/mul/dff_mul_ce/D[13]
    SLICE_X95Y62         FDRE                                         r  array/pe_7_13/int8_quad_mac/mul/dff_mul_ce/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=41676, unset)        1.210     6.210    array/pe_7_13/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X95Y62         FDRE                                         r  array/pe_7_13/int8_quad_mac/mul/dff_mul_ce/q_reg[13]/C
                         clock pessimism              0.000     6.210    
                         clock uncertainty           -0.035     6.175    
    SLICE_X95Y62         FDRE (Setup_fdre_C_D)       -0.062     6.113    array/pe_7_13/int8_quad_mac/mul/dff_mul_ce/q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.113    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.180ns  (arrival time - required time)
  Source:                 array/pe_0_6/int8_quad_mac/mul/dff_be1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_0_6/int8_quad_mac/mul/dff_mul_be/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.512%)  route 0.062ns (30.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.606     0.606    array/pe_0_6/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X99Y57         FDRE                                         r  array/pe_0_6/int8_quad_mac/mul/dff_be1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y57         FDRE (Prop_fdre_C_Q)         0.141     0.747 r  array/pe_0_6/int8_quad_mac/mul/dff_be1/q_reg[11]/Q
                         net (fo=1, estimated)        0.062     0.809    array/pe_0_6/int8_quad_mac/mul/dff_mul_be/D[11]
    SLICE_X98Y57         FDRE                                         r  array/pe_0_6/int8_quad_mac/mul/dff_mul_be/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        0.877     0.877    array/pe_0_6/int8_quad_mac/mul/dff_mul_be/clk
    SLICE_X98Y57         FDRE                                         r  array/pe_0_6/int8_quad_mac/mul/dff_mul_be/q_reg[11]/C
                         clock pessimism              0.000     0.877    
                         clock uncertainty            0.035     0.912    
    SLICE_X98Y57         FDRE (Hold_fdre_C_D)         0.076     0.988    array/pe_0_6/int8_quad_mac/mul/dff_mul_be/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                 -0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
Hold  :         1093  Failing Endpoints,  Worst Slack       -0.172ns,  Total Violation      -48.750ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 array/pe_1_8/dff_d/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_1_8/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.490ns (26.747%)  route 1.342ns (73.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 3.801 - 2.500 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        1.460     1.460    array/pe_1_8/dff_d/clk
    SLICE_X66Y104        FDRE                                         r  array/pe_1_8/dff_d/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.393     1.853 r  array/pe_1_8/dff_d/q_reg[2]/Q
                         net (fo=2, estimated)        1.342     3.195    array/pe_1_8/int8_quad_mac/mul/q_reg[7]_6[2]
    SLICE_X67Y137        LUT3 (Prop_lut3_I0_O)        0.097     3.292 r  array/pe_1_8/int8_quad_mac/mul/q[2]_i_1__26/O
                         net (fo=1, routed)           0.000     3.292    array/pe_1_8/int8_quad_mac/mul/dff_dsp_in1/D[2]
    SLICE_X67Y137        FDRE                                         r  array/pe_1_8/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.301     3.801    array/pe_1_8/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X67Y137        FDRE                                         r  array/pe_1_8/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]/C
                         clock pessimism              0.000     3.801    
                         clock uncertainty           -0.035     3.766    
    SLICE_X67Y137        FDRE (Setup_fdre_C_D)        0.030     3.796    array/pe_1_8/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.796    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  0.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.172ns  (arrival time - required time)
  Source:                 array/pe_12_2/dff_e/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_12_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.380%)  route 0.068ns (32.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        0.595     0.595    array/pe_12_2/dff_e/clk
    SLICE_X9Y5           FDRE                                         r  array/pe_12_2/dff_e/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.736 r  array/pe_12_2/dff_e/q_reg[4]/Q
                         net (fo=2, estimated)        0.068     0.804    array/pe_12_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]_0[4]
    SLICE_X8Y5           FDRE                                         r  array/pe_12_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.865     0.865    array/pe_12_2/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X8Y5           FDRE                                         r  array/pe_12_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[4]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.035     0.900    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.076     0.976    array/pe_12_2/int8_quad_mac/mul/dff_dsp_in2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                 -0.172    





