# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jan 18 2018 17:13:12

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40UP5K
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.859651 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Blink|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Blink|clk:R vs. Blink|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: Blink|clk  | Frequency: 69.97 MHz  | Target: 111.86 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Blink|clk     Blink|clk      8940             -5351       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
led        clk         13247         Blink|clk:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
led        clk         12741                 Blink|clk:R            


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Blink|clk
***************************************
Clock: Blink|clk
Frequency: 69.97 MHz | Target: 111.86 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_20_LC_4_3_6/in1
Capture Clock    : count_20_LC_4_3_6/clk
Setup Constraint : 8940p
Path slack       : -5351p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                           11841
-----------------------------------------   ----- 
End-of-path arrival time (ps)               19251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
count_RNO_0_14_LC_4_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             13741  -5351  RISE       1
count_RNO_0_14_LC_4_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             14019  -5351  RISE       2
count_15_LC_4_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             14019  -5351  RISE       1
count_15_LC_4_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             14298  -5351  RISE       2
count_16_LC_4_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             14298  -5351  RISE       1
count_16_LC_4_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             15132  -5351  RISE       2
count_RNO_0_17_LC_4_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             15132  -5351  RISE       1
count_RNO_0_17_LC_4_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             15410  -5351  RISE       2
count_18_LC_4_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             15410  -5351  RISE       1
count_18_LC_4_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             15688  -5351  RISE       2
count_19_LC_4_3_2/carryin              LogicCell40_SEQ_MODE_1000      0             15688  -5351  RISE       1
count_19_LC_4_3_2/carryout             LogicCell40_SEQ_MODE_1000    278             15966  -5351  RISE       2
I__72/I                                InMux                          0             15966  -5351  RISE       1
I__72/O                                InMux                        662             16629  -5351  RISE       1
count_RNO_0_20_LC_4_3_3/in3            LogicCell40_SEQ_MODE_0000      0             16629  -5351  RISE       1
count_RNO_0_20_LC_4_3_3/lcout          LogicCell40_SEQ_MODE_0000    861             17489  -5351  RISE       1
I__104/I                               LocalMux                       0             17489  -5351  RISE       1
I__104/O                               LocalMux                    1099             18589  -5351  RISE       1
I__105/I                               InMux                          0             18589  -5351  RISE       1
I__105/O                               InMux                        662             19251  -5351  RISE       1
count_20_LC_4_3_6/in1                  LogicCell40_SEQ_MODE_1000      0             19251  -5351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Blink|clk:R vs. Blink|clk:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_20_LC_4_3_6/in1
Capture Clock    : count_20_LC_4_3_6/clk
Setup Constraint : 8940p
Path slack       : -5351p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                           11841
-----------------------------------------   ----- 
End-of-path arrival time (ps)               19251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
count_RNO_0_14_LC_4_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             13741  -5351  RISE       1
count_RNO_0_14_LC_4_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             14019  -5351  RISE       2
count_15_LC_4_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             14019  -5351  RISE       1
count_15_LC_4_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             14298  -5351  RISE       2
count_16_LC_4_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             14298  -5351  RISE       1
count_16_LC_4_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             15132  -5351  RISE       2
count_RNO_0_17_LC_4_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             15132  -5351  RISE       1
count_RNO_0_17_LC_4_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             15410  -5351  RISE       2
count_18_LC_4_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             15410  -5351  RISE       1
count_18_LC_4_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             15688  -5351  RISE       2
count_19_LC_4_3_2/carryin              LogicCell40_SEQ_MODE_1000      0             15688  -5351  RISE       1
count_19_LC_4_3_2/carryout             LogicCell40_SEQ_MODE_1000    278             15966  -5351  RISE       2
I__72/I                                InMux                          0             15966  -5351  RISE       1
I__72/O                                InMux                        662             16629  -5351  RISE       1
count_RNO_0_20_LC_4_3_3/in3            LogicCell40_SEQ_MODE_0000      0             16629  -5351  RISE       1
count_RNO_0_20_LC_4_3_3/lcout          LogicCell40_SEQ_MODE_0000    861             17489  -5351  RISE       1
I__104/I                               LocalMux                       0             17489  -5351  RISE       1
I__104/O                               LocalMux                    1099             18589  -5351  RISE       1
I__105/I                               InMux                          0             18589  -5351  RISE       1
I__105/O                               InMux                        662             19251  -5351  RISE       1
count_20_LC_4_3_6/in1                  LogicCell40_SEQ_MODE_1000      0             19251  -5351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

       6.2.1::Path details for port: led
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : Blink|clk:R
Clock to Out Delay : 13247


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              5837
---------------------------- ------
Clock To Out Delay            13247

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               Blink                      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__180/I                                          gio2CtrlBuf                0      4881               RISE  1       
I__180/O                                          gio2CtrlBuf                0      4881               RISE  1       
I__181/I                                          GlobalMux                  0      4881               RISE  1       
I__181/O                                          GlobalMux                  252    5132               RISE  1       
I__182/I                                          ClkMux                     0      5132               RISE  1       
I__182/O                                          ClkMux                     887    6020               RISE  1       
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ledZ0_LC_5_1_2/lcout           LogicCell40_SEQ_MODE_1000  1391   7410               RISE  2       
I__97/I                        Odrv4                      0      7410               RISE  1       
I__97/O                        Odrv4                      596    8006               RISE  1       
I__99/I                        IoSpan4Mux                 0      8006               RISE  1       
I__99/O                        IoSpan4Mux                 622    8629               RISE  1       
I__100/I                       LocalMux                   0      8629               RISE  1       
I__100/O                       LocalMux                   1099   9728               RISE  1       
I__101/I                       IoInMux                    0      9728               RISE  1       
I__101/O                       IoInMux                    662    10390              RISE  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10390              RISE  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    11159              FALL  1       
led_obuf_iopad/DIN             IO_PAD                     0      11159              FALL  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13247              FALL  1       
led                            Blink                      0      13247              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : Blink|clk:R
Clock to Out Delay : 12741


Launch Clock Path Delay        6020
+ Clock To Q Delay             1391
+ Data Path Delay              5331
---------------------------- ------
Clock To Out Delay            12741

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               Blink                      0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                4371   4881               RISE  1       
I__180/I                                          gio2CtrlBuf                0      4881               RISE  1       
I__180/O                                          gio2CtrlBuf                0      4881               RISE  1       
I__181/I                                          GlobalMux                  0      4881               RISE  1       
I__181/O                                          GlobalMux                  252    5132               RISE  1       
I__182/I                                          ClkMux                     0      5132               RISE  1       
I__182/O                                          ClkMux                     887    6020               RISE  1       
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000  0      6020               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
ledZ0_LC_5_1_2/lcout           LogicCell40_SEQ_MODE_1000  1391   7410               FALL  2       
I__97/I                        Odrv4                      0      7410               FALL  1       
I__97/O                        Odrv4                      649    8059               FALL  1       
I__99/I                        IoSpan4Mux                 0      8059               FALL  1       
I__99/O                        IoSpan4Mux                 742    8801               FALL  1       
I__100/I                       LocalMux                   0      8801               FALL  1       
I__100/O                       LocalMux                   768    9569               FALL  1       
I__101/I                       IoInMux                    0      9569               FALL  1       
I__101/O                       IoInMux                    503    10073              FALL  1       
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10073              FALL  1       
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    10827              RISE  1       
led_obuf_iopad/DIN             IO_PAD                     0      10827              RISE  1       
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   12741              RISE  1       
led                            Blink                      0      12741              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_20_LC_4_3_6/in1
Capture Clock    : count_20_LC_4_3_6/clk
Setup Constraint : 8940p
Path slack       : -5351p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                           11841
-----------------------------------------   ----- 
End-of-path arrival time (ps)               19251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
count_RNO_0_14_LC_4_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             13741  -5351  RISE       1
count_RNO_0_14_LC_4_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             14019  -5351  RISE       2
count_15_LC_4_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             14019  -5351  RISE       1
count_15_LC_4_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             14298  -5351  RISE       2
count_16_LC_4_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             14298  -5351  RISE       1
count_16_LC_4_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             15132  -5351  RISE       2
count_RNO_0_17_LC_4_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             15132  -5351  RISE       1
count_RNO_0_17_LC_4_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             15410  -5351  RISE       2
count_18_LC_4_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             15410  -5351  RISE       1
count_18_LC_4_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             15688  -5351  RISE       2
count_19_LC_4_3_2/carryin              LogicCell40_SEQ_MODE_1000      0             15688  -5351  RISE       1
count_19_LC_4_3_2/carryout             LogicCell40_SEQ_MODE_1000    278             15966  -5351  RISE       2
I__72/I                                InMux                          0             15966  -5351  RISE       1
I__72/O                                InMux                        662             16629  -5351  RISE       1
count_RNO_0_20_LC_4_3_3/in3            LogicCell40_SEQ_MODE_0000      0             16629  -5351  RISE       1
count_RNO_0_20_LC_4_3_3/lcout          LogicCell40_SEQ_MODE_0000    861             17489  -5351  RISE       1
I__104/I                               LocalMux                       0             17489  -5351  RISE       1
I__104/O                               LocalMux                    1099             18589  -5351  RISE       1
I__105/I                               InMux                          0             18589  -5351  RISE       1
I__105/O                               InMux                        662             19251  -5351  RISE       1
count_20_LC_4_3_6/in1                  LogicCell40_SEQ_MODE_1000      0             19251  -5351  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_21_LC_4_3_7/in3
Capture Clock    : count_21_LC_4_3_7/clk
Setup Constraint : 8940p
Path slack       : -5298p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                           12119
-----------------------------------------   ----- 
End-of-path arrival time (ps)               19529
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
count_RNO_0_14_LC_4_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             13741  -5351  RISE       1
count_RNO_0_14_LC_4_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             14019  -5351  RISE       2
count_15_LC_4_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             14019  -5351  RISE       1
count_15_LC_4_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             14298  -5351  RISE       2
count_16_LC_4_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             14298  -5351  RISE       1
count_16_LC_4_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             15132  -5351  RISE       2
count_RNO_0_17_LC_4_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             15132  -5351  RISE       1
count_RNO_0_17_LC_4_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             15410  -5351  RISE       2
count_18_LC_4_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             15410  -5351  RISE       1
count_18_LC_4_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             15688  -5351  RISE       2
count_19_LC_4_3_2/carryin              LogicCell40_SEQ_MODE_1000      0             15688  -5351  RISE       1
count_19_LC_4_3_2/carryout             LogicCell40_SEQ_MODE_1000    278             15966  -5351  RISE       2
count_RNO_0_20_LC_4_3_3/carryin        LogicCell40_SEQ_MODE_0000      0             15966  -5298  RISE       1
count_RNO_0_20_LC_4_3_3/carryout       LogicCell40_SEQ_MODE_0000    278             16245  -5298  RISE       2
I__71/I                                InMux                          0             16245  -5298  RISE       1
I__71/O                                InMux                        662             16907  -5298  RISE       1
count_RNO_0_21_LC_4_3_4/in3            LogicCell40_SEQ_MODE_0000      0             16907  -5298  RISE       1
count_RNO_0_21_LC_4_3_4/lcout          LogicCell40_SEQ_MODE_0000    861             17768  -5298  RISE       1
I__102/I                               LocalMux                       0             17768  -5298  RISE       1
I__102/O                               LocalMux                    1099             18867  -5298  RISE       1
I__103/I                               InMux                          0             18867  -5298  RISE       1
I__103/O                               InMux                        662             19529  -5298  RISE       1
count_21_LC_4_3_7/in3                  LogicCell40_SEQ_MODE_1000      0             19529  -5298  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_21_LC_4_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_17_LC_5_3_4/in3
Capture Clock    : count_17_LC_5_3_4/clk
Setup Constraint : 8940p
Path slack       : -4186p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                           11007
-----------------------------------------   ----- 
End-of-path arrival time (ps)               18417
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
count_RNO_0_14_LC_4_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             13741  -5351  RISE       1
count_RNO_0_14_LC_4_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             14019  -5351  RISE       2
count_15_LC_4_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             14019  -5351  RISE       1
count_15_LC_4_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             14298  -5351  RISE       2
count_16_LC_4_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             14298  -5351  RISE       1
count_16_LC_4_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             15132  -5351  RISE       2
I__75/I                                InMux                          0             15132  -4185  RISE       1
I__75/O                                InMux                        662             15794  -4185  RISE       1
count_RNO_0_17_LC_4_3_0/in3            LogicCell40_SEQ_MODE_0000      0             15794  -4185  RISE       1
count_RNO_0_17_LC_4_3_0/lcout          LogicCell40_SEQ_MODE_0000    861             16655  -4185  RISE       1
I__275/I                               LocalMux                       0             16655  -4185  RISE       1
I__275/O                               LocalMux                    1099             17754  -4185  RISE       1
I__276/I                               InMux                          0             17754  -4185  RISE       1
I__276/O                               InMux                        662             18417  -4185  RISE       1
count_17_LC_5_3_4/in3                  LogicCell40_SEQ_MODE_1000      0             18417  -4185  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_14_LC_5_2_0/in2
Capture Clock    : count_14_LC_5_2_0/clk
Setup Constraint : 8940p
Path slack       : -3046p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            9616
-----------------------------------------   ----- 
End-of-path arrival time (ps)               17026
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
I__78/I                                InMux                          0             13741  -3046  RISE       1
I__78/O                                InMux                        662             14404  -3046  RISE       1
count_RNO_0_14_LC_4_2_5/in3            LogicCell40_SEQ_MODE_0000      0             14404  -3046  RISE       1
count_RNO_0_14_LC_4_2_5/lcout          LogicCell40_SEQ_MODE_0000    861             15264  -3046  RISE       1
I__177/I                               LocalMux                       0             15264  -3046  RISE       1
I__177/O                               LocalMux                    1099             16364  -3046  RISE       1
I__178/I                               InMux                          0             16364  -3046  RISE       1
I__178/O                               InMux                        662             17026  -3046  RISE       1
I__179/I                               CascadeMux                     0             17026  -3046  RISE       1
I__179/O                               CascadeMux                     0             17026  -3046  RISE       1
count_14_LC_5_2_0/in2                  LogicCell40_SEQ_MODE_1000      0             17026  -3046  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_22_LC_4_3_5/in3
Capture Clock    : count_22_LC_4_3_5/clk
Setup Constraint : 8940p
Path slack       : -2954p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            9775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               17185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
count_RNO_0_14_LC_4_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             13741  -5351  RISE       1
count_RNO_0_14_LC_4_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             14019  -5351  RISE       2
count_15_LC_4_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             14019  -5351  RISE       1
count_15_LC_4_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             14298  -5351  RISE       2
count_16_LC_4_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             14298  -5351  RISE       1
count_16_LC_4_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             15132  -5351  RISE       2
count_RNO_0_17_LC_4_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             15132  -5351  RISE       1
count_RNO_0_17_LC_4_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             15410  -5351  RISE       2
count_18_LC_4_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             15410  -5351  RISE       1
count_18_LC_4_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             15688  -5351  RISE       2
count_19_LC_4_3_2/carryin              LogicCell40_SEQ_MODE_1000      0             15688  -5351  RISE       1
count_19_LC_4_3_2/carryout             LogicCell40_SEQ_MODE_1000    278             15966  -5351  RISE       2
count_RNO_0_20_LC_4_3_3/carryin        LogicCell40_SEQ_MODE_0000      0             15966  -5298  RISE       1
count_RNO_0_20_LC_4_3_3/carryout       LogicCell40_SEQ_MODE_0000    278             16245  -5298  RISE       2
count_RNO_0_21_LC_4_3_4/carryin        LogicCell40_SEQ_MODE_0000      0             16245  -2954  RISE       1
count_RNO_0_21_LC_4_3_4/carryout       LogicCell40_SEQ_MODE_0000    278             16523  -2954  RISE       1
I__106/I                               InMux                          0             16523  -2954  RISE       1
I__106/O                               InMux                        662             17185  -2954  RISE       1
count_22_LC_4_3_5/in3                  LogicCell40_SEQ_MODE_1000      0             17185  -2954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_22_LC_4_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_12_LC_5_3_7/in1
Capture Clock    : count_12_LC_5_3_7/clk
Setup Constraint : 8940p
Path slack       : -2570p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            9060
-----------------------------------------   ----- 
End-of-path arrival time (ps)               16470
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
I__60/I                                InMux                          0             13185  -2570  RISE       1
I__60/O                                InMux                        662             13847  -2570  RISE       1
count_RNO_0_12_LC_4_2_3/in3            LogicCell40_SEQ_MODE_0000      0             13847  -2570  RISE       1
count_RNO_0_12_LC_4_2_3/lcout          LogicCell40_SEQ_MODE_0000    861             14708  -2570  RISE       1
I__206/I                               LocalMux                       0             14708  -2570  RISE       1
I__206/O                               LocalMux                    1099             15807  -2570  RISE       1
I__207/I                               InMux                          0             15807  -2570  RISE       1
I__207/O                               InMux                        662             16470  -2570  RISE       1
count_12_LC_5_3_7/in1                  LogicCell40_SEQ_MODE_1000      0             16470  -2570  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_13_LC_5_2_7/in3
Capture Clock    : count_13_LC_5_2_7/clk
Setup Constraint : 8940p
Path slack       : -2517p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            9338
-----------------------------------------   ----- 
End-of-path arrival time (ps)               16748
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
I__79/I                                InMux                          0             13463  -2517  RISE       1
I__79/O                                InMux                        662             14125  -2517  RISE       1
count_RNO_0_13_LC_4_2_4/in3            LogicCell40_SEQ_MODE_0000      0             14125  -2517  RISE       1
count_RNO_0_13_LC_4_2_4/lcout          LogicCell40_SEQ_MODE_0000    861             14986  -2517  RISE       1
I__122/I                               LocalMux                       0             14986  -2517  RISE       1
I__122/O                               LocalMux                    1099             16086  -2517  RISE       1
I__123/I                               InMux                          0             16086  -2517  RISE       1
I__123/O                               InMux                        662             16748  -2517  RISE       1
count_13_LC_5_2_7/in3                  LogicCell40_SEQ_MODE_1000      0             16748  -2517  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_13_LC_5_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_4_2_0/lcout
Path End         : count_22_LC_4_3_5/in0
Capture Clock    : count_22_LC_4_3_5/clk
Setup Constraint : 8940p
Path slack       : -2503p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            8821
-----------------------------------------   ----- 
End-of-path arrival time (ps)               16231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_4_2_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -2570  RISE       2
I__156/I                         Odrv4                          0              7410  -2503  RISE       1
I__156/O                         Odrv4                        596              8006  -2503  RISE       1
I__158/I                         LocalMux                       0              8006  -2503  RISE       1
I__158/O                         LocalMux                    1099              9106  -2503  RISE       1
I__159/I                         InMux                          0              9106  -2503  RISE       1
I__159/O                         InMux                        662              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/in0     LogicCell40_SEQ_MODE_0000      0              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/ltout   LogicCell40_SEQ_MODE_0000    901             10669  -2503  FALL       1
I__132/I                         CascadeMux                     0             10669  -2503  FALL       1
I__132/O                         CascadeMux                     0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/in2    LogicCell40_SEQ_MODE_0000      0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_0000   1179             11847  -2503  RISE       2
I__279/I                         LocalMux                       0             11847  -2503  RISE       1
I__279/O                         LocalMux                    1099             12947  -2503  RISE       1
I__281/I                         InMux                          0             12947  -2503  RISE       1
I__281/O                         InMux                        662             13609  -2503  RISE       1
count_RNO_0_22_LC_5_3_3/in3      LogicCell40_SEQ_MODE_0000      0             13609  -2503  RISE       1
count_RNO_0_22_LC_5_3_3/lcout    LogicCell40_SEQ_MODE_0000    861             14470  -2503  RISE       1
I__277/I                         LocalMux                       0             14470  -2503  RISE       1
I__277/O                         LocalMux                    1099             15569  -2503  RISE       1
I__278/I                         InMux                          0             15569  -2503  RISE       1
I__278/O                         InMux                        662             16231  -2503  RISE       1
count_22_LC_4_3_5/in0            LogicCell40_SEQ_MODE_1000      0             16231  -2503  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_22_LC_4_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_4_2_0/lcout
Path End         : count_5_LC_5_1_6/in2
Capture Clock    : count_5_LC_5_1_6/clk
Setup Constraint : 8940p
Path slack       : -2251p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            8821
-----------------------------------------   ----- 
End-of-path arrival time (ps)               16231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_4_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -2570  RISE       2
I__156/I                          Odrv4                          0              7410  -2503  RISE       1
I__156/O                          Odrv4                        596              8006  -2503  RISE       1
I__158/I                          LocalMux                       0              8006  -2503  RISE       1
I__158/O                          LocalMux                    1099              9106  -2503  RISE       1
I__159/I                          InMux                          0              9106  -2503  RISE       1
I__159/O                          InMux                        662              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/in0      LogicCell40_SEQ_MODE_0000      0              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/ltout    LogicCell40_SEQ_MODE_0000    901             10669  -2503  FALL       1
I__132/I                          CascadeMux                     0             10669  -2503  FALL       1
I__132/O                          CascadeMux                     0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/in2     LogicCell40_SEQ_MODE_0000      0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/lcout   LogicCell40_SEQ_MODE_0000   1179             11847  -2503  RISE       2
I__280/I                          LocalMux                       0             11847  -2252  RISE       1
I__280/O                          LocalMux                    1099             12947  -2252  RISE       1
I__282/I                          InMux                          0             12947  -2252  RISE       1
I__282/O                          InMux                        662             13609  -2252  RISE       1
count_RNICTR52_12_LC_5_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13609  -2252  RISE       1
count_RNICTR52_12_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_0000    861             14470  -2252  RISE       5
I__160/I                          LocalMux                       0             14470  -2252  RISE       1
I__160/O                          LocalMux                    1099             15569  -2252  RISE       1
I__162/I                          InMux                          0             15569  -2252  RISE       1
I__162/O                          InMux                        662             16231  -2252  RISE       1
I__166/I                          CascadeMux                     0             16231  -2252  RISE       1
I__166/O                          CascadeMux                     0             16231  -2252  RISE       1
count_5_LC_5_1_6/in2              LogicCell40_SEQ_MODE_1000      0             16231  -2252  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_5_LC_5_1_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_4_2_0/lcout
Path End         : ledZ0_LC_5_1_2/in2
Capture Clock    : ledZ0_LC_5_1_2/clk
Setup Constraint : 8940p
Path slack       : -2251p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            8821
-----------------------------------------   ----- 
End-of-path arrival time (ps)               16231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_4_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -2570  RISE       2
I__156/I                          Odrv4                          0              7410  -2503  RISE       1
I__156/O                          Odrv4                        596              8006  -2503  RISE       1
I__158/I                          LocalMux                       0              8006  -2503  RISE       1
I__158/O                          LocalMux                    1099              9106  -2503  RISE       1
I__159/I                          InMux                          0              9106  -2503  RISE       1
I__159/O                          InMux                        662              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/in0      LogicCell40_SEQ_MODE_0000      0              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/ltout    LogicCell40_SEQ_MODE_0000    901             10669  -2503  FALL       1
I__132/I                          CascadeMux                     0             10669  -2503  FALL       1
I__132/O                          CascadeMux                     0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/in2     LogicCell40_SEQ_MODE_0000      0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/lcout   LogicCell40_SEQ_MODE_0000   1179             11847  -2503  RISE       2
I__280/I                          LocalMux                       0             11847  -2252  RISE       1
I__280/O                          LocalMux                    1099             12947  -2252  RISE       1
I__282/I                          InMux                          0             12947  -2252  RISE       1
I__282/O                          InMux                        662             13609  -2252  RISE       1
count_RNICTR52_12_LC_5_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13609  -2252  RISE       1
count_RNICTR52_12_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_0000    861             14470  -2252  RISE       5
I__160/I                          LocalMux                       0             14470  -2252  RISE       1
I__160/O                          LocalMux                    1099             15569  -2252  RISE       1
I__165/I                          InMux                          0             15569  -2252  RISE       1
I__165/O                          InMux                        662             16231  -2252  RISE       1
I__167/I                          CascadeMux                     0             16231  -2252  RISE       1
I__167/O                          CascadeMux                     0             16231  -2252  RISE       1
ledZ0_LC_5_1_2/in2                LogicCell40_SEQ_MODE_1000      0             16231  -2252  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_19_LC_4_3_2/in3
Capture Clock    : count_19_LC_4_3_2/clk
Setup Constraint : 8940p
Path slack       : -2119p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            8940
-----------------------------------------   ----- 
End-of-path arrival time (ps)               16350
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
count_RNO_0_14_LC_4_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             13741  -5351  RISE       1
count_RNO_0_14_LC_4_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             14019  -5351  RISE       2
count_15_LC_4_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             14019  -5351  RISE       1
count_15_LC_4_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             14298  -5351  RISE       2
count_16_LC_4_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             14298  -5351  RISE       1
count_16_LC_4_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             15132  -5351  RISE       2
count_RNO_0_17_LC_4_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             15132  -5351  RISE       1
count_RNO_0_17_LC_4_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             15410  -5351  RISE       2
count_18_LC_4_3_1/carryin              LogicCell40_SEQ_MODE_1000      0             15410  -5351  RISE       1
count_18_LC_4_3_1/carryout             LogicCell40_SEQ_MODE_1000    278             15688  -5351  RISE       2
I__73/I                                InMux                          0             15688  -2119  RISE       1
I__73/O                                InMux                        662             16350  -2119  RISE       1
count_19_LC_4_3_2/in3                  LogicCell40_SEQ_MODE_1000      0             16350  -2119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_4_2_0/lcout
Path End         : count_0_LC_5_1_1/in3
Capture Clock    : count_0_LC_5_1_1/clk
Setup Constraint : 8940p
Path slack       : -2000p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            8821
-----------------------------------------   ----- 
End-of-path arrival time (ps)               16231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_4_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -2570  RISE       2
I__156/I                          Odrv4                          0              7410  -2503  RISE       1
I__156/O                          Odrv4                        596              8006  -2503  RISE       1
I__158/I                          LocalMux                       0              8006  -2503  RISE       1
I__158/O                          LocalMux                    1099              9106  -2503  RISE       1
I__159/I                          InMux                          0              9106  -2503  RISE       1
I__159/O                          InMux                        662              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/in0      LogicCell40_SEQ_MODE_0000      0              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/ltout    LogicCell40_SEQ_MODE_0000    901             10669  -2503  FALL       1
I__132/I                          CascadeMux                     0             10669  -2503  FALL       1
I__132/O                          CascadeMux                     0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/in2     LogicCell40_SEQ_MODE_0000      0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/lcout   LogicCell40_SEQ_MODE_0000   1179             11847  -2503  RISE       2
I__280/I                          LocalMux                       0             11847  -2252  RISE       1
I__280/O                          LocalMux                    1099             12947  -2252  RISE       1
I__282/I                          InMux                          0             12947  -2252  RISE       1
I__282/O                          InMux                        662             13609  -2252  RISE       1
count_RNICTR52_12_LC_5_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13609  -2252  RISE       1
count_RNICTR52_12_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_0000    861             14470  -2252  RISE       5
I__160/I                          LocalMux                       0             14470  -2252  RISE       1
I__160/O                          LocalMux                    1099             15569  -2252  RISE       1
I__161/I                          InMux                          0             15569  -2000  RISE       1
I__161/O                          InMux                        662             16231  -2000  RISE       1
count_0_LC_5_1_1/in3              LogicCell40_SEQ_MODE_1000      0             16231  -2000  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_4_2_0/lcout
Path End         : count_6_LC_5_1_7/in3
Capture Clock    : count_6_LC_5_1_7/clk
Setup Constraint : 8940p
Path slack       : -2000p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            8821
-----------------------------------------   ----- 
End-of-path arrival time (ps)               16231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_4_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -2570  RISE       2
I__156/I                          Odrv4                          0              7410  -2503  RISE       1
I__156/O                          Odrv4                        596              8006  -2503  RISE       1
I__158/I                          LocalMux                       0              8006  -2503  RISE       1
I__158/O                          LocalMux                    1099              9106  -2503  RISE       1
I__159/I                          InMux                          0              9106  -2503  RISE       1
I__159/O                          InMux                        662              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/in0      LogicCell40_SEQ_MODE_0000      0              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/ltout    LogicCell40_SEQ_MODE_0000    901             10669  -2503  FALL       1
I__132/I                          CascadeMux                     0             10669  -2503  FALL       1
I__132/O                          CascadeMux                     0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/in2     LogicCell40_SEQ_MODE_0000      0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/lcout   LogicCell40_SEQ_MODE_0000   1179             11847  -2503  RISE       2
I__280/I                          LocalMux                       0             11847  -2252  RISE       1
I__280/O                          LocalMux                    1099             12947  -2252  RISE       1
I__282/I                          InMux                          0             12947  -2252  RISE       1
I__282/O                          InMux                        662             13609  -2252  RISE       1
count_RNICTR52_12_LC_5_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13609  -2252  RISE       1
count_RNICTR52_12_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_0000    861             14470  -2252  RISE       5
I__160/I                          LocalMux                       0             14470  -2252  RISE       1
I__160/O                          LocalMux                    1099             15569  -2252  RISE       1
I__163/I                          InMux                          0             15569  -2000  RISE       1
I__163/O                          InMux                        662             16231  -2000  RISE       1
count_6_LC_5_1_7/in3              LogicCell40_SEQ_MODE_1000      0             16231  -2000  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_6_LC_5_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_4_2_0/lcout
Path End         : count_7_LC_5_1_3/in3
Capture Clock    : count_7_LC_5_1_3/clk
Setup Constraint : 8940p
Path slack       : -2000p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            8821
-----------------------------------------   ----- 
End-of-path arrival time (ps)               16231
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_4_2_0/lcout            LogicCell40_SEQ_MODE_1000   1391              7410  -2570  RISE       2
I__156/I                          Odrv4                          0              7410  -2503  RISE       1
I__156/O                          Odrv4                        596              8006  -2503  RISE       1
I__158/I                          LocalMux                       0              8006  -2503  RISE       1
I__158/O                          LocalMux                    1099              9106  -2503  RISE       1
I__159/I                          InMux                          0              9106  -2503  RISE       1
I__159/O                          InMux                        662              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/in0      LogicCell40_SEQ_MODE_0000      0              9768  -2503  RISE       1
count_RNIOBUR_8_LC_5_2_4/ltout    LogicCell40_SEQ_MODE_0000    901             10669  -2503  FALL       1
I__132/I                          CascadeMux                     0             10669  -2503  FALL       1
I__132/O                          CascadeMux                     0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/in2     LogicCell40_SEQ_MODE_0000      0             10669  -2503  FALL       1
count_RNITTD11_5_LC_5_2_5/lcout   LogicCell40_SEQ_MODE_0000   1179             11847  -2503  RISE       2
I__280/I                          LocalMux                       0             11847  -2252  RISE       1
I__280/O                          LocalMux                    1099             12947  -2252  RISE       1
I__282/I                          InMux                          0             12947  -2252  RISE       1
I__282/O                          InMux                        662             13609  -2252  RISE       1
count_RNICTR52_12_LC_5_2_2/in3    LogicCell40_SEQ_MODE_0000      0             13609  -2252  RISE       1
count_RNICTR52_12_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_0000    861             14470  -2252  RISE       5
I__160/I                          LocalMux                       0             14470  -2252  RISE       1
I__160/O                          LocalMux                    1099             15569  -2252  RISE       1
I__164/I                          InMux                          0             15569  -2000  RISE       1
I__164/O                          InMux                        662             16231  -2000  RISE       1
count_7_LC_5_1_3/in3              LogicCell40_SEQ_MODE_1000      0             16231  -2000  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_7_LC_5_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_18_LC_4_3_1/in3
Capture Clock    : count_18_LC_4_3_1/clk
Setup Constraint : 8940p
Path slack       : -1841p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            8662
-----------------------------------------   ----- 
End-of-path arrival time (ps)               16072
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
count_RNO_0_14_LC_4_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             13741  -5351  RISE       1
count_RNO_0_14_LC_4_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             14019  -5351  RISE       2
count_15_LC_4_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             14019  -5351  RISE       1
count_15_LC_4_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             14298  -5351  RISE       2
count_16_LC_4_2_7/carryin              LogicCell40_SEQ_MODE_1000      0             14298  -5351  RISE       1
count_16_LC_4_2_7/carryout             LogicCell40_SEQ_MODE_1000    278             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitin          ICE_CARRY_IN_MUX               0             14576  -5351  RISE       1
IN_MUX_bfv_4_3_0_/carryinitout         ICE_CARRY_IN_MUX             556             15132  -5351  RISE       2
count_RNO_0_17_LC_4_3_0/carryin        LogicCell40_SEQ_MODE_0000      0             15132  -5351  RISE       1
count_RNO_0_17_LC_4_3_0/carryout       LogicCell40_SEQ_MODE_0000    278             15410  -5351  RISE       2
I__74/I                                InMux                          0             15410  -1841  RISE       1
I__74/O                                InMux                        662             16072  -1841  RISE       1
count_18_LC_4_3_1/in3                  LogicCell40_SEQ_MODE_1000      0             16072  -1841  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_5_3_7/lcout
Path End         : count_17_LC_5_3_4/in2
Capture Clock    : count_17_LC_5_3_4/clk
Setup Constraint : 8940p
Path slack       : -1205p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            7775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               15185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_5_3_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1735  RISE       4
I__189/I                          LocalMux                       0              7410  -1205  RISE       1
I__189/O                          LocalMux                    1099              8510  -1205  RISE       1
I__192/I                          InMux                          0              8510  -1205  RISE       1
I__192/O                          InMux                        662              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1205  RISE       1
I__126/I                          LocalMux                       0             10417  -1205  RISE       1
I__126/O                          LocalMux                    1099             11516  -1205  RISE       1
I__127/I                          InMux                          0             11516  -1205  RISE       1
I__127/O                          InMux                        662             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/in0    LogicCell40_SEQ_MODE_0000      0             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -1205  RISE       5
I__195/I                          LocalMux                       0             13423  -1205  RISE       1
I__195/O                          LocalMux                    1099             14523  -1205  RISE       1
I__198/I                          InMux                          0             14523  -1205  RISE       1
I__198/O                          InMux                        662             15185  -1205  RISE       1
I__203/I                          CascadeMux                     0             15185  -1205  RISE       1
I__203/O                          CascadeMux                     0             15185  -1205  RISE       1
count_17_LC_5_3_4/in2             LogicCell40_SEQ_MODE_1000      0             15185  -1205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_5_3_7/lcout
Path End         : count_21_LC_4_3_7/in2
Capture Clock    : count_21_LC_4_3_7/clk
Setup Constraint : 8940p
Path slack       : -1205p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            7775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               15185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_5_3_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1735  RISE       4
I__189/I                          LocalMux                       0              7410  -1205  RISE       1
I__189/O                          LocalMux                    1099              8510  -1205  RISE       1
I__192/I                          InMux                          0              8510  -1205  RISE       1
I__192/O                          InMux                        662              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1205  RISE       1
I__126/I                          LocalMux                       0             10417  -1205  RISE       1
I__126/O                          LocalMux                    1099             11516  -1205  RISE       1
I__127/I                          InMux                          0             11516  -1205  RISE       1
I__127/O                          InMux                        662             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/in0    LogicCell40_SEQ_MODE_0000      0             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -1205  RISE       5
I__196/I                          LocalMux                       0             13423  -1205  RISE       1
I__196/O                          LocalMux                    1099             14523  -1205  RISE       1
I__200/I                          InMux                          0             14523  -1205  RISE       1
I__200/O                          InMux                        662             15185  -1205  RISE       1
I__204/I                          CascadeMux                     0             15185  -1205  RISE       1
I__204/O                          CascadeMux                     0             15185  -1205  RISE       1
count_21_LC_4_3_7/in2             LogicCell40_SEQ_MODE_1000      0             15185  -1205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_21_LC_4_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_5_3_7/lcout
Path End         : count_14_LC_5_2_0/in3
Capture Clock    : count_14_LC_5_2_0/clk
Setup Constraint : 8940p
Path slack       : -954p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            7775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               15185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_5_3_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1735  RISE       4
I__189/I                          LocalMux                       0              7410  -1205  RISE       1
I__189/O                          LocalMux                    1099              8510  -1205  RISE       1
I__192/I                          InMux                          0              8510  -1205  RISE       1
I__192/O                          InMux                        662              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1205  RISE       1
I__126/I                          LocalMux                       0             10417  -1205  RISE       1
I__126/O                          LocalMux                    1099             11516  -1205  RISE       1
I__127/I                          InMux                          0             11516  -1205  RISE       1
I__127/O                          InMux                        662             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/in0    LogicCell40_SEQ_MODE_0000      0             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -1205  RISE       5
I__197/I                          LocalMux                       0             13423   -954  RISE       1
I__197/O                          LocalMux                    1099             14523   -954  RISE       1
I__202/I                          InMux                          0             14523   -954  RISE       1
I__202/O                          InMux                        662             15185   -954  RISE       1
count_14_LC_5_2_0/in3             LogicCell40_SEQ_MODE_1000      0             15185   -954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_5_3_7/lcout
Path End         : count_12_LC_5_3_7/in3
Capture Clock    : count_12_LC_5_3_7/clk
Setup Constraint : 8940p
Path slack       : -954p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            7775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               15185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_5_3_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1735  RISE       4
I__189/I                          LocalMux                       0              7410  -1205  RISE       1
I__189/O                          LocalMux                    1099              8510  -1205  RISE       1
I__192/I                          InMux                          0              8510  -1205  RISE       1
I__192/O                          InMux                        662              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1205  RISE       1
I__126/I                          LocalMux                       0             10417  -1205  RISE       1
I__126/O                          LocalMux                    1099             11516  -1205  RISE       1
I__127/I                          InMux                          0             11516  -1205  RISE       1
I__127/O                          InMux                        662             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/in0    LogicCell40_SEQ_MODE_0000      0             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -1205  RISE       5
I__195/I                          LocalMux                       0             13423  -1205  RISE       1
I__195/O                          LocalMux                    1099             14523  -1205  RISE       1
I__199/I                          InMux                          0             14523   -954  RISE       1
I__199/O                          InMux                        662             15185   -954  RISE       1
count_12_LC_5_3_7/in3             LogicCell40_SEQ_MODE_1000      0             15185   -954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_5_3_7/lcout
Path End         : count_20_LC_4_3_6/in3
Capture Clock    : count_20_LC_4_3_6/clk
Setup Constraint : 8940p
Path slack       : -954p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            7775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               15185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_5_3_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1735  RISE       4
I__189/I                          LocalMux                       0              7410  -1205  RISE       1
I__189/O                          LocalMux                    1099              8510  -1205  RISE       1
I__192/I                          InMux                          0              8510  -1205  RISE       1
I__192/O                          InMux                        662              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1205  RISE       1
I__126/I                          LocalMux                       0             10417  -1205  RISE       1
I__126/O                          LocalMux                    1099             11516  -1205  RISE       1
I__127/I                          InMux                          0             11516  -1205  RISE       1
I__127/O                          InMux                        662             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/in0    LogicCell40_SEQ_MODE_0000      0             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_0000   1245             13423  -1205  RISE       5
I__196/I                          LocalMux                       0             13423  -1205  RISE       1
I__196/O                          LocalMux                    1099             14523  -1205  RISE       1
I__201/I                          InMux                          0             14523   -954  RISE       1
I__201/O                          InMux                        662             15185   -954  RISE       1
count_20_LC_4_3_6/in3             LogicCell40_SEQ_MODE_1000      0             15185   -954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_16_LC_4_2_7/in3
Capture Clock    : count_16_LC_4_2_7/clk
Setup Constraint : 8940p
Path slack       : -729p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            7550
-----------------------------------------   ----- 
End-of-path arrival time (ps)               14960
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
count_RNO_0_14_LC_4_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             13741  -5351  RISE       1
count_RNO_0_14_LC_4_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             14019  -5351  RISE       2
count_15_LC_4_2_6/carryin              LogicCell40_SEQ_MODE_1000      0             14019  -5351  RISE       1
count_15_LC_4_2_6/carryout             LogicCell40_SEQ_MODE_1000    278             14298  -5351  RISE       2
I__76/I                                InMux                          0             14298   -729  RISE       1
I__76/O                                InMux                        662             14960   -729  RISE       1
count_16_LC_4_2_7/in3                  LogicCell40_SEQ_MODE_1000      0             14960   -729  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_16_LC_4_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_7_LC_5_1_3/in1
Capture Clock    : count_7_LC_5_1_3/clk
Setup Constraint : 8940p
Path slack       : -623p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            7113
-----------------------------------------   ----- 
End-of-path arrival time (ps)               14523
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
I__65/I                                InMux                          0             11238   -623  RISE       1
I__65/O                                InMux                        662             11900   -623  RISE       1
count_RNO_0_7_LC_4_1_6/in3             LogicCell40_SEQ_MODE_0000      0             11900   -623  RISE       1
count_RNO_0_7_LC_4_1_6/lcout           LogicCell40_SEQ_MODE_0000    861             12761   -623  RISE       1
I__94/I                                LocalMux                       0             12761   -623  RISE       1
I__94/O                                LocalMux                    1099             13860   -623  RISE       1
I__95/I                                InMux                          0             13860   -623  RISE       1
I__95/O                                InMux                        662             14523   -623  RISE       1
count_7_LC_5_1_3/in1                   LogicCell40_SEQ_MODE_1000      0             14523   -623  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_7_LC_5_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_15_LC_4_2_6/in3
Capture Clock    : count_15_LC_4_2_6/clk
Setup Constraint : 8940p
Path slack       : -451p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            7272
-----------------------------------------   ----- 
End-of-path arrival time (ps)               14682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
count_11_LC_4_2_2/carryin              LogicCell40_SEQ_MODE_1000      0             12907  -5351  RISE       1
count_11_LC_4_2_2/carryout             LogicCell40_SEQ_MODE_1000    278             13185  -5351  RISE       2
count_RNO_0_12_LC_4_2_3/carryin        LogicCell40_SEQ_MODE_0000      0             13185  -5351  RISE       1
count_RNO_0_12_LC_4_2_3/carryout       LogicCell40_SEQ_MODE_0000    278             13463  -5351  RISE       2
count_RNO_0_13_LC_4_2_4/carryin        LogicCell40_SEQ_MODE_0000      0             13463  -5351  RISE       1
count_RNO_0_13_LC_4_2_4/carryout       LogicCell40_SEQ_MODE_0000    278             13741  -5351  RISE       2
count_RNO_0_14_LC_4_2_5/carryin        LogicCell40_SEQ_MODE_0000      0             13741  -5351  RISE       1
count_RNO_0_14_LC_4_2_5/carryout       LogicCell40_SEQ_MODE_0000    278             14019  -5351  RISE       2
I__77/I                                InMux                          0             14019   -450  RISE       1
I__77/O                                InMux                        662             14682   -450  RISE       1
count_15_LC_4_2_6/in3                  LogicCell40_SEQ_MODE_1000      0             14682   -450  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_6_LC_5_1_7/in1
Capture Clock    : count_6_LC_5_1_7/clk
Setup Constraint : 8940p
Path slack       : -345p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            6835
-----------------------------------------   ----- 
End-of-path arrival time (ps)               14245
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
I__66/I                                InMux                          0             10960   -344  RISE       1
I__66/O                                InMux                        662             11622   -344  RISE       1
count_RNO_0_6_LC_4_1_5/in3             LogicCell40_SEQ_MODE_0000      0             11622   -344  RISE       1
count_RNO_0_6_LC_4_1_5/lcout           LogicCell40_SEQ_MODE_0000    861             12483   -344  RISE       1
I__80/I                                LocalMux                       0             12483   -344  RISE       1
I__80/O                                LocalMux                    1099             13582   -344  RISE       1
I__81/I                                InMux                          0             13582   -344  RISE       1
I__81/O                                InMux                        662             14245   -344  RISE       1
count_6_LC_5_1_7/in1                   LogicCell40_SEQ_MODE_1000      0             14245   -344  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_6_LC_5_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_5_LC_5_1_6/in0
Capture Clock    : count_5_LC_5_1_6/clk
Setup Constraint : 8940p
Path slack       : -238p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            6556
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13966
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
I__67/I                                InMux                          0             10682   -238  RISE       1
I__67/O                                InMux                        662             11344   -238  RISE       1
count_RNO_0_5_LC_4_1_4/in3             LogicCell40_SEQ_MODE_0000      0             11344   -238  RISE       1
count_RNO_0_5_LC_4_1_4/lcout           LogicCell40_SEQ_MODE_0000    861             12205   -238  RISE       1
I__82/I                                LocalMux                       0             12205   -238  RISE       1
I__82/O                                LocalMux                    1099             13304   -238  RISE       1
I__83/I                                InMux                          0             13304   -238  RISE       1
I__83/O                                InMux                        662             13966   -238  RISE       1
count_5_LC_5_1_6/in0                   LogicCell40_SEQ_MODE_1000      0             13966   -238  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_5_LC_5_1_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_20_LC_4_3_6/in0
Capture Clock    : count_20_LC_4_3_6/clk
Setup Constraint : 8940p
Path slack       : 119p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            6199
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    119  RISE      10
I__221/I                          Odrv4                          0             11251    119  RISE       1
I__221/O                          Odrv4                        596             11847    119  RISE       1
I__225/I                          LocalMux                       0             11847    119  RISE       1
I__225/O                          LocalMux                    1099             12947    119  RISE       1
I__230/I                          InMux                          0             12947    119  RISE       1
I__230/O                          InMux                        662             13609    119  RISE       1
count_20_LC_4_3_6/in0             LogicCell40_SEQ_MODE_1000      0             13609    119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_0_LC_5_1_1/in0
Capture Clock    : count_0_LC_5_1_1/clk
Setup Constraint : 8940p
Path slack       : 119p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            6199
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    119  RISE      10
I__222/I                          Odrv4                          0             11251    119  RISE       1
I__222/O                          Odrv4                        596             11847    119  RISE       1
I__226/I                          LocalMux                       0             11847    119  RISE       1
I__226/O                          LocalMux                    1099             12947    119  RISE       1
I__232/I                          InMux                          0             12947    119  RISE       1
I__232/O                          InMux                        662             13609    119  RISE       1
count_0_LC_5_1_1/in0              LogicCell40_SEQ_MODE_1000      0             13609    119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_6_LC_5_1_7/in0
Capture Clock    : count_6_LC_5_1_7/clk
Setup Constraint : 8940p
Path slack       : 119p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            6199
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    119  RISE      10
I__222/I                          Odrv4                          0             11251    119  RISE       1
I__222/O                          Odrv4                        596             11847    119  RISE       1
I__226/I                          LocalMux                       0             11847    119  RISE       1
I__226/O                          LocalMux                    1099             12947    119  RISE       1
I__233/I                          InMux                          0             12947    119  RISE       1
I__233/O                          InMux                        662             13609    119  RISE       1
count_6_LC_5_1_7/in0              LogicCell40_SEQ_MODE_1000      0             13609    119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_6_LC_5_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_7_LC_5_1_3/in0
Capture Clock    : count_7_LC_5_1_3/clk
Setup Constraint : 8940p
Path slack       : 119p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            6199
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    119  RISE      10
I__222/I                          Odrv4                          0             11251    119  RISE       1
I__222/O                          Odrv4                        596             11847    119  RISE       1
I__226/I                          LocalMux                       0             11847    119  RISE       1
I__226/O                          LocalMux                    1099             12947    119  RISE       1
I__234/I                          InMux                          0             12947    119  RISE       1
I__234/O                          InMux                        662             13609    119  RISE       1
count_7_LC_5_1_3/in0              LogicCell40_SEQ_MODE_1000      0             13609    119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_7_LC_5_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_21_LC_4_3_7/in1
Capture Clock    : count_21_LC_4_3_7/clk
Setup Constraint : 8940p
Path slack       : 291p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            6199
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    119  RISE      10
I__221/I                          Odrv4                          0             11251    119  RISE       1
I__221/O                          Odrv4                        596             11847    119  RISE       1
I__225/I                          LocalMux                       0             11847    119  RISE       1
I__225/O                          LocalMux                    1099             12947    119  RISE       1
I__231/I                          InMux                          0             12947    291  RISE       1
I__231/O                          InMux                        662             13609    291  RISE       1
count_21_LC_4_3_7/in1             LogicCell40_SEQ_MODE_1000      0             13609    291  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_21_LC_4_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_5_LC_5_1_6/in3
Capture Clock    : count_5_LC_5_1_6/clk
Setup Constraint : 8940p
Path slack       : 622p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            6199
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    119  RISE      10
I__222/I                          Odrv4                          0             11251    119  RISE       1
I__222/O                          Odrv4                        596             11847    119  RISE       1
I__226/I                          LocalMux                       0             11847    119  RISE       1
I__226/O                          LocalMux                    1099             12947    119  RISE       1
I__235/I                          InMux                          0             12947    622  RISE       1
I__235/O                          InMux                        662             13609    622  RISE       1
count_5_LC_5_1_6/in3              LogicCell40_SEQ_MODE_1000      0             13609    622  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_5_LC_5_1_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : ledZ0_LC_5_1_2/in3
Capture Clock    : ledZ0_LC_5_1_2/clk
Setup Constraint : 8940p
Path slack       : 622p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            6199
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    119  RISE      10
I__222/I                          Odrv4                          0             11251    119  RISE       1
I__222/O                          Odrv4                        596             11847    119  RISE       1
I__226/I                          LocalMux                       0             11847    119  RISE       1
I__226/O                          LocalMux                    1099             12947    119  RISE       1
I__236/I                          InMux                          0             12947    622  RISE       1
I__236/O                          InMux                        662             13609    622  RISE       1
ledZ0_LC_5_1_2/in3                LogicCell40_SEQ_MODE_1000      0             13609    622  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_11_LC_4_2_2/in3
Capture Clock    : count_11_LC_4_2_2/clk
Setup Constraint : 8940p
Path slack       : 662p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            6159
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13569
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
count_10_LC_4_2_1/carryin              LogicCell40_SEQ_MODE_1000      0             12629  -5351  RISE       1
count_10_LC_4_2_1/carryout             LogicCell40_SEQ_MODE_1000    278             12907  -5351  RISE       2
I__61/I                                InMux                          0             12907    662  RISE       1
I__61/O                                InMux                        662             13569    662  RISE       1
count_11_LC_4_2_2/in3                  LogicCell40_SEQ_MODE_1000      0             13569    662  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_11_LC_4_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_17_LC_5_3_4/in0
Capture Clock    : count_17_LC_5_3_4/clk
Setup Constraint : 8940p
Path slack       : 715p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5603
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13013
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    119  RISE      10
I__223/I                          LocalMux                       0             11251    715  RISE       1
I__223/O                          LocalMux                    1099             12351    715  RISE       1
I__227/I                          InMux                          0             12351    715  RISE       1
I__227/O                          InMux                        662             13013    715  RISE       1
count_17_LC_5_3_4/in0             LogicCell40_SEQ_MODE_1000      0             13013    715  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_13_LC_5_2_7/in0
Capture Clock    : count_13_LC_5_2_7/clk
Setup Constraint : 8940p
Path slack       : 715p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5603
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13013
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    119  RISE      10
I__224/I                          LocalMux                       0             11251    715  RISE       1
I__224/O                          LocalMux                    1099             12351    715  RISE       1
I__228/I                          InMux                          0             12351    715  RISE       1
I__228/O                          InMux                        662             13013    715  RISE       1
count_13_LC_5_2_7/in0             LogicCell40_SEQ_MODE_1000      0             13013    715  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_13_LC_5_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_14_LC_5_2_0/in1
Capture Clock    : count_14_LC_5_2_0/clk
Setup Constraint : 8940p
Path slack       : 887p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5603
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13013
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000   1179             11251    119  RISE      10
I__224/I                          LocalMux                       0             11251    715  RISE       1
I__224/O                          LocalMux                    1099             12351    715  RISE       1
I__229/I                          InMux                          0             12351    887  RISE       1
I__229/O                          InMux                        662             13013    887  RISE       1
count_14_LC_5_2_0/in1             LogicCell40_SEQ_MODE_1000      0             13013    887  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_10_LC_4_2_1/in3
Capture Clock    : count_10_LC_4_2_1/clk
Setup Constraint : 8940p
Path slack       : 940p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5881
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13291
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
count_9_LC_4_2_0/carryin               LogicCell40_SEQ_MODE_1000      0             12351  -5351  RISE       1
count_9_LC_4_2_0/carryout              LogicCell40_SEQ_MODE_1000    278             12629  -5351  RISE       2
I__62/I                                InMux                          0             12629    940  RISE       1
I__62/O                                InMux                        662             13291    940  RISE       1
count_10_LC_4_2_1/in3                  LogicCell40_SEQ_MODE_1000      0             13291    940  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_10_LC_4_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_5_3_7/lcout
Path End         : count_13_LC_5_2_7/in2
Capture Clock    : count_13_LC_5_2_7/clk
Setup Constraint : 8940p
Path slack       : 954p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5616
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13026
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_5_3_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1735  RISE       4
I__189/I                          LocalMux                       0              7410  -1205  RISE       1
I__189/O                          LocalMux                    1099              8510  -1205  RISE       1
I__192/I                          InMux                          0              8510  -1205  RISE       1
I__192/O                          InMux                        662              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1205  RISE       1
count_RNIFVD41_12_LC_5_2_3/lcout  LogicCell40_SEQ_MODE_0000   1245             10417  -1205  RISE       1
I__126/I                          LocalMux                       0             10417  -1205  RISE       1
I__126/O                          LocalMux                    1099             11516  -1205  RISE       1
I__127/I                          InMux                          0             11516  -1205  RISE       1
I__127/O                          InMux                        662             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/in0    LogicCell40_SEQ_MODE_0000      0             12178  -1205  RISE       1
count_RNIRC5U2_15_LC_5_2_6/ltout  LogicCell40_SEQ_MODE_0000    848             13026    954  RISE       1
I__124/I                          CascadeMux                     0             13026    954  RISE       1
I__124/O                          CascadeMux                     0             13026    954  RISE       1
count_13_LC_5_2_7/in2             LogicCell40_SEQ_MODE_1000      0             13026    954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_13_LC_5_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_4_3_2/lcout
Path End         : count_14_LC_5_2_0/in0
Capture Clock    : count_14_LC_5_2_0/clk
Setup Constraint : 8940p
Path slack       : 954p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5364
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12774
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_4_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    -66  RISE       4
I__246/I                         LocalMux                       0              7410    -66  RISE       1
I__246/O                         LocalMux                    1099              8510    -66  RISE       1
I__249/I                         InMux                          0              8510    -66  RISE       1
I__249/O                         InMux                        662              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/in0    LogicCell40_SEQ_MODE_0000      0              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    954  RISE       6
I__209/I                         Odrv4                          0             10417    954  RISE       1
I__209/O                         Odrv4                        596             11013    954  RISE       1
I__213/I                         LocalMux                       0             11013    954  RISE       1
I__213/O                         LocalMux                    1099             12112    954  RISE       1
I__217/I                         InMux                          0             12112    954  RISE       1
I__217/O                         InMux                        662             12774    954  RISE       1
count_14_LC_5_2_0/in0            LogicCell40_SEQ_MODE_1000      0             12774    954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_4_3_2/lcout
Path End         : count_21_LC_4_3_7/in0
Capture Clock    : count_21_LC_4_3_7/clk
Setup Constraint : 8940p
Path slack       : 954p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5364
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12774
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_4_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    -66  RISE       4
I__246/I                         LocalMux                       0              7410    -66  RISE       1
I__246/O                         LocalMux                    1099              8510    -66  RISE       1
I__249/I                         InMux                          0              8510    -66  RISE       1
I__249/O                         InMux                        662              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/in0    LogicCell40_SEQ_MODE_0000      0              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    954  RISE       6
I__210/I                         Odrv4                          0             10417    954  RISE       1
I__210/O                         Odrv4                        596             11013    954  RISE       1
I__215/I                         LocalMux                       0             11013    954  RISE       1
I__215/O                         LocalMux                    1099             12112    954  RISE       1
I__219/I                         InMux                          0             12112    954  RISE       1
I__219/O                         InMux                        662             12774    954  RISE       1
count_21_LC_4_3_7/in0            LogicCell40_SEQ_MODE_1000      0             12774    954  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_21_LC_4_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_4_3_2/lcout
Path End         : count_13_LC_5_2_7/in1
Capture Clock    : count_13_LC_5_2_7/clk
Setup Constraint : 8940p
Path slack       : 1126p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5364
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12774
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_4_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    -66  RISE       4
I__246/I                         LocalMux                       0              7410    -66  RISE       1
I__246/O                         LocalMux                    1099              8510    -66  RISE       1
I__249/I                         InMux                          0              8510    -66  RISE       1
I__249/O                         InMux                        662              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/in0    LogicCell40_SEQ_MODE_0000      0              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    954  RISE       6
I__209/I                         Odrv4                          0             10417    954  RISE       1
I__209/O                         Odrv4                        596             11013    954  RISE       1
I__213/I                         LocalMux                       0             11013    954  RISE       1
I__213/O                         LocalMux                    1099             12112    954  RISE       1
I__216/I                         InMux                          0             12112   1126  RISE       1
I__216/O                         InMux                        662             12774   1126  RISE       1
count_13_LC_5_2_7/in1            LogicCell40_SEQ_MODE_1000      0             12774   1126  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_13_LC_5_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_5_LC_5_1_6/in1
Capture Clock    : count_5_LC_5_1_6/clk
Setup Constraint : 8940p
Path slack       : 1126p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5364
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12774
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   -901  RISE       4
I__288/I                          Odrv4                          0              7410   1126  RISE       1
I__288/O                          Odrv4                        596              8006   1126  RISE       1
I__291/I                          LocalMux                       0              8006   1126  RISE       1
I__291/O                          LocalMux                    1099              9106   1126  RISE       1
I__292/I                          InMux                          0              9106   1126  RISE       1
I__292/O                          InMux                        662              9768   1126  RISE       1
count_RNI45JG1_15_LC_5_2_1/in0    LogicCell40_SEQ_MODE_0000      0              9768   1126  RISE       1
count_RNI45JG1_15_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   1126  RISE       5
I__168/I                          LocalMux                       0             11013   1126  RISE       1
I__168/O                          LocalMux                    1099             12112   1126  RISE       1
I__170/I                          InMux                          0             12112   1126  RISE       1
I__170/O                          InMux                        662             12774   1126  RISE       1
count_5_LC_5_1_6/in1              LogicCell40_SEQ_MODE_1000      0             12774   1126  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_5_LC_5_1_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : ledZ0_LC_5_1_2/in1
Capture Clock    : ledZ0_LC_5_1_2/clk
Setup Constraint : 8940p
Path slack       : 1126p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5364
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12774
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   -901  RISE       4
I__288/I                          Odrv4                          0              7410   1126  RISE       1
I__288/O                          Odrv4                        596              8006   1126  RISE       1
I__291/I                          LocalMux                       0              8006   1126  RISE       1
I__291/O                          LocalMux                    1099              9106   1126  RISE       1
I__292/I                          InMux                          0              9106   1126  RISE       1
I__292/O                          InMux                        662              9768   1126  RISE       1
count_RNI45JG1_15_LC_5_2_1/in0    LogicCell40_SEQ_MODE_0000      0              9768   1126  RISE       1
count_RNI45JG1_15_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   1126  RISE       5
I__168/I                          LocalMux                       0             11013   1126  RISE       1
I__168/O                          LocalMux                    1099             12112   1126  RISE       1
I__173/I                          InMux                          0             12112   1126  RISE       1
I__173/O                          InMux                        662             12774   1126  RISE       1
ledZ0_LC_5_1_2/in1                LogicCell40_SEQ_MODE_1000      0             12774   1126  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_0_LC_5_1_1/in2
Capture Clock    : count_0_LC_5_1_1/clk
Setup Constraint : 8940p
Path slack       : 1206p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5364
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12774
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   -901  RISE       4
I__288/I                          Odrv4                          0              7410   1126  RISE       1
I__288/O                          Odrv4                        596              8006   1126  RISE       1
I__291/I                          LocalMux                       0              8006   1126  RISE       1
I__291/O                          LocalMux                    1099              9106   1126  RISE       1
I__292/I                          InMux                          0              9106   1126  RISE       1
I__292/O                          InMux                        662              9768   1126  RISE       1
count_RNI45JG1_15_LC_5_2_1/in0    LogicCell40_SEQ_MODE_0000      0              9768   1126  RISE       1
count_RNI45JG1_15_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   1126  RISE       5
I__168/I                          LocalMux                       0             11013   1126  RISE       1
I__168/O                          LocalMux                    1099             12112   1126  RISE       1
I__169/I                          InMux                          0             12112   1205  RISE       1
I__169/O                          InMux                        662             12774   1205  RISE       1
I__174/I                          CascadeMux                     0             12774   1205  RISE       1
I__174/O                          CascadeMux                     0             12774   1205  RISE       1
count_0_LC_5_1_1/in2              LogicCell40_SEQ_MODE_1000      0             12774   1205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_6_LC_5_1_7/in2
Capture Clock    : count_6_LC_5_1_7/clk
Setup Constraint : 8940p
Path slack       : 1206p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5364
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12774
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   -901  RISE       4
I__288/I                          Odrv4                          0              7410   1126  RISE       1
I__288/O                          Odrv4                        596              8006   1126  RISE       1
I__291/I                          LocalMux                       0              8006   1126  RISE       1
I__291/O                          LocalMux                    1099              9106   1126  RISE       1
I__292/I                          InMux                          0              9106   1126  RISE       1
I__292/O                          InMux                        662              9768   1126  RISE       1
count_RNI45JG1_15_LC_5_2_1/in0    LogicCell40_SEQ_MODE_0000      0              9768   1126  RISE       1
count_RNI45JG1_15_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   1126  RISE       5
I__168/I                          LocalMux                       0             11013   1126  RISE       1
I__168/O                          LocalMux                    1099             12112   1126  RISE       1
I__171/I                          InMux                          0             12112   1205  RISE       1
I__171/O                          InMux                        662             12774   1205  RISE       1
I__175/I                          CascadeMux                     0             12774   1205  RISE       1
I__175/O                          CascadeMux                     0             12774   1205  RISE       1
count_6_LC_5_1_7/in2              LogicCell40_SEQ_MODE_1000      0             12774   1205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_6_LC_5_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_7_LC_5_1_3/in2
Capture Clock    : count_7_LC_5_1_3/clk
Setup Constraint : 8940p
Path slack       : 1206p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5364
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12774
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   -901  RISE       4
I__288/I                          Odrv4                          0              7410   1126  RISE       1
I__288/O                          Odrv4                        596              8006   1126  RISE       1
I__291/I                          LocalMux                       0              8006   1126  RISE       1
I__291/O                          LocalMux                    1099              9106   1126  RISE       1
I__292/I                          InMux                          0              9106   1126  RISE       1
I__292/O                          InMux                        662              9768   1126  RISE       1
count_RNI45JG1_15_LC_5_2_1/in0    LogicCell40_SEQ_MODE_0000      0              9768   1126  RISE       1
count_RNI45JG1_15_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_0000   1245             11013   1126  RISE       5
I__168/I                          LocalMux                       0             11013   1126  RISE       1
I__168/O                          LocalMux                    1099             12112   1126  RISE       1
I__172/I                          InMux                          0             12112   1205  RISE       1
I__172/O                          InMux                        662             12774   1205  RISE       1
I__176/I                          CascadeMux                     0             12774   1205  RISE       1
I__176/O                          CascadeMux                     0             12774   1205  RISE       1
count_7_LC_5_1_3/in2              LogicCell40_SEQ_MODE_1000      0             12774   1205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_7_LC_5_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_4_3_2/lcout
Path End         : count_20_LC_4_3_6/in2
Capture Clock    : count_20_LC_4_3_6/clk
Setup Constraint : 8940p
Path slack       : 1206p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5364
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12774
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_4_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    -66  RISE       4
I__246/I                         LocalMux                       0              7410    -66  RISE       1
I__246/O                         LocalMux                    1099              8510    -66  RISE       1
I__249/I                         InMux                          0              8510    -66  RISE       1
I__249/O                         InMux                        662              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/in0    LogicCell40_SEQ_MODE_0000      0              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    954  RISE       6
I__210/I                         Odrv4                          0             10417    954  RISE       1
I__210/O                         Odrv4                        596             11013    954  RISE       1
I__214/I                         LocalMux                       0             11013   1205  RISE       1
I__214/O                         LocalMux                    1099             12112   1205  RISE       1
I__218/I                         InMux                          0             12112   1205  RISE       1
I__218/O                         InMux                        662             12774   1205  RISE       1
I__220/I                         CascadeMux                     0             12774   1205  RISE       1
I__220/O                         CascadeMux                     0             12774   1205  RISE       1
count_20_LC_4_3_6/in2            LogicCell40_SEQ_MODE_1000      0             12774   1205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_9_LC_4_2_0/in3
Capture Clock    : count_9_LC_4_2_0/clk
Setup Constraint : 8940p
Path slack       : 1218p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5603
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13013
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
count_8_LC_4_1_7/carryin               LogicCell40_SEQ_MODE_1000      0             11516  -5351  RISE       1
count_8_LC_4_1_7/carryout              LogicCell40_SEQ_MODE_1000    278             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitin          ICE_CARRY_IN_MUX               0             11794  -5351  RISE       1
IN_MUX_bfv_4_2_0_/carryinitout         ICE_CARRY_IN_MUX             556             12351  -5351  RISE       2
I__63/I                                InMux                          0             12351   1218  RISE       1
I__63/O                                InMux                        662             13013   1218  RISE       1
count_9_LC_4_2_0/in3                   LogicCell40_SEQ_MODE_1000      0             13013   1218  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_4_3_2/lcout
Path End         : count_12_LC_5_3_7/in0
Capture Clock    : count_12_LC_5_3_7/clk
Setup Constraint : 8940p
Path slack       : 1550p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4768
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12178
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_4_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    -66  RISE       4
I__246/I                         LocalMux                       0              7410    -66  RISE       1
I__246/O                         LocalMux                    1099              8510    -66  RISE       1
I__249/I                         InMux                          0              8510    -66  RISE       1
I__249/O                         InMux                        662              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/in0    LogicCell40_SEQ_MODE_0000      0              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    954  RISE       6
I__208/I                         LocalMux                       0             10417   1550  RISE       1
I__208/O                         LocalMux                    1099             11516   1550  RISE       1
I__211/I                         InMux                          0             11516   1550  RISE       1
I__211/O                         InMux                        662             12178   1550  RISE       1
count_12_LC_5_3_7/in0            LogicCell40_SEQ_MODE_1000      0             12178   1550  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_4_3_2/lcout
Path End         : count_17_LC_5_3_4/in1
Capture Clock    : count_17_LC_5_3_4/clk
Setup Constraint : 8940p
Path slack       : 1722p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4768
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12178
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_4_3_2/lcout          LogicCell40_SEQ_MODE_1000   1391              7410    -66  RISE       4
I__246/I                         LocalMux                       0              7410    -66  RISE       1
I__246/O                         LocalMux                    1099              8510    -66  RISE       1
I__249/I                         InMux                          0              8510    -66  RISE       1
I__249/O                         InMux                        662              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/in0    LogicCell40_SEQ_MODE_0000      0              9172    -66  RISE       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1245             10417    954  RISE       6
I__208/I                         LocalMux                       0             10417   1550  RISE       1
I__208/O                         LocalMux                    1099             11516   1550  RISE       1
I__212/I                         InMux                          0             11516   1722  RISE       1
I__212/O                         InMux                        662             12178   1722  RISE       1
count_17_LC_5_3_4/in1            LogicCell40_SEQ_MODE_1000      0             12178   1722  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_8_LC_4_1_7/in3
Capture Clock    : count_8_LC_4_1_7/clk
Setup Constraint : 8940p
Path slack       : 2053p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4768
-----------------------------------------   ----- 
End-of-path arrival time (ps)               12178
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
count_4_LC_4_1_3/carryin               LogicCell40_SEQ_MODE_1000      0             10404  -5351  RISE       1
count_4_LC_4_1_3/carryout              LogicCell40_SEQ_MODE_1000    278             10682  -5351  RISE       2
count_RNO_0_5_LC_4_1_4/carryin         LogicCell40_SEQ_MODE_0000      0             10682  -5351  RISE       1
count_RNO_0_5_LC_4_1_4/carryout        LogicCell40_SEQ_MODE_0000    278             10960  -5351  RISE       2
count_RNO_0_6_LC_4_1_5/carryin         LogicCell40_SEQ_MODE_0000      0             10960  -5351  RISE       1
count_RNO_0_6_LC_4_1_5/carryout        LogicCell40_SEQ_MODE_0000    278             11238  -5351  RISE       2
count_RNO_0_7_LC_4_1_6/carryin         LogicCell40_SEQ_MODE_0000      0             11238  -5351  RISE       1
count_RNO_0_7_LC_4_1_6/carryout        LogicCell40_SEQ_MODE_0000    278             11516  -5351  RISE       2
I__64/I                                InMux                          0             11516   2053  RISE       1
I__64/O                                InMux                        662             12178   2053  RISE       1
count_8_LC_4_1_7/in3                   LogicCell40_SEQ_MODE_1000      0             12178   2053  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_8_LC_4_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_4_LC_4_1_3/in3
Capture Clock    : count_4_LC_4_1_3/clk
Setup Constraint : 8940p
Path slack       : 3165p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3656
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11066
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
count_3_LC_4_1_2/carryin               LogicCell40_SEQ_MODE_1000      0             10126  -5351  RISE       1
count_3_LC_4_1_2/carryout              LogicCell40_SEQ_MODE_1000    278             10404  -5351  RISE       2
I__68/I                                InMux                          0             10404   3165  RISE       1
I__68/O                                InMux                        662             11066   3165  RISE       1
count_4_LC_4_1_3/in3                   LogicCell40_SEQ_MODE_1000      0             11066   3165  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_4_LC_4_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_12_LC_5_3_7/in2
Capture Clock    : count_12_LC_5_3_7/clk
Setup Constraint : 8940p
Path slack       : 3205p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -980
------------------------------------------   ----- 
End-of-path required time (ps)               13980

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3365
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10775
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410  -1391  RISE       2
I__271/I                          LocalMux                       0              7410  -1391  RISE       1
I__271/O                          LocalMux                    1099              8510  -1391  RISE       1
I__273/I                          InMux                          0              8510  -1391  RISE       1
I__273/O                          InMux                        662              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/in0    LogicCell40_SEQ_MODE_0000      0              9172  -1391  RISE       1
count_RNICVG41_22_LC_5_3_5/ltout  LogicCell40_SEQ_MODE_0000    901             10073    119  FALL       1
I__245/I                          CascadeMux                     0             10073    119  FALL       1
I__245/O                          CascadeMux                     0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/in2    LogicCell40_SEQ_MODE_0000      0             10073    119  FALL       1
count_RNIAEV82_17_LC_5_3_6/ltout  LogicCell40_SEQ_MODE_0000    702             10775   3205  RISE       1
I__205/I                          CascadeMux                     0             10775   3205  RISE       1
I__205/O                          CascadeMux                     0             10775   3205  RISE       1
count_12_LC_5_3_7/in2             LogicCell40_SEQ_MODE_1000      0             10775   3205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_3_LC_4_1_2/in3
Capture Clock    : count_3_LC_4_1_2/clk
Setup Constraint : 8940p
Path slack       : 3443p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3378
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10788
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9847  -5351  RISE       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278             10126  -5351  RISE       2
I__54/I                                InMux                          0             10126   3444  RISE       1
I__54/O                                InMux                        662             10788   3444  RISE       1
count_3_LC_4_1_2/in3                   LogicCell40_SEQ_MODE_1000      0             10788   3444  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_3_LC_4_1_2/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_2_LC_4_1_1/in3
Capture Clock    : count_2_LC_4_1_1/clk
Setup Constraint : 8940p
Path slack       : 3721p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3100
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__84/I                                LocalMux                       0              7410  -5351  RISE       1
I__84/O                                LocalMux                    1099              8510  -5351  RISE       1
I__86/I                                InMux                          0              8510  -5351  RISE       1
I__86/O                                InMux                        662              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/in1       LogicCell40_SEQ_MODE_0000      0              9172  -5351  RISE       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    675              9847  -5351  RISE       2
I__57/I                                InMux                          0              9847   3722  RISE       1
I__57/O                                InMux                        662             10510   3722  RISE       1
count_2_LC_4_1_1/in3                   LogicCell40_SEQ_MODE_1000      0             10510   3722  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_2_LC_4_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_5_1_2/lcout
Path End         : ledZ0_LC_5_1_2/in0
Capture Clock    : ledZ0_LC_5_1_2/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   4556  RISE       2
I__96/I               LocalMux                       0              7410   4556  RISE       1
I__96/O               LocalMux                    1099              8510   4556  RISE       1
I__98/I               InMux                          0              8510   4556  RISE       1
I__98/O               InMux                        662              9172   4556  RISE       1
ledZ0_LC_5_1_2/in0    LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_5_1_1/lcout
Path End         : count_1_LC_5_1_4/in0
Capture Clock    : count_1_LC_5_1_4/clk
Setup Constraint : 8940p
Path slack       : 4556p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1232
------------------------------------------   ----- 
End-of-path required time (ps)               13728

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5285  RISE       3
I__89/I                 LocalMux                       0              7410   4556  RISE       1
I__89/O                 LocalMux                    1099              8510   4556  RISE       1
I__92/I                 InMux                          0              8510   4556  RISE       1
I__92/O                 InMux                        662              9172   4556  RISE       1
count_1_LC_5_1_4/in0    LogicCell40_SEQ_MODE_1000      0              9172   4556  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_5_1_1/lcout
Path End         : count_0_LC_5_1_1/in1
Capture Clock    : count_0_LC_5_1_1/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5285  RISE       3
I__89/I                 LocalMux                       0              7410   4556  RISE       1
I__89/O                 LocalMux                    1099              8510   4556  RISE       1
I__91/I                 InMux                          0              8510   4728  RISE       1
I__91/O                 InMux                        662              9172   4728  RISE       1
count_0_LC_5_1_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_4_3_5/lcout
Path End         : count_22_LC_4_3_5/in1
Capture Clock    : count_22_LC_4_3_5/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_22_LC_4_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -1325  RISE       2
I__267/I                 LocalMux                       0              7410   4728  RISE       1
I__267/O                 LocalMux                    1099              8510   4728  RISE       1
I__269/I                 InMux                          0              8510   4728  RISE       1
I__269/O                 InMux                        662              9172   4728  RISE       1
count_22_LC_4_3_5/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_22_LC_4_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_18_LC_4_3_1/in1
Capture Clock    : count_18_LC_4_3_1/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    -53  RISE       4
I__254/I                 LocalMux                       0              7410    490  RISE       1
I__254/O                 LocalMux                    1099              8510    490  RISE       1
I__258/I                 InMux                          0              8510    490  RISE       1
I__258/O                 InMux                        662              9172    490  RISE       1
count_18_LC_4_3_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_4_2_7/lcout
Path End         : count_16_LC_4_2_7/in1
Capture Clock    : count_16_LC_4_2_7/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_16_LC_4_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -623  RISE       4
I__295/I                 LocalMux                       0              7410   -623  RISE       1
I__295/O                 LocalMux                    1099              8510   -623  RISE       1
I__298/I                 InMux                          0              8510   -623  RISE       1
I__298/O                 InMux                        662              9172   -623  RISE       1
count_16_LC_4_2_7/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_16_LC_4_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_4_2_2/lcout
Path End         : count_11_LC_4_2_2/in1
Capture Clock    : count_11_LC_4_2_2/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_11_LC_4_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_4_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2013  RISE       2
I__143/I                 LocalMux                       0              7410  -2013  RISE       1
I__143/O                 LocalMux                    1099              8510  -2013  RISE       1
I__145/I                 InMux                          0              8510  -2013  RISE       1
I__145/O                 InMux                        662              9172  -2013  RISE       1
count_11_LC_4_2_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_11_LC_4_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_4_2_1/lcout
Path End         : count_10_LC_4_2_1/in1
Capture Clock    : count_10_LC_4_2_1/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_10_LC_4_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2291  RISE       2
I__147/I                 LocalMux                       0              7410  -2291  RISE       1
I__147/O                 LocalMux                    1099              8510  -2291  RISE       1
I__149/I                 InMux                          0              8510  -2291  RISE       1
I__149/O                 InMux                        662              9172  -2291  RISE       1
count_10_LC_4_2_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_10_LC_4_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_4_1_7/lcout
Path End         : count_8_LC_4_1_7/in1
Capture Clock    : count_8_LC_4_1_7/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_8_LC_4_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -3404  RISE       2
I__151/I                LocalMux                       0              7410  -3404  RISE       1
I__151/O                LocalMux                    1099              8510  -3404  RISE       1
I__153/I                InMux                          0              8510  -3404  RISE       1
I__153/O                InMux                        662              9172  -3404  RISE       1
count_8_LC_4_1_7/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_8_LC_4_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_4_1_3/lcout
Path End         : count_4_LC_4_1_3/in1
Capture Clock    : count_4_LC_4_1_3/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_4_LC_4_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_4_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4516  RISE       1
I__69/I                 LocalMux                       0              7410  -4516  RISE       1
I__69/O                 LocalMux                    1099              8510  -4516  RISE       1
I__70/I                 InMux                          0              8510  -4516  RISE       1
I__70/O                 InMux                        662              9172  -4516  RISE       1
count_4_LC_4_1_3/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_4_LC_4_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_4_1_2/lcout
Path End         : count_3_LC_4_1_2/in1
Capture Clock    : count_3_LC_4_1_2/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_3_LC_4_1_2/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_4_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -4795  RISE       1
I__55/I                 LocalMux                       0              7410  -4795  RISE       1
I__55/O                 LocalMux                    1099              8510  -4795  RISE       1
I__56/I                 InMux                          0              8510  -4795  RISE       1
I__56/O                 InMux                        662              9172  -4795  RISE       1
count_3_LC_4_1_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_3_LC_4_1_2/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_4_1_1/lcout
Path End         : count_2_LC_4_1_1/in1
Capture Clock    : count_2_LC_4_1_1/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_2_LC_4_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_4_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5073  RISE       1
I__58/I                 LocalMux                       0              7410  -5073  RISE       1
I__58/O                 LocalMux                    1099              8510  -5073  RISE       1
I__59/I                 InMux                          0              8510  -5073  RISE       1
I__59/O                 InMux                        662              9172  -5073  RISE       1
count_2_LC_4_1_1/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_2_LC_4_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_4_2_0/lcout
Path End         : count_9_LC_4_2_0/in1
Capture Clock    : count_9_LC_4_2_0/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -2570  RISE       2
I__155/I                LocalMux                       0              7410  -2570  RISE       1
I__155/O                LocalMux                    1099              8510  -2570  RISE       1
I__157/I                InMux                          0              8510  -2570  RISE       1
I__157/O                InMux                        662              9172  -2570  RISE       1
count_9_LC_4_2_0/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_4_3_2/lcout
Path End         : count_19_LC_4_3_2/in1
Capture Clock    : count_19_LC_4_3_2/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410    -66  RISE       4
I__247/I                 LocalMux                       0              7410    768  RISE       1
I__247/O                 LocalMux                    1099              8510    768  RISE       1
I__251/I                 InMux                          0              8510    768  RISE       1
I__251/O                 InMux                        662              9172    768  RISE       1
count_19_LC_4_3_2/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_15_LC_4_2_6/in1
Capture Clock    : count_15_LC_4_2_6/clk
Setup Constraint : 8940p
Path slack       : 4728p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                 -1060
------------------------------------------   ----- 
End-of-path required time (ps)               13900

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   -901  RISE       4
I__286/I                 LocalMux                       0              7410   -901  RISE       1
I__286/O                 LocalMux                    1099              8510   -901  RISE       1
I__289/I                 InMux                          0              8510   -901  RISE       1
I__289/O                 InMux                        662              9172   -901  RISE       1
count_15_LC_4_2_6/in1    LogicCell40_SEQ_MODE_1000      0              9172   4728  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_1_LC_5_1_4/in3
Capture Clock    : count_1_LC_5_1_4/clk
Setup Constraint : 8940p
Path slack       : 5059p

Capture Clock Arrival Time (Blink|clk:R#2)    8940
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    6020
- Setup Time                                  -728
------------------------------------------   ----- 
End-of-path required time (ps)               14231

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1762
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410  -5351  RISE       2
I__85/I                 LocalMux                       0              7410   5059  RISE       1
I__85/O                 LocalMux                    1099              8510   5059  RISE       1
I__87/I                 InMux                          0              8510   5059  RISE       1
I__87/O                 InMux                        662              9172   5059  RISE       1
count_1_LC_5_1_4/in3    LogicCell40_SEQ_MODE_1000      0              9172   5059  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_5_1_2/lcout
Path End         : led
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5837
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13247
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_5_1_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       2
I__97/I                        Odrv4                          0              7410   +INF  RISE       1
I__97/O                        Odrv4                        596              8006   +INF  RISE       1
I__99/I                        IoSpan4Mux                     0              8006   +INF  RISE       1
I__99/O                        IoSpan4Mux                   622              8629   +INF  RISE       1
I__100/I                       LocalMux                       0              8629   +INF  RISE       1
I__100/O                       LocalMux                    1099              9728   +INF  RISE       1
I__101/I                       IoInMux                        0              9728   +INF  RISE       1
I__101/O                       IoInMux                      662             10390   +INF  RISE       1
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10390   +INF  RISE       1
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             11159   +INF  FALL       1
led_obuf_iopad/DIN             IO_PAD                         0             11159   +INF  FALL       1
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             13247   +INF  FALL       1
led                            Blink                          0             13247   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_5_1_4/lcout
Path End         : count_1_LC_5_1_4/in3
Capture Clock    : count_1_LC_5_1_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_5_1_4/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__85/I                 LocalMux                       0              7410   2662  FALL       1
I__85/O                 LocalMux                     768              8179   2662  FALL       1
I__87/I                 InMux                          0              8179   2662  FALL       1
I__87/O                 InMux                        503              8682   2662  FALL       1
count_1_LC_5_1_4/in3    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_5_1_2/lcout
Path End         : ledZ0_LC_5_1_2/in0
Capture Clock    : ledZ0_LC_5_1_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_5_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__96/I               LocalMux                       0              7410   2662  FALL       1
I__96/O               LocalMux                     768              8179   2662  FALL       1
I__98/I               InMux                          0              8179   2662  FALL       1
I__98/O               InMux                        503              8682   2662  FALL       1
ledZ0_LC_5_1_2/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_5_1_1/lcout
Path End         : count_0_LC_5_1_1/in1
Capture Clock    : count_0_LC_5_1_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__89/I                 LocalMux                       0              7410   2662  FALL       1
I__89/O                 LocalMux                     768              8179   2662  FALL       1
I__91/I                 InMux                          0              8179   2662  FALL       1
I__91/O                 InMux                        503              8682   2662  FALL       1
count_0_LC_5_1_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_5_1_1/lcout
Path End         : count_1_LC_5_1_4/in0
Capture Clock    : count_1_LC_5_1_4/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_5_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__89/I                 LocalMux                       0              7410   2662  FALL       1
I__89/O                 LocalMux                     768              8179   2662  FALL       1
I__92/I                 InMux                          0              8179   2662  FALL       1
I__92/O                 InMux                        503              8682   2662  FALL       1
count_1_LC_5_1_4/in0    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_1_LC_5_1_4/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_4_3_5/lcout
Path End         : count_22_LC_4_3_5/in1
Capture Clock    : count_22_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_22_LC_4_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__267/I                 LocalMux                       0              7410   2662  FALL       1
I__267/O                 LocalMux                     768              8179   2662  FALL       1
I__269/I                 InMux                          0              8179   2662  FALL       1
I__269/O                 InMux                        503              8682   2662  FALL       1
count_22_LC_4_3_5/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_22_LC_4_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_4_3_2/lcout
Path End         : count_19_LC_4_3_2/in1
Capture Clock    : count_19_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__247/I                 LocalMux                       0              7410   2662  FALL       1
I__247/O                 LocalMux                     768              8179   2662  FALL       1
I__251/I                 InMux                          0              8179   2662  FALL       1
I__251/O                 InMux                        503              8682   2662  FALL       1
count_19_LC_4_3_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_18_LC_4_3_1/in1
Capture Clock    : count_18_LC_4_3_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__254/I                 LocalMux                       0              7410   2662  FALL       1
I__254/O                 LocalMux                     768              8179   2662  FALL       1
I__258/I                 InMux                          0              8179   2662  FALL       1
I__258/O                 InMux                        503              8682   2662  FALL       1
count_18_LC_4_3_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_4_2_7/lcout
Path End         : count_16_LC_4_2_7/in1
Capture Clock    : count_16_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_16_LC_4_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__295/I                 LocalMux                       0              7410   2662  FALL       1
I__295/O                 LocalMux                     768              8179   2662  FALL       1
I__298/I                 InMux                          0              8179   2662  FALL       1
I__298/O                 InMux                        503              8682   2662  FALL       1
count_16_LC_4_2_7/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_16_LC_4_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_15_LC_4_2_6/in1
Capture Clock    : count_15_LC_4_2_6/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__286/I                 LocalMux                       0              7410   2662  FALL       1
I__286/O                 LocalMux                     768              8179   2662  FALL       1
I__289/I                 InMux                          0              8179   2662  FALL       1
I__289/O                 InMux                        503              8682   2662  FALL       1
count_15_LC_4_2_6/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_4_2_2/lcout
Path End         : count_11_LC_4_2_2/in1
Capture Clock    : count_11_LC_4_2_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_11_LC_4_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_4_2_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__143/I                 LocalMux                       0              7410   2662  FALL       1
I__143/O                 LocalMux                     768              8179   2662  FALL       1
I__145/I                 InMux                          0              8179   2662  FALL       1
I__145/O                 InMux                        503              8682   2662  FALL       1
count_11_LC_4_2_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_11_LC_4_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_4_2_1/lcout
Path End         : count_10_LC_4_2_1/in1
Capture Clock    : count_10_LC_4_2_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_10_LC_4_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__147/I                 LocalMux                       0              7410   2662  FALL       1
I__147/O                 LocalMux                     768              8179   2662  FALL       1
I__149/I                 InMux                          0              8179   2662  FALL       1
I__149/O                 InMux                        503              8682   2662  FALL       1
count_10_LC_4_2_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_10_LC_4_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_4_2_0/lcout
Path End         : count_9_LC_4_2_0/in1
Capture Clock    : count_9_LC_4_2_0/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__155/I                LocalMux                       0              7410   2662  FALL       1
I__155/O                LocalMux                     768              8179   2662  FALL       1
I__157/I                InMux                          0              8179   2662  FALL       1
I__157/O                InMux                        503              8682   2662  FALL       1
count_9_LC_4_2_0/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_4_1_7/lcout
Path End         : count_8_LC_4_1_7/in1
Capture Clock    : count_8_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_8_LC_4_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_4_1_7/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__151/I                LocalMux                       0              7410   2662  FALL       1
I__151/O                LocalMux                     768              8179   2662  FALL       1
I__153/I                InMux                          0              8179   2662  FALL       1
I__153/O                InMux                        503              8682   2662  FALL       1
count_8_LC_4_1_7/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_8_LC_4_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_4_1_3/lcout
Path End         : count_4_LC_4_1_3/in1
Capture Clock    : count_4_LC_4_1_3/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_4_LC_4_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_4_1_3/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__69/I                 LocalMux                       0              7410   2662  FALL       1
I__69/O                 LocalMux                     768              8179   2662  FALL       1
I__70/I                 InMux                          0              8179   2662  FALL       1
I__70/O                 InMux                        503              8682   2662  FALL       1
count_4_LC_4_1_3/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_4_LC_4_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_4_1_2/lcout
Path End         : count_3_LC_4_1_2/in1
Capture Clock    : count_3_LC_4_1_2/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_3_LC_4_1_2/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_4_1_2/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__55/I                 LocalMux                       0              7410   2662  FALL       1
I__55/O                 LocalMux                     768              8179   2662  FALL       1
I__56/I                 InMux                          0              8179   2662  FALL       1
I__56/O                 InMux                        503              8682   2662  FALL       1
count_3_LC_4_1_2/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_3_LC_4_1_2/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_4_1_1/lcout
Path End         : count_2_LC_4_1_1/in1
Capture Clock    : count_2_LC_4_1_1/clk
Hold Constraint  : 0p
Path slack       : 2662p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1272
-----------------------------------------   ---- 
End-of-path arrival time (ps)               8682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_2_LC_4_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_4_1_1/lcout  LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__58/I                 LocalMux                       0              7410   2662  FALL       1
I__58/O                 LocalMux                     768              8179   2662  FALL       1
I__59/I                 InMux                          0              8179   2662  FALL       1
I__59/O                 InMux                        503              8682   2662  FALL       1
count_2_LC_4_1_1/in1    LogicCell40_SEQ_MODE_1000      0              8682   2662  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_2_LC_4_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_12_LC_5_3_7/in2
Capture Clock    : count_12_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 3245p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           1855
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/ltout  LogicCell40_SEQ_MODE_0000    583              9265   3245  RISE       1
I__205/I                          CascadeMux                     0              9265   3245  RISE       1
I__205/O                          CascadeMux                     0              9265   3245  RISE       1
count_12_LC_5_3_7/in2             LogicCell40_SEQ_MODE_1000      0              9265   3245  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_5_1_1/lcout
Path End         : count_2_LC_4_1_1/in3
Capture Clock    : count_2_LC_4_1_1/clk
Hold Constraint  : 0p
Path slack       : 3523p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2133
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9543
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_5_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__88/I                                LocalMux                       0              7410   3523  FALL       1
I__88/O                                LocalMux                     768              8179   3523  FALL       1
I__90/I                                InMux                          0              8179   3523  FALL       1
I__90/O                                InMux                        503              8682   3523  FALL       1
I__93/I                                CascadeMux                     0              8682   3523  FALL       1
I__93/O                                CascadeMux                     0              8682   3523  FALL       1
un2_count_1_cry_1_c_LC_4_1_0/in2       LogicCell40_SEQ_MODE_0000      0              8682   3523  FALL       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    358              9039   3523  FALL       2
I__57/I                                InMux                          0              9039   3523  FALL       1
I__57/O                                InMux                        503              9543   3523  FALL       1
count_2_LC_4_1_1/in3                   LogicCell40_SEQ_MODE_1000      0              9543   3523  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_2_LC_4_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_5_1_1/lcout
Path End         : count_3_LC_4_1_2/in3
Capture Clock    : count_3_LC_4_1_2/clk
Hold Constraint  : 0p
Path slack       : 3801p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2411
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9821
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_5_1_1/lcout                 LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       3
I__88/I                                LocalMux                       0              7410   3523  FALL       1
I__88/O                                LocalMux                     768              8179   3523  FALL       1
I__90/I                                InMux                          0              8179   3523  FALL       1
I__90/O                                InMux                        503              8682   3523  FALL       1
I__93/I                                CascadeMux                     0              8682   3523  FALL       1
I__93/O                                CascadeMux                     0              8682   3523  FALL       1
un2_count_1_cry_1_c_LC_4_1_0/in2       LogicCell40_SEQ_MODE_0000      0              8682   3523  FALL       1
un2_count_1_cry_1_c_LC_4_1_0/carryout  LogicCell40_SEQ_MODE_0000    358              9039   3523  FALL       2
count_2_LC_4_1_1/carryin               LogicCell40_SEQ_MODE_1000      0              9039   3801  FALL       1
count_2_LC_4_1_1/carryout              LogicCell40_SEQ_MODE_1000    278              9318   3801  FALL       2
I__54/I                                InMux                          0              9318   3801  FALL       1
I__54/O                                InMux                        503              9821   3801  FALL       1
count_3_LC_4_1_2/in3                   LogicCell40_SEQ_MODE_1000      0              9821   3801  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_3_LC_4_1_2/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_5_1_7/lcout
Path End         : count_8_LC_4_1_7/in3
Capture Clock    : count_8_LC_4_1_7/clk
Hold Constraint  : 0p
Path slack       : 3801p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2411
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9821
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_6_LC_5_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_5_1_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3801  FALL       2
I__133/I                         LocalMux                       0              7410   3801  FALL       1
I__133/O                         LocalMux                     768              8179   3801  FALL       1
I__135/I                         InMux                          0              8179   3801  FALL       1
I__135/O                         InMux                        503              8682   3801  FALL       1
I__137/I                         CascadeMux                     0              8682   3801  FALL       1
I__137/O                         CascadeMux                     0              8682   3801  FALL       1
count_RNO_0_6_LC_4_1_5/in2       LogicCell40_SEQ_MODE_0000      0              8682   3801  FALL       1
count_RNO_0_6_LC_4_1_5/carryout  LogicCell40_SEQ_MODE_0000    358              9039   3801  FALL       2
count_RNO_0_7_LC_4_1_6/carryin   LogicCell40_SEQ_MODE_0000      0              9039   3801  FALL       1
count_RNO_0_7_LC_4_1_6/carryout  LogicCell40_SEQ_MODE_0000    278              9318   3801  FALL       2
I__64/I                          InMux                          0              9318   3801  FALL       1
I__64/O                          InMux                        503              9821   3801  FALL       1
count_8_LC_4_1_7/in3             LogicCell40_SEQ_MODE_1000      0              9821   3801  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_8_LC_4_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_19_LC_4_3_2/in3
Capture Clock    : count_19_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__254/I                    LocalMux                       0              7410   2662  FALL       1
I__254/O                    LocalMux                     768              8179   2662  FALL       1
I__258/I                    InMux                          0              8179   2662  FALL       1
I__258/O                    InMux                        503              8682   2662  FALL       1
count_18_LC_4_3_1/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
count_18_LC_4_3_1/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__73/I                     InMux                          0              9344   3828  FALL       1
I__73/O                     InMux                        503              9847   3828  FALL       1
count_19_LC_4_3_2/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_19_LC_4_3_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_16_LC_4_2_7/in3
Capture Clock    : count_16_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__286/I                    LocalMux                       0              7410   2662  FALL       1
I__286/O                    LocalMux                     768              8179   2662  FALL       1
I__289/I                    InMux                          0              8179   2662  FALL       1
I__289/O                    InMux                        503              8682   2662  FALL       1
count_15_LC_4_2_6/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
count_15_LC_4_2_6/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__76/I                     InMux                          0              9344   3828  FALL       1
I__76/O                     InMux                        503              9847   3828  FALL       1
count_16_LC_4_2_7/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_16_LC_4_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_4_2_1/lcout
Path End         : count_11_LC_4_2_2/in3
Capture Clock    : count_11_LC_4_2_2/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_10_LC_4_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_4_2_1/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__147/I                    LocalMux                       0              7410   2662  FALL       1
I__147/O                    LocalMux                     768              8179   2662  FALL       1
I__149/I                    InMux                          0              8179   2662  FALL       1
I__149/O                    InMux                        503              8682   2662  FALL       1
count_10_LC_4_2_1/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
count_10_LC_4_2_1/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__61/I                     InMux                          0              9344   3828  FALL       1
I__61/O                     InMux                        503              9847   3828  FALL       1
count_11_LC_4_2_2/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_11_LC_4_2_2/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_4_2_0/lcout
Path End         : count_10_LC_4_2_1/in3
Capture Clock    : count_10_LC_4_2_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_4_2_0/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__155/I                   LocalMux                       0              7410   2662  FALL       1
I__155/O                   LocalMux                     768              8179   2662  FALL       1
I__157/I                   InMux                          0              8179   2662  FALL       1
I__157/O                   InMux                        503              8682   2662  FALL       1
count_9_LC_4_2_0/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
count_9_LC_4_2_0/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__62/I                    InMux                          0              9344   3828  FALL       1
I__62/O                    InMux                        503              9847   3828  FALL       1
count_10_LC_4_2_1/in3      LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_10_LC_4_2_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_4_1_2/lcout
Path End         : count_4_LC_4_1_3/in3
Capture Clock    : count_4_LC_4_1_3/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_3_LC_4_1_2/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_4_1_2/lcout     LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       1
I__55/I                    LocalMux                       0              7410   2662  FALL       1
I__55/O                    LocalMux                     768              8179   2662  FALL       1
I__56/I                    InMux                          0              8179   2662  FALL       1
I__56/O                    InMux                        503              8682   2662  FALL       1
count_3_LC_4_1_2/in1       LogicCell40_SEQ_MODE_1000      0              8682   3828  FALL       1
count_3_LC_4_1_2/carryout  LogicCell40_SEQ_MODE_1000    662              9344   3828  FALL       2
I__68/I                    InMux                          0              9344   3828  FALL       1
I__68/O                    InMux                        503              9847   3828  FALL       1
count_4_LC_4_1_3/in3       LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_4_LC_4_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_5_2_0/lcout
Path End         : count_15_LC_4_2_6/in3
Capture Clock    : count_15_LC_4_2_6/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_5_2_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       4
I__114/I                          LocalMux                       0              7410   3828  FALL       1
I__114/O                          LocalMux                     768              8179   3828  FALL       1
I__117/I                          InMux                          0              8179   3828  FALL       1
I__117/O                          InMux                        503              8682   3828  FALL       1
count_RNO_0_14_LC_4_2_5/in1       LogicCell40_SEQ_MODE_0000      0              8682   3828  FALL       1
count_RNO_0_14_LC_4_2_5/carryout  LogicCell40_SEQ_MODE_0000    662              9344   3828  FALL       2
I__77/I                           InMux                          0              9344   3828  FALL       1
I__77/O                           InMux                        503              9847   3828  FALL       1
count_15_LC_4_2_6/in3             LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_4_3_7/lcout
Path End         : count_22_LC_4_3_5/in3
Capture Clock    : count_22_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_21_LC_4_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_4_3_7/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__263/I                          LocalMux                       0              7410   3828  FALL       1
I__263/O                          LocalMux                     768              8179   3828  FALL       1
I__265/I                          InMux                          0              8179   3828  FALL       1
I__265/O                          InMux                        503              8682   3828  FALL       1
count_RNO_0_21_LC_4_3_4/in1       LogicCell40_SEQ_MODE_0000      0              8682   3828  FALL       1
count_RNO_0_21_LC_4_3_4/carryout  LogicCell40_SEQ_MODE_0000    662              9344   3828  FALL       1
I__106/I                          InMux                          0              9344   3828  FALL       1
I__106/O                          InMux                        503              9847   3828  FALL       1
count_22_LC_4_3_5/in3             LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_22_LC_4_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_18_LC_4_3_1/in3
Capture Clock    : count_18_LC_4_3_1/clk
Hold Constraint  : 0p
Path slack       : 3827p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2437
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9847
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__238/I                          LocalMux                       0              7410   3828  FALL       1
I__238/O                          LocalMux                     768              8179   3828  FALL       1
I__241/I                          InMux                          0              8179   3828  FALL       1
I__241/O                          InMux                        503              8682   3828  FALL       1
count_RNO_0_17_LC_4_3_0/in1       LogicCell40_SEQ_MODE_0000      0              8682   3828  FALL       1
count_RNO_0_17_LC_4_3_0/carryout  LogicCell40_SEQ_MODE_0000    662              9344   3828  FALL       2
I__74/I                           InMux                          0              9344   3828  FALL       1
I__74/O                           InMux                        503              9847   3828  FALL       1
count_18_LC_4_3_1/in3             LogicCell40_SEQ_MODE_1000      0              9847   3828  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_13_LC_5_2_7/in2
Capture Clock    : count_13_LC_5_2_7/clk
Hold Constraint  : 0p
Path slack       : 3894p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6020
+ Clock To Q                                1391
+ Data Path Delay                           2504
-----------------------------------------   ---- 
End-of-path arrival time (ps)               9914
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__288/I                          Odrv4                          0              7410   3894  FALL       1
I__288/O                          Odrv4                        649              8059   3894  FALL       1
I__291/I                          LocalMux                       0              8059   3894  FALL       1
I__291/O                          LocalMux                     768              8828   3894  FALL       1
I__293/I                          InMux                          0              8828   3894  FALL       1
I__293/O                          InMux                        503              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/in3    LogicCell40_SEQ_MODE_0000      0              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/ltout  LogicCell40_SEQ_MODE_0000    583              9914   3894  RISE       1
I__124/I                          CascadeMux                     0              9914   3894  RISE       1
I__124/O                          CascadeMux                     0              9914   3894  RISE       1
count_13_LC_5_2_7/in2             LogicCell40_SEQ_MODE_1000      0              9914   3894  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_13_LC_5_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_4_1_7/lcout
Path End         : count_9_LC_4_2_0/in3
Capture Clock    : count_9_LC_4_2_0/clk
Hold Constraint  : 0p
Path slack       : 4278p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            2888
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10298
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__183/I                                          ClkMux                         0              5132  RISE       1
I__183/O                                          ClkMux                       887              6020  RISE       1
count_8_LC_4_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_4_1_7/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       2
I__151/I                        LocalMux                       0              7410   2662  FALL       1
I__151/O                        LocalMux                     768              8179   2662  FALL       1
I__153/I                        InMux                          0              8179   2662  FALL       1
I__153/O                        InMux                        503              8682   2662  FALL       1
count_8_LC_4_1_7/in1            LogicCell40_SEQ_MODE_1000      0              8682   4278  FALL       1
count_8_LC_4_1_7/carryout       LogicCell40_SEQ_MODE_1000    662              9344   4278  FALL       1
IN_MUX_bfv_4_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              9344   4278  FALL       1
IN_MUX_bfv_4_2_0_/carryinitout  ICE_CARRY_IN_MUX             450              9794   4278  FALL       2
I__63/I                         InMux                          0              9794   4278  FALL       1
I__63/O                         InMux                        503             10298   4278  FALL       1
count_9_LC_4_2_0/in3            LogicCell40_SEQ_MODE_1000      0             10298   4278  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_9_LC_4_2_0/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_17_LC_5_3_4/in0
Capture Clock    : count_17_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3417
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10827
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL      10
I__223/I                          LocalMux                       0              9556   4808  FALL       1
I__223/O                          LocalMux                     768             10324   4808  FALL       1
I__227/I                          InMux                          0             10324   4808  FALL       1
I__227/O                          InMux                        503             10827   4808  FALL       1
count_17_LC_5_3_4/in0             LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_13_LC_5_2_7/in0
Capture Clock    : count_13_LC_5_2_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3417
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10827
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL      10
I__224/I                          LocalMux                       0              9556   4808  FALL       1
I__224/O                          LocalMux                     768             10324   4808  FALL       1
I__228/I                          InMux                          0             10324   4808  FALL       1
I__228/O                          InMux                        503             10827   4808  FALL       1
count_13_LC_5_2_7/in0             LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_13_LC_5_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_14_LC_5_2_0/in1
Capture Clock    : count_14_LC_5_2_0/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3417
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10827
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL      10
I__224/I                          LocalMux                       0              9556   4808  FALL       1
I__224/O                          LocalMux                     768             10324   4808  FALL       1
I__229/I                          InMux                          0             10324   4808  FALL       1
I__229/O                          InMux                        503             10827   4808  FALL       1
count_14_LC_5_2_0/in1             LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_0_LC_5_1_1/in2
Capture Clock    : count_0_LC_5_1_1/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3417
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10827
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__255/I                          LocalMux                       0              7410   4808  FALL       1
I__255/O                          LocalMux                     768              8179   4808  FALL       1
I__259/I                          InMux                          0              8179   4808  FALL       1
I__259/O                          InMux                        503              8682   4808  FALL       1
count_RNI45JG1_15_LC_5_2_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
count_RNI45JG1_15_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       5
I__168/I                          LocalMux                       0              9556   4808  FALL       1
I__168/O                          LocalMux                     768             10324   4808  FALL       1
I__169/I                          InMux                          0             10324   4808  FALL       1
I__169/O                          InMux                        503             10827   4808  FALL       1
I__174/I                          CascadeMux                     0             10827   4808  FALL       1
I__174/O                          CascadeMux                     0             10827   4808  FALL       1
count_0_LC_5_1_1/in2              LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_5_LC_5_1_6/in1
Capture Clock    : count_5_LC_5_1_6/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3417
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10827
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__255/I                          LocalMux                       0              7410   4808  FALL       1
I__255/O                          LocalMux                     768              8179   4808  FALL       1
I__259/I                          InMux                          0              8179   4808  FALL       1
I__259/O                          InMux                        503              8682   4808  FALL       1
count_RNI45JG1_15_LC_5_2_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
count_RNI45JG1_15_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       5
I__168/I                          LocalMux                       0              9556   4808  FALL       1
I__168/O                          LocalMux                     768             10324   4808  FALL       1
I__170/I                          InMux                          0             10324   4808  FALL       1
I__170/O                          InMux                        503             10827   4808  FALL       1
count_5_LC_5_1_6/in1              LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_5_LC_5_1_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_6_LC_5_1_7/in2
Capture Clock    : count_6_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3417
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10827
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__255/I                          LocalMux                       0              7410   4808  FALL       1
I__255/O                          LocalMux                     768              8179   4808  FALL       1
I__259/I                          InMux                          0              8179   4808  FALL       1
I__259/O                          InMux                        503              8682   4808  FALL       1
count_RNI45JG1_15_LC_5_2_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
count_RNI45JG1_15_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       5
I__168/I                          LocalMux                       0              9556   4808  FALL       1
I__168/O                          LocalMux                     768             10324   4808  FALL       1
I__171/I                          InMux                          0             10324   4808  FALL       1
I__171/O                          InMux                        503             10827   4808  FALL       1
I__175/I                          CascadeMux                     0             10827   4808  FALL       1
I__175/O                          CascadeMux                     0             10827   4808  FALL       1
count_6_LC_5_1_7/in2              LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_6_LC_5_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_7_LC_5_1_3/in2
Capture Clock    : count_7_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3417
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10827
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__255/I                          LocalMux                       0              7410   4808  FALL       1
I__255/O                          LocalMux                     768              8179   4808  FALL       1
I__259/I                          InMux                          0              8179   4808  FALL       1
I__259/O                          InMux                        503              8682   4808  FALL       1
count_RNI45JG1_15_LC_5_2_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
count_RNI45JG1_15_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       5
I__168/I                          LocalMux                       0              9556   4808  FALL       1
I__168/O                          LocalMux                     768             10324   4808  FALL       1
I__172/I                          InMux                          0             10324   4808  FALL       1
I__172/O                          InMux                        503             10827   4808  FALL       1
I__176/I                          CascadeMux                     0             10827   4808  FALL       1
I__176/O                          CascadeMux                     0             10827   4808  FALL       1
count_7_LC_5_1_3/in2              LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_7_LC_5_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : ledZ0_LC_5_1_2/in1
Capture Clock    : ledZ0_LC_5_1_2/clk
Hold Constraint  : 0p
Path slack       : 4807p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3417
-----------------------------------------   ----- 
End-of-path arrival time (ps)               10827
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__255/I                          LocalMux                       0              7410   4808  FALL       1
I__255/O                          LocalMux                     768              8179   4808  FALL       1
I__259/I                          InMux                          0              8179   4808  FALL       1
I__259/O                          InMux                        503              8682   4808  FALL       1
count_RNI45JG1_15_LC_5_2_1/in3    LogicCell40_SEQ_MODE_0000      0              8682   4808  FALL       1
count_RNI45JG1_15_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL       5
I__168/I                          LocalMux                       0              9556   4808  FALL       1
I__168/O                          LocalMux                     768             10324   4808  FALL       1
I__173/I                          InMux                          0             10324   4808  FALL       1
I__173/O                          InMux                        503             10827   4808  FALL       1
ledZ0_LC_5_1_2/in1                LogicCell40_SEQ_MODE_1000      0             10827   4808  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_5_1_7/lcout
Path End         : count_6_LC_5_1_7/in1
Capture Clock    : count_6_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3749
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11159
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_6_LC_5_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_5_1_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3801  FALL       2
I__133/I                      LocalMux                       0              7410   3801  FALL       1
I__133/O                      LocalMux                     768              8179   3801  FALL       1
I__135/I                      InMux                          0              8179   3801  FALL       1
I__135/O                      InMux                        503              8682   3801  FALL       1
I__137/I                      CascadeMux                     0              8682   3801  FALL       1
I__137/O                      CascadeMux                     0              8682   3801  FALL       1
count_RNO_0_6_LC_4_1_5/in2    LogicCell40_SEQ_MODE_0000      0              8682   3801  FALL       1
count_RNO_0_6_LC_4_1_5/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   5139  FALL       1
I__80/I                       LocalMux                       0              9887   5139  FALL       1
I__80/O                       LocalMux                     768             10655   5139  FALL       1
I__81/I                       InMux                          0             10655   5139  FALL       1
I__81/O                       InMux                        503             11159   5139  FALL       1
count_6_LC_5_1_7/in1          LogicCell40_SEQ_MODE_1000      0             11159   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_6_LC_5_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_5_2_0/lcout
Path End         : count_0_LC_5_1_1/in3
Capture Clock    : count_0_LC_5_1_1/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3749
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11159
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_5_2_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       4
I__115/I                          LocalMux                       0              7410   5139  FALL       1
I__115/O                          LocalMux                     768              8179   5139  FALL       1
I__119/I                          InMux                          0              8179   5139  FALL       1
I__119/O                          InMux                        503              8682   5139  FALL       1
I__121/I                          CascadeMux                     0              8682   5139  FALL       1
I__121/O                          CascadeMux                     0              8682   5139  FALL       1
count_RNICTR52_12_LC_5_2_2/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
count_RNICTR52_12_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   5139  FALL       5
I__160/I                          LocalMux                       0              9887   5139  FALL       1
I__160/O                          LocalMux                     768             10655   5139  FALL       1
I__161/I                          InMux                          0             10655   5139  FALL       1
I__161/O                          InMux                        503             11159   5139  FALL       1
count_0_LC_5_1_1/in3              LogicCell40_SEQ_MODE_1000      0             11159   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_5_2_0/lcout
Path End         : count_5_LC_5_1_6/in2
Capture Clock    : count_5_LC_5_1_6/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3749
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11159
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_5_2_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       4
I__115/I                          LocalMux                       0              7410   5139  FALL       1
I__115/O                          LocalMux                     768              8179   5139  FALL       1
I__119/I                          InMux                          0              8179   5139  FALL       1
I__119/O                          InMux                        503              8682   5139  FALL       1
I__121/I                          CascadeMux                     0              8682   5139  FALL       1
I__121/O                          CascadeMux                     0              8682   5139  FALL       1
count_RNICTR52_12_LC_5_2_2/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
count_RNICTR52_12_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   5139  FALL       5
I__160/I                          LocalMux                       0              9887   5139  FALL       1
I__160/O                          LocalMux                     768             10655   5139  FALL       1
I__162/I                          InMux                          0             10655   5139  FALL       1
I__162/O                          InMux                        503             11159   5139  FALL       1
I__166/I                          CascadeMux                     0             11159   5139  FALL       1
I__166/O                          CascadeMux                     0             11159   5139  FALL       1
count_5_LC_5_1_6/in2              LogicCell40_SEQ_MODE_1000      0             11159   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_5_LC_5_1_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_5_2_0/lcout
Path End         : count_6_LC_5_1_7/in3
Capture Clock    : count_6_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3749
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11159
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_5_2_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       4
I__115/I                          LocalMux                       0              7410   5139  FALL       1
I__115/O                          LocalMux                     768              8179   5139  FALL       1
I__119/I                          InMux                          0              8179   5139  FALL       1
I__119/O                          InMux                        503              8682   5139  FALL       1
I__121/I                          CascadeMux                     0              8682   5139  FALL       1
I__121/O                          CascadeMux                     0              8682   5139  FALL       1
count_RNICTR52_12_LC_5_2_2/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
count_RNICTR52_12_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   5139  FALL       5
I__160/I                          LocalMux                       0              9887   5139  FALL       1
I__160/O                          LocalMux                     768             10655   5139  FALL       1
I__163/I                          InMux                          0             10655   5139  FALL       1
I__163/O                          InMux                        503             11159   5139  FALL       1
count_6_LC_5_1_7/in3              LogicCell40_SEQ_MODE_1000      0             11159   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_6_LC_5_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_5_2_0/lcout
Path End         : count_7_LC_5_1_3/in3
Capture Clock    : count_7_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3749
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11159
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_5_2_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       4
I__115/I                          LocalMux                       0              7410   5139  FALL       1
I__115/O                          LocalMux                     768              8179   5139  FALL       1
I__119/I                          InMux                          0              8179   5139  FALL       1
I__119/O                          InMux                        503              8682   5139  FALL       1
I__121/I                          CascadeMux                     0              8682   5139  FALL       1
I__121/O                          CascadeMux                     0              8682   5139  FALL       1
count_RNICTR52_12_LC_5_2_2/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
count_RNICTR52_12_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   5139  FALL       5
I__160/I                          LocalMux                       0              9887   5139  FALL       1
I__160/O                          LocalMux                     768             10655   5139  FALL       1
I__164/I                          InMux                          0             10655   5139  FALL       1
I__164/O                          InMux                        503             11159   5139  FALL       1
count_7_LC_5_1_3/in3              LogicCell40_SEQ_MODE_1000      0             11159   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_7_LC_5_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_5_2_0/lcout
Path End         : ledZ0_LC_5_1_2/in2
Capture Clock    : ledZ0_LC_5_1_2/clk
Hold Constraint  : 0p
Path slack       : 5139p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3749
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11159
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_5_2_0/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       4
I__115/I                          LocalMux                       0              7410   5139  FALL       1
I__115/O                          LocalMux                     768              8179   5139  FALL       1
I__119/I                          InMux                          0              8179   5139  FALL       1
I__119/O                          InMux                        503              8682   5139  FALL       1
I__121/I                          CascadeMux                     0              8682   5139  FALL       1
I__121/O                          CascadeMux                     0              8682   5139  FALL       1
count_RNICTR52_12_LC_5_2_2/in2    LogicCell40_SEQ_MODE_0000      0              8682   5139  FALL       1
count_RNICTR52_12_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_0000   1205              9887   5139  FALL       5
I__160/I                          LocalMux                       0              9887   5139  FALL       1
I__160/O                          LocalMux                     768             10655   5139  FALL       1
I__165/I                          InMux                          0             10655   5139  FALL       1
I__165/O                          InMux                        503             11159   5139  FALL       1
I__167/I                          CascadeMux                     0             11159   5139  FALL       1
I__167/O                          CascadeMux                     0             11159   5139  FALL       1
ledZ0_LC_5_1_2/in2                LogicCell40_SEQ_MODE_1000      0             11159   5139  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_4_3_7/lcout
Path End         : count_21_LC_4_3_7/in3
Capture Clock    : count_21_LC_4_3_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_21_LC_4_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_4_3_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__263/I                       LocalMux                       0              7410   3828  FALL       1
I__263/O                       LocalMux                     768              8179   3828  FALL       1
I__265/I                       InMux                          0              8179   3828  FALL       1
I__265/O                       InMux                        503              8682   3828  FALL       1
count_RNO_0_21_LC_4_3_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   3828  FALL       1
count_RNO_0_21_LC_4_3_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__102/I                       LocalMux                       0              9914   5165  FALL       1
I__102/O                       LocalMux                     768             10682   5165  FALL       1
I__103/I                       InMux                          0             10682   5165  FALL       1
I__103/O                       InMux                        503             11185   5165  FALL       1
count_21_LC_4_3_7/in3          LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_21_LC_4_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_17_LC_5_3_4/in3
Capture Clock    : count_17_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__238/I                       LocalMux                       0              7410   3828  FALL       1
I__238/O                       LocalMux                     768              8179   3828  FALL       1
I__241/I                       InMux                          0              8179   3828  FALL       1
I__241/O                       InMux                        503              8682   3828  FALL       1
count_RNO_0_17_LC_4_3_0/in1    LogicCell40_SEQ_MODE_0000      0              8682   3828  FALL       1
count_RNO_0_17_LC_4_3_0/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__275/I                       LocalMux                       0              9914   5165  FALL       1
I__275/O                       LocalMux                     768             10682   5165  FALL       1
I__276/I                       InMux                          0             10682   5165  FALL       1
I__276/O                       InMux                        503             11185   5165  FALL       1
count_17_LC_5_3_4/in3          LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_5_2_0/lcout
Path End         : count_14_LC_5_2_0/in2
Capture Clock    : count_14_LC_5_2_0/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_5_2_0/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       4
I__114/I                       LocalMux                       0              7410   3828  FALL       1
I__114/O                       LocalMux                     768              8179   3828  FALL       1
I__117/I                       InMux                          0              8179   3828  FALL       1
I__117/O                       InMux                        503              8682   3828  FALL       1
count_RNO_0_14_LC_4_2_5/in1    LogicCell40_SEQ_MODE_0000      0              8682   3828  FALL       1
count_RNO_0_14_LC_4_2_5/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__177/I                       LocalMux                       0              9914   5165  FALL       1
I__177/O                       LocalMux                     768             10682   5165  FALL       1
I__178/I                       InMux                          0             10682   5165  FALL       1
I__178/O                       InMux                        503             11185   5165  FALL       1
I__179/I                       CascadeMux                     0             11185   5165  FALL       1
I__179/O                       CascadeMux                     0             11185   5165  FALL       1
count_14_LC_5_2_0/in2          LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_5_3_7/lcout
Path End         : count_12_LC_5_3_7/in1
Capture Clock    : count_12_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_5_3_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   4384  FALL       4
I__188/I                       LocalMux                       0              7410   4384  FALL       1
I__188/O                       LocalMux                     768              8179   4384  FALL       1
I__191/I                       InMux                          0              8179   4384  FALL       1
I__191/O                       InMux                        503              8682   4384  FALL       1
count_RNO_0_12_LC_4_2_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   4384  FALL       1
count_RNO_0_12_LC_4_2_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__206/I                       LocalMux                       0              9914   5165  FALL       1
I__206/O                       LocalMux                     768             10682   5165  FALL       1
I__207/I                       InMux                          0             10682   5165  FALL       1
I__207/O                       InMux                        503             11185   5165  FALL       1
count_12_LC_5_3_7/in1          LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_5_2_7/lcout
Path End         : count_13_LC_5_2_7/in3
Capture Clock    : count_13_LC_5_2_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_13_LC_5_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_5_2_7/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   4106  FALL       4
I__107/I                       LocalMux                       0              7410   4106  FALL       1
I__107/O                       LocalMux                     768              8179   4106  FALL       1
I__110/I                       InMux                          0              8179   4106  FALL       1
I__110/O                       InMux                        503              8682   4106  FALL       1
count_RNO_0_13_LC_4_2_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   4106  FALL       1
count_RNO_0_13_LC_4_2_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__122/I                       LocalMux                       0              9914   5165  FALL       1
I__122/O                       LocalMux                     768             10682   5165  FALL       1
I__123/I                       InMux                          0             10682   5165  FALL       1
I__123/O                       InMux                        503             11185   5165  FALL       1
count_13_LC_5_2_7/in3          LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_13_LC_5_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_5_1_6/lcout
Path End         : count_5_LC_5_1_6/in0
Capture Clock    : count_5_LC_5_1_6/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_5_LC_5_1_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_5_1_6/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3947  FALL       2
I__128/I                      LocalMux                       0              7410   4384  FALL       1
I__128/O                      LocalMux                     768              8179   4384  FALL       1
I__130/I                      InMux                          0              8179   4384  FALL       1
I__130/O                      InMux                        503              8682   4384  FALL       1
count_RNO_0_5_LC_4_1_4/in1    LogicCell40_SEQ_MODE_0000      0              8682   4384  FALL       1
count_RNO_0_5_LC_4_1_4/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__82/I                       LocalMux                       0              9914   5165  FALL       1
I__82/O                       LocalMux                     768             10682   5165  FALL       1
I__83/I                       InMux                          0             10682   5165  FALL       1
I__83/O                       InMux                        503             11185   5165  FALL       1
count_5_LC_5_1_6/in0          LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_5_LC_5_1_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_5_1_3/lcout
Path End         : count_7_LC_5_1_3/in1
Capture Clock    : count_7_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_7_LC_5_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_5_1_3/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   3828  FALL       2
I__138/I                      LocalMux                       0              7410   3828  FALL       1
I__138/O                      LocalMux                     768              8179   3828  FALL       1
I__140/I                      InMux                          0              8179   3828  FALL       1
I__140/O                      InMux                        503              8682   3828  FALL       1
count_RNO_0_7_LC_4_1_6/in1    LogicCell40_SEQ_MODE_0000      0              8682   3828  FALL       1
count_RNO_0_7_LC_4_1_6/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__94/I                       LocalMux                       0              9914   5165  FALL       1
I__94/O                       LocalMux                     768             10682   5165  FALL       1
I__95/I                       InMux                          0             10682   5165  FALL       1
I__95/O                       InMux                        503             11185   5165  FALL       1
count_7_LC_5_1_3/in1          LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_7_LC_5_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_4_3_6/lcout
Path End         : count_20_LC_4_3_6/in1
Capture Clock    : count_20_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_4_3_6/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   4106  FALL       2
I__272/I                       LocalMux                       0              7410   4106  FALL       1
I__272/O                       LocalMux                     768              8179   4106  FALL       1
I__274/I                       InMux                          0              8179   4106  FALL       1
I__274/O                       InMux                        503              8682   4106  FALL       1
count_RNO_0_20_LC_4_3_3/in1    LogicCell40_SEQ_MODE_0000      0              8682   4106  FALL       1
count_RNO_0_20_LC_4_3_3/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       1
I__104/I                       LocalMux                       0              9914   5165  FALL       1
I__104/O                       LocalMux                     768             10682   5165  FALL       1
I__105/I                       InMux                          0             10682   5165  FALL       1
I__105/O                       InMux                        503             11185   5165  FALL       1
count_20_LC_4_3_6/in1          LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_12_LC_5_3_7/in0
Capture Clock    : count_12_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__253/I                         LocalMux                       0              7410   3510  FALL       1
I__253/O                         LocalMux                     768              8179   3510  FALL       1
I__256/I                         InMux                          0              8179   5165  FALL       1
I__256/O                         InMux                        503              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       6
I__208/I                         LocalMux                       0              9914   5165  FALL       1
I__208/O                         LocalMux                     768             10682   5165  FALL       1
I__211/I                         InMux                          0             10682   5165  FALL       1
I__211/O                         InMux                        503             11185   5165  FALL       1
count_12_LC_5_3_7/in0            LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_17_LC_5_3_4/in1
Capture Clock    : count_17_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 5165p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            3775
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11185
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__253/I                         LocalMux                       0              7410   3510  FALL       1
I__253/O                         LocalMux                     768              8179   3510  FALL       1
I__256/I                         InMux                          0              8179   5165  FALL       1
I__256/O                         InMux                        503              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       6
I__208/I                         LocalMux                       0              9914   5165  FALL       1
I__208/O                         LocalMux                     768             10682   5165  FALL       1
I__212/I                         InMux                          0             10682   5165  FALL       1
I__212/O                         InMux                        503             11185   5165  FALL       1
count_17_LC_5_3_4/in1            LogicCell40_SEQ_MODE_1000      0             11185   5165  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_20_LC_4_3_6/in0
Capture Clock    : count_20_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL      10
I__221/I                          Odrv4                          0              9556   5457  FALL       1
I__221/O                          Odrv4                        649             10205   5457  FALL       1
I__225/I                          LocalMux                       0             10205   5457  FALL       1
I__225/O                          LocalMux                     768             10973   5457  FALL       1
I__230/I                          InMux                          0             10973   5457  FALL       1
I__230/O                          InMux                        503             11476   5457  FALL       1
count_20_LC_4_3_6/in0             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_21_LC_4_3_7/in1
Capture Clock    : count_21_LC_4_3_7/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL      10
I__221/I                          Odrv4                          0              9556   5457  FALL       1
I__221/O                          Odrv4                        649             10205   5457  FALL       1
I__225/I                          LocalMux                       0             10205   5457  FALL       1
I__225/O                          LocalMux                     768             10973   5457  FALL       1
I__231/I                          InMux                          0             10973   5457  FALL       1
I__231/O                          InMux                        503             11476   5457  FALL       1
count_21_LC_4_3_7/in1             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_21_LC_4_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_0_LC_5_1_1/in0
Capture Clock    : count_0_LC_5_1_1/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL      10
I__222/I                          Odrv4                          0              9556   5457  FALL       1
I__222/O                          Odrv4                        649             10205   5457  FALL       1
I__226/I                          LocalMux                       0             10205   5457  FALL       1
I__226/O                          LocalMux                     768             10973   5457  FALL       1
I__232/I                          InMux                          0             10973   5457  FALL       1
I__232/O                          InMux                        503             11476   5457  FALL       1
count_0_LC_5_1_1/in0              LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_0_LC_5_1_1/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_6_LC_5_1_7/in0
Capture Clock    : count_6_LC_5_1_7/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL      10
I__222/I                          Odrv4                          0              9556   5457  FALL       1
I__222/O                          Odrv4                        649             10205   5457  FALL       1
I__226/I                          LocalMux                       0             10205   5457  FALL       1
I__226/O                          LocalMux                     768             10973   5457  FALL       1
I__233/I                          InMux                          0             10973   5457  FALL       1
I__233/O                          InMux                        503             11476   5457  FALL       1
count_6_LC_5_1_7/in0              LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_6_LC_5_1_7/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_7_LC_5_1_3/in0
Capture Clock    : count_7_LC_5_1_3/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL      10
I__222/I                          Odrv4                          0              9556   5457  FALL       1
I__222/O                          Odrv4                        649             10205   5457  FALL       1
I__226/I                          LocalMux                       0             10205   5457  FALL       1
I__226/O                          LocalMux                     768             10973   5457  FALL       1
I__234/I                          InMux                          0             10973   5457  FALL       1
I__234/O                          InMux                        503             11476   5457  FALL       1
count_7_LC_5_1_3/in0              LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_7_LC_5_1_3/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : count_5_LC_5_1_6/in3
Capture Clock    : count_5_LC_5_1_6/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL      10
I__222/I                          Odrv4                          0              9556   5457  FALL       1
I__222/O                          Odrv4                        649             10205   5457  FALL       1
I__226/I                          LocalMux                       0             10205   5457  FALL       1
I__226/O                          LocalMux                     768             10973   5457  FALL       1
I__235/I                          InMux                          0             10973   5457  FALL       1
I__235/O                          InMux                        503             11476   5457  FALL       1
count_5_LC_5_1_6/in3              LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
count_5_LC_5_1_6/clk                              LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_5_3_4/lcout
Path End         : ledZ0_LC_5_1_2/in3
Capture Clock    : ledZ0_LC_5_1_2/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_5_3_4/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   3245  FALL       4
I__239/I                          LocalMux                       0              7410   3245  FALL       1
I__239/O                          LocalMux                     768              8179   3245  FALL       1
I__243/I                          InMux                          0              8179   3245  FALL       1
I__243/O                          InMux                        503              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/in3    LogicCell40_SEQ_MODE_0000      0              8682   3245  FALL       1
count_RNIAEV82_17_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_0000    874              9556   4808  FALL      10
I__222/I                          Odrv4                          0              9556   5457  FALL       1
I__222/O                          Odrv4                        649             10205   5457  FALL       1
I__226/I                          LocalMux                       0             10205   5457  FALL       1
I__226/O                          LocalMux                     768             10973   5457  FALL       1
I__236/I                          InMux                          0             10973   5457  FALL       1
I__236/O                          InMux                        503             11476   5457  FALL       1
ledZ0_LC_5_1_2/in3                LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_17_LC_5_3_4/in2
Capture Clock    : count_17_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__288/I                          Odrv4                          0              7410   3894  FALL       1
I__288/O                          Odrv4                        649              8059   3894  FALL       1
I__291/I                          LocalMux                       0              8059   3894  FALL       1
I__291/O                          LocalMux                     768              8828   3894  FALL       1
I__293/I                          InMux                          0              8828   3894  FALL       1
I__293/O                          InMux                        503              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/in3    LogicCell40_SEQ_MODE_0000      0              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_0000    874             10205   5457  FALL       5
I__195/I                          LocalMux                       0             10205   5457  FALL       1
I__195/O                          LocalMux                     768             10973   5457  FALL       1
I__198/I                          InMux                          0             10973   5457  FALL       1
I__198/O                          InMux                        503             11476   5457  FALL       1
I__203/I                          CascadeMux                     0             11476   5457  FALL       1
I__203/O                          CascadeMux                     0             11476   5457  FALL       1
count_17_LC_5_3_4/in2             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_17_LC_5_3_4/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_21_LC_4_3_7/in2
Capture Clock    : count_21_LC_4_3_7/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__288/I                          Odrv4                          0              7410   3894  FALL       1
I__288/O                          Odrv4                        649              8059   3894  FALL       1
I__291/I                          LocalMux                       0              8059   3894  FALL       1
I__291/O                          LocalMux                     768              8828   3894  FALL       1
I__293/I                          InMux                          0              8828   3894  FALL       1
I__293/O                          InMux                        503              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/in3    LogicCell40_SEQ_MODE_0000      0              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_0000    874             10205   5457  FALL       5
I__196/I                          LocalMux                       0             10205   5457  FALL       1
I__196/O                          LocalMux                     768             10973   5457  FALL       1
I__200/I                          InMux                          0             10973   5457  FALL       1
I__200/O                          InMux                        503             11476   5457  FALL       1
I__204/I                          CascadeMux                     0             11476   5457  FALL       1
I__204/O                          CascadeMux                     0             11476   5457  FALL       1
count_21_LC_4_3_7/in2             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_21_LC_4_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_14_LC_5_2_0/in3
Capture Clock    : count_14_LC_5_2_0/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__288/I                          Odrv4                          0              7410   3894  FALL       1
I__288/O                          Odrv4                        649              8059   3894  FALL       1
I__291/I                          LocalMux                       0              8059   3894  FALL       1
I__291/O                          LocalMux                     768              8828   3894  FALL       1
I__293/I                          InMux                          0              8828   3894  FALL       1
I__293/O                          InMux                        503              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/in3    LogicCell40_SEQ_MODE_0000      0              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_0000    874             10205   5457  FALL       5
I__197/I                          LocalMux                       0             10205   5457  FALL       1
I__197/O                          LocalMux                     768             10973   5457  FALL       1
I__202/I                          InMux                          0             10973   5457  FALL       1
I__202/O                          InMux                        503             11476   5457  FALL       1
count_14_LC_5_2_0/in3             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_12_LC_5_3_7/in3
Capture Clock    : count_12_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__288/I                          Odrv4                          0              7410   3894  FALL       1
I__288/O                          Odrv4                        649              8059   3894  FALL       1
I__291/I                          LocalMux                       0              8059   3894  FALL       1
I__291/O                          LocalMux                     768              8828   3894  FALL       1
I__293/I                          InMux                          0              8828   3894  FALL       1
I__293/O                          InMux                        503              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/in3    LogicCell40_SEQ_MODE_0000      0              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_0000    874             10205   5457  FALL       5
I__195/I                          LocalMux                       0             10205   5457  FALL       1
I__195/O                          LocalMux                     768             10973   5457  FALL       1
I__199/I                          InMux                          0             10973   5457  FALL       1
I__199/O                          InMux                        503             11476   5457  FALL       1
count_12_LC_5_3_7/in3             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__186/I                                          ClkMux                         0              5132  RISE       1
I__186/O                                          ClkMux                       887              6020  RISE       1
count_12_LC_5_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_20_LC_4_3_6/in3
Capture Clock    : count_20_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 5456p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4066
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11476
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__288/I                          Odrv4                          0              7410   3894  FALL       1
I__288/O                          Odrv4                        649              8059   3894  FALL       1
I__291/I                          LocalMux                       0              8059   3894  FALL       1
I__291/O                          LocalMux                     768              8828   3894  FALL       1
I__293/I                          InMux                          0              8828   3894  FALL       1
I__293/O                          InMux                        503              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/in3    LogicCell40_SEQ_MODE_0000      0              9331   3894  FALL       1
count_RNIRC5U2_15_LC_5_2_6/lcout  LogicCell40_SEQ_MODE_0000    874             10205   5457  FALL       5
I__196/I                          LocalMux                       0             10205   5457  FALL       1
I__196/O                          LocalMux                     768             10973   5457  FALL       1
I__201/I                          InMux                          0             10973   5457  FALL       1
I__201/O                          InMux                        503             11476   5457  FALL       1
count_20_LC_4_3_6/in3             LogicCell40_SEQ_MODE_1000      0             11476   5457  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_4_2_6/lcout
Path End         : count_22_LC_4_3_5/in0
Capture Clock    : count_22_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 5721p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4331
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__185/I                                          ClkMux                         0              5132  RISE       1
I__185/O                                          ClkMux                       887              6020  RISE       1
count_15_LC_4_2_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_4_2_6/lcout        LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__287/I                       LocalMux                       0              7410   5722  FALL       1
I__287/O                       LocalMux                     768              8179   5722  FALL       1
I__290/I                       InMux                          0              8179   5722  FALL       1
I__290/O                       InMux                        503              8682   5722  FALL       1
count_RNO_1_22_LC_5_3_2/in3    LogicCell40_SEQ_MODE_0000      0              8682   5722  FALL       1
count_RNO_1_22_LC_5_3_2/ltout  LogicCell40_SEQ_MODE_0000    583              9265   5722  RISE       1
I__283/I                       CascadeMux                     0              9265   5722  RISE       1
I__283/O                       CascadeMux                     0              9265   5722  RISE       1
count_RNO_0_22_LC_5_3_3/in2    LogicCell40_SEQ_MODE_0000      0              9265   5722  RISE       1
count_RNO_0_22_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_0000   1205             10470   5722  FALL       1
I__277/I                       LocalMux                       0             10470   5722  FALL       1
I__277/O                       LocalMux                     768             11238   5722  FALL       1
I__278/I                       InMux                          0             11238   5722  FALL       1
I__278/O                       InMux                        503             11741   5722  FALL       1
count_22_LC_4_3_5/in0          LogicCell40_SEQ_MODE_1000      0             11741   5722  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_22_LC_4_3_5/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_13_LC_5_2_7/in1
Capture Clock    : count_13_LC_5_2_7/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4424
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11834
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__253/I                         LocalMux                       0              7410   3510  FALL       1
I__253/O                         LocalMux                     768              8179   3510  FALL       1
I__256/I                         InMux                          0              8179   5165  FALL       1
I__256/O                         InMux                        503              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       6
I__209/I                         Odrv4                          0              9914   5814  FALL       1
I__209/O                         Odrv4                        649             10563   5814  FALL       1
I__213/I                         LocalMux                       0             10563   5814  FALL       1
I__213/O                         LocalMux                     768             11331   5814  FALL       1
I__216/I                         InMux                          0             11331   5814  FALL       1
I__216/O                         InMux                        503             11834   5814  FALL       1
count_13_LC_5_2_7/in1            LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_13_LC_5_2_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_14_LC_5_2_0/in0
Capture Clock    : count_14_LC_5_2_0/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4424
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11834
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__253/I                         LocalMux                       0              7410   3510  FALL       1
I__253/O                         LocalMux                     768              8179   3510  FALL       1
I__256/I                         InMux                          0              8179   5165  FALL       1
I__256/O                         InMux                        503              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       6
I__209/I                         Odrv4                          0              9914   5814  FALL       1
I__209/O                         Odrv4                        649             10563   5814  FALL       1
I__213/I                         LocalMux                       0             10563   5814  FALL       1
I__213/O                         LocalMux                     768             11331   5814  FALL       1
I__217/I                         InMux                          0             11331   5814  FALL       1
I__217/O                         InMux                        503             11834   5814  FALL       1
count_14_LC_5_2_0/in0            LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__184/I                                          ClkMux                         0              5132  RISE       1
I__184/O                                          ClkMux                       887              6020  RISE       1
count_14_LC_5_2_0/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_20_LC_4_3_6/in2
Capture Clock    : count_20_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4424
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11834
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__253/I                         LocalMux                       0              7410   3510  FALL       1
I__253/O                         LocalMux                     768              8179   3510  FALL       1
I__256/I                         InMux                          0              8179   5165  FALL       1
I__256/O                         InMux                        503              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       6
I__210/I                         Odrv4                          0              9914   5814  FALL       1
I__210/O                         Odrv4                        649             10563   5814  FALL       1
I__214/I                         LocalMux                       0             10563   5814  FALL       1
I__214/O                         LocalMux                     768             11331   5814  FALL       1
I__218/I                         InMux                          0             11331   5814  FALL       1
I__218/O                         InMux                        503             11834   5814  FALL       1
I__220/I                         CascadeMux                     0             11834   5814  FALL       1
I__220/O                         CascadeMux                     0             11834   5814  FALL       1
count_20_LC_4_3_6/in2            LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_20_LC_4_3_6/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_4_3_1/lcout
Path End         : count_21_LC_4_3_7/in0
Capture Clock    : count_21_LC_4_3_7/clk
Hold Constraint  : 0p
Path slack       : 5814p

Capture Clock Arrival Time (Blink|clk:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   6020
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               6020

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            4424
-----------------------------------------   ----- 
End-of-path arrival time (ps)               11834
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_18_LC_4_3_1/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_4_3_1/lcout          LogicCell40_SEQ_MODE_1000   1391              7410   2662  FALL       4
I__253/I                         LocalMux                       0              7410   3510  FALL       1
I__253/O                         LocalMux                     768              8179   3510  FALL       1
I__256/I                         InMux                          0              8179   5165  FALL       1
I__256/O                         InMux                        503              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/in1    LogicCell40_SEQ_MODE_0000      0              8682   5165  FALL       1
count_RNILL9O_18_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_0000   1232              9914   5165  FALL       6
I__210/I                         Odrv4                          0              9914   5814  FALL       1
I__210/O                         Odrv4                        649             10563   5814  FALL       1
I__215/I                         LocalMux                       0             10563   5814  FALL       1
I__215/O                         LocalMux                     768             11331   5814  FALL       1
I__219/I                         InMux                          0             11331   5814  FALL       1
I__219/O                         InMux                        503             11834   5814  FALL       1
count_21_LC_4_3_7/in0            LogicCell40_SEQ_MODE_1000      0             11834   5814  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__187/I                                          ClkMux                         0              5132  RISE       1
I__187/O                                          ClkMux                       887              6020  RISE       1
count_21_LC_4_3_7/clk                             LogicCell40_SEQ_MODE_1000      0              6020  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledZ0_LC_5_1_2/lcout
Path End         : led
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Blink|clk:R#1)       0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    6020
+ Clock To Q                                 1391
+ Data Path Delay                            5837
-----------------------------------------   ----- 
End-of-path arrival time (ps)               13247
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               Blink                          0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 4371              4881  RISE       1
I__180/I                                          gio2CtrlBuf                    0              4881  RISE       1
I__180/O                                          gio2CtrlBuf                    0              4881  RISE       1
I__181/I                                          GlobalMux                      0              4881  RISE       1
I__181/O                                          GlobalMux                    252              5132  RISE       1
I__182/I                                          ClkMux                         0              5132  RISE       1
I__182/O                                          ClkMux                       887              6020  RISE       1
ledZ0_LC_5_1_2/clk                                LogicCell40_SEQ_MODE_1000      0              6020  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
ledZ0_LC_5_1_2/lcout           LogicCell40_SEQ_MODE_1000   1391              7410   +INF  RISE       2
I__97/I                        Odrv4                          0              7410   +INF  RISE       1
I__97/O                        Odrv4                        596              8006   +INF  RISE       1
I__99/I                        IoSpan4Mux                     0              8006   +INF  RISE       1
I__99/O                        IoSpan4Mux                   622              8629   +INF  RISE       1
I__100/I                       LocalMux                       0              8629   +INF  RISE       1
I__100/O                       LocalMux                    1099              9728   +INF  RISE       1
I__101/I                       IoInMux                        0              9728   +INF  RISE       1
I__101/O                       IoInMux                      662             10390   +INF  RISE       1
led_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0             10390   +INF  RISE       1
led_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001       768             11159   +INF  FALL       1
led_obuf_iopad/DIN             IO_PAD                         0             11159   +INF  FALL       1
led_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             13247   +INF  FALL       1
led                            Blink                          0             13247   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

