ISim log file
Running: /media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
counter:  x
0:    x
1:    x
2:    x
3:    x
4:    x
5:    x
6:    x
7:    x
reset
estado 0
counter:  0
0:    x
1:    x
2:    x
3:    x
4:    x
5:    x
6:    x
7:    x
estado 1
counter:  0
0:    0
1:    0
2:    0
3:    0
4:    0
5:    0
6:    0
7:    0
estado 2
counter:  0
0:  155
1:  114
2:  158
3:   28
4:  103
5:  108
6:  198
7:   28
counter:  1
0:  155
1:  114
2:  158
3:   28
4:  103
5:  108
6:  198
7:   28
counter:  2
0:  155
1:  114
2:  158
3:   28
4:  103
5:  108
6:  198
7:   28
counter:  3
0:   14
1:   -3
2:   -5
3: -122
4:  -65
5:  -26
6:  -19
7:  -55
counter:  4
0:  102
1:  198
2:  -81
3:  -22
4:  144
5:    9
6:    0
7:    0
counter:  5
0:  -25
1: -105
2:  -26
3:   -9
4:    0
5:    0
6:   -4
7:  -40
counter:  6
0:  104
1:   86
2:   85
3:  101
4:    7
5:   48
6:   64
7:   21
counter:  7
0:  -64
1:  -61
2:  -85
3:    5
4:   83
5:    1
6:  128
7:   50
counter:  8
0:    0
1:  254
2: -127
3:  255
4: -240
5:  240
6:    0
7:    1
counter:  9
0:    0
1:    0
2:    0
3:    0
4:    0
5:    0
6:    0
7:    0
counter: 10
0:  136
1:  119
2:  127
3:  119
4:  119
5:  102
6:   -9
7:    4
counter: 11
0:   68
1:    0
2:   32
3:  -70
4:  -12
5:  -64
6:   28
7:    3
counter: 12
0:  238
1:  160
2:   75
3:   -9
4:  232
5:   -5
6:   48
7:    0
counter: 13
0:  -53
1: -146
2:  -25
3:  -68
4:  -56
5:  -98
6:  -69
7:  -70
counter: 14
0:  104
1:  -49
2:   88
3:  -48
4:  154
5:  169
6:  149
7:  142
counter: 15
0:  -19
1: -191
2: -177
3:  -54
4: -153
5: -128
6:   25
7: -128
counter:  0
0:    0
1:    0
2:    0
3:    0
4:    0
5:    0
6:    0
7: -168
Stopped at time : 80 ns :  in File "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD_tb.v" Line 93 
# exit 0
# exit 0
