// Seed: 2370027868
module module_0 (
    output tri0 id_0,
    output tri0 id_1
    , id_3
);
  id_4 :
  assert property (@(posedge 1) id_4)
    assert (id_3) begin
      disable id_5;
    end else begin
      id_4 <= 1;
      id_0 = 1;
    end
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output wor id_2,
    output supply0 void id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13
);
  wand id_15 = 1;
  module_0(
      id_0, id_2
  );
endmodule
