# Active SVF file /home/IC/Labs/Final_system_dft/dft/SYS_TOP.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Labs/Final_system_dft/dft/SYS_TOP.svf
# Timestamp : Fri Aug 16 07:22:23 2024
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library {  * your_library.db  } } \
    { target_library your_library.db } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Labs/Final_system_dft/dft } \
    { define_design_lib { -path ./work work } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Final_system_dft/std_cells /home/IC/Labs/Final_system_dft/rtl/system_rtl } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { analyze { -format sverilog -library WORK \{ /home/IC/Labs/Final_system_dft/rtl/system_rtl/data_sampling.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/PULSE_GEN.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/FIFO_WR.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/UART.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/Parity_check.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/FIFO_MEM_CNTRL.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/strt_check.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/MUX.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/CLKDIV_MUX.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/stop_check.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/UART_TOP_TX_RX.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/RST_SYNC.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/FIFO_TOP.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/FIFO_RD.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/UART_TOP_RX.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/ALU.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/DF_SYNC.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/mux2X1.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/CLK-DIV.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/serializer.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/SYS_TOP.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/RegFile.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/UART_TOP.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/edge_bit_count.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/parity_calc.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/CLK_GATE.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/SYS_Control.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/deserializer.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/FSM.sv /home/IC/Labs/Final_system_dft/rtl/system_rtl/DATA_SYNC.sv \} } } } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_mux2X1 } \
  -linked { mux2X1 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_RST_SYNC } \
  -linked { RST_SYNC_NUM_STAGES2 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_ref_sync } \
  -linked { DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { RegFile_U0 } \
  -linked { RegFile_WIDTH8_DEPTH16_ADDR4 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { ALU_U0 } \
  -linked { ALU_OPER_WIDTH8_OUT_WIDTH16 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/ALU.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { UART_RX_TX_TOP_U0 } \
  -linked { UART_RX_TX_TOP } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { FIFO_TOP_U0 } \
  -linked { FIFO_TOP } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { sys_ctrl_U0 } \
  -linked { sys_ctrl_IN_WIDTH16_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/SYS_Control.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_PULSE_GEN } \
  -linked { PULSE_GEN } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_ClkDiv } \
  -linked { ClkDiv } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/CLK-DIV.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_CLKDIV_MUX } \
  -linked { CLKDIV_MUX } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_CLK_GATE } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { UART_RX_TX_TOP } \
  -instance { UART_TOP_RX_UO } \
  -linked { UART_TOP_RX } 

guide_instance_map \
  -design { UART_RX_TX_TOP } \
  -instance { UART_TX_TOP_U0 } \
  -linked { UART_TX_TOP } 

guide_instance_map \
  -design { FIFO_TOP } \
  -instance { fifo_mem } \
  -linked { FIFO_buffer_in_width8 } 

guide_instance_map \
  -design { FIFO_TOP } \
  -instance { fifo_wr_u0 } \
  -linked { fifo_wr_IN_WIDTH3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/FIFO_WR.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { FIFO_TOP } \
  -instance { fifo_rd_u0 } \
  -linked { fifo_rd_ADDRSIZE3 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/FIFO_RD.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { FIFO_TOP } \
  -instance { DF_SYNC_rd } \
  -linked { DF_SYNC } 

guide_instance_map \
  -design { UART_TOP_RX } \
  -instance { FSMO_U0 } \
  -linked { FSM } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/FSM.sv 12.309 } 

guide_replace \
  -origin { Presto_div2 } \
  -type { svfReplacePrestoRedundantOpRemoval } \
  -design { FSM } \
  -input { 6 src_1 } \
  -output { 32 div_132_out } \
  -pre_resource { { 32 } div_132 = DIV { { src_1 ZERO 32 } { U`b00000000000000000000000000000010 } } } \
  -pre_assign { div_132_out = { div_132 ZERO 32 } } \
  -post_assign { div_132_out = { src_1 5 1 ZERO 32 } } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { FSM } \
  -input { 6 IN0 } \
  -input { 6 IN1 } \
  -output { 1 OUT0_out } \
  -output { 1 OUT1_out } \
  -pre_resource { { 1 } eq_83_3 = EQ { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_resource { { 1 } eq_81_2 = EQ { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_assign { OUT0_out = { eq_83_3 ZERO 1 } } \
  -pre_assign { OUT1_out = { eq_81_2 ZERO 1 } } \
  -post_resource { { 1 } eq_81_2 = EQ { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -post_assign { OUT0_out = { eq_81_2 ZERO 1 } } \
  -post_assign { OUT1_out = { eq_81_2 ZERO 1 } } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { FSM } \
  -input { 6 IN0 } \
  -input { 6 IN1 } \
  -output { 1 OUT0_out } \
  -output { 1 OUT1_out } \
  -pre_resource { { 1 } eq_150_3 = EQ { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_resource { { 1 } eq_146_3 = EQ { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_assign { OUT0_out = { eq_150_3 ZERO 1 } } \
  -pre_assign { OUT1_out = { eq_146_3 ZERO 1 } } \
  -post_resource { { 1 } eq_146_3 = EQ { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -post_assign { OUT0_out = { eq_146_3 ZERO 1 } } \
  -post_assign { OUT1_out = { eq_146_3 ZERO 1 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TOP_RX } \
  -instance { data_sampling_U0 } \
  -linked { data_sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/data_sampling.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TOP_RX } \
  -instance { edge_bit_count_U0 } \
  -linked { edge_bit_count } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/edge_bit_count.sv 12.309 } 

guide_replace \
  -origin { Presto_aco } \
  -type { svfReplacePrestoConditionalAccumulation } \
  -design { edge_bit_count } \
  -input { 1 src_1 } \
  -input { 1 src_2 } \
  -input { 6 src_3 } \
  -output { 6 aco_out } \
  -pre_resource { { 6 } add_19 = ADD { { src_3 ZERO 6 } { U`b000001 } } } \
  -pre_resource { { 6 }  C80 = SELECT { { src_1 } { src_2 } { U`b000001 } { add_19 ZERO 6 } } } \
  -pre_assign { aco_out = {  C80 ZERO 6 } } \
  -post_resource { { 6 } mult_add_19_aco = MULT { { src_3 ZERO 6 } { src_2 ZERO 6 } } } \
  -post_resource { { 6 } add_19_aco = ADD { { mult_add_19_aco ZERO 6 } { U`b000001 } } } \
  -post_assign { aco_out = { add_19_aco ZERO 6 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TOP_RX } \
  -instance { deserializer_U0 } \
  -linked { deserializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/deserializer.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TOP_RX } \
  -instance { Parity_check_UO } \
  -linked { Parity_check } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/Parity_check.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TOP_RX } \
  -instance { stop_check_U0 } \
  -linked { stop_check } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/stop_check.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TOP_RX } \
  -instance { strt_check_U0 } \
  -linked { strt_check } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/strt_check.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX_TOP } \
  -instance { uart } \
  -linked { UART_TX } 

guide_instance_map \
  -design { UART_TX_TOP } \
  -instance { ser } \
  -linked { serializer_IN_WIDTH8 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Labs/Final_system_dft/rtl/system_rtl/serializer.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX_TOP } \
  -instance { parity } \
  -linked { parity_calc_IN_WIDTH8 } 

guide_instance_map \
  -design { UART_TX_TOP } \
  -instance { mux } \
  -linked { MUX } 

guide_environment \
  { { elaborate { -library work SYS_TOP } } \
    { current_design SYS_TOP } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ClkDiv ClkDiv_0 } \
    { U1_ClkDiv ClkDiv_0 } \
    { FIFO_TOP_U0/DF_SYNC_rd DF_SYNC_0 } \
    { FIFO_TOP_U0/DF_SYNC_wr DF_SYNC_0 } \
    { U0_RST_SYNC RST_SYNC_NUM_STAGES2_0 } \
    { U1_RST_SYNC RST_SYNC_NUM_STAGES2_0 } \
    { U4_mux2X1 mux2X1_0 } \
    { U5_mux2X1 mux2X1_0 } \
    { U6_mux2X1 mux2X1_0 } \
    { U0_mux2X1 mux2X1_1 } \
    { U1_mux2X1 mux2X1_1 } \
    { U2_mux2X1 mux2X1_1 } \
    { U3_mux2X1 mux2X1_1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { share } \
  -input { 32 src7 } \
  -input { 7 src8 } \
  -output { 1 src9 } \
  -output { 1 src10 } \
  -pre_resource { { 1 } eq_30 = EQ { { src7 } { src8 ZERO 32 } } } \
  -pre_resource { { 1 } eq_35 = EQ { { src7 } { src8 ZERO 32 } } } \
  -pre_assign { src9 = { eq_30.out.1 } } \
  -pre_assign { src10 = { eq_35.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r65 = CMP6 { { src7 } { src8 ZERO 32 } { 0 } } } \
  -post_assign { src9 = { r65.out.5 } } \
  -post_assign { src10 = { r65.out.5 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 7 src8 } \
  -output { 8 src12 } \
  -pre_resource { { 8 } add_35 = UADD { { src8 ZERO 8 } { `b00000001 } } } \
  -pre_assign { src12 = { add_35.out.1 } } \
  -post_resource { { 8 } add_35 = ADD { { src8 ZERO 8 } { `b00000001 } } } \
  -post_assign { src12 = { add_35.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 32 src7 } \
  -input { 8 src12 } \
  -output { 1 src13 } \
  -pre_resource { { 1 } eq_35_2 = EQ { { src7 } { src12 ZERO 32 } } } \
  -pre_assign { src13 = { eq_35_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_35_2 = CMP6 { { src7 } { src12 ZERO 32 } { 0 } } } \
  -post_assign { src13 = { eq_35_2.out.5 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 32 src7 } \
  -output { 32 src14 } \
  -pre_resource { { 32 } add_43 = UADD { { src7 } { `b00000000000000000000000000000001 } } } \
  -pre_assign { src14 = { add_43.out.1 } } \
  -post_resource { { 32 } add_43 = ADD { { src7 } { `b00000000000000000000000000000001 } } } \
  -post_assign { src14 = { add_43.out.1 } } 

guide_reg_constant \
  -design { sys_ctrl_IN_WIDTH16_WIDTH8 } \
  { clk_div_en_reg } \
  { 1 } \
  -replaced { svfTrue } 

guide_transformation \
  -design { fifo_rd_ADDRSIZE3 } \
  -type { map } \
  -input { 4 src92 } \
  -input { 1 src93 } \
  -output { 4 src94 } \
  -pre_resource { { 4 } add_28 = UADD { { src92 } { src93 ZERO 4 } } } \
  -pre_assign { src94 = { add_28.out.1 } } \
  -post_resource { { 4 } add_28 = ADD { { src92 } { src93 ZERO 4 } } } \
  -post_assign { src94 = { add_28.out.1 } } 

guide_transformation \
  -design { fifo_rd_ADDRSIZE3 } \
  -type { map } \
  -input { 4 src95 } \
  -input { 4 src96 } \
  -output { 1 src97 } \
  -pre_resource { { 1 } eq_36 = EQ { { src95 } { src96 } } } \
  -pre_assign { src97 = { eq_36.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_36 = CMP6 { { src95 } { src96 } { 0 } } } \
  -post_assign { src97 = { eq_36.out.5 } } 

guide_transformation \
  -design { fifo_wr_IN_WIDTH3 } \
  -type { map } \
  -input { 4 src98 } \
  -input { 1 src99 } \
  -output { 4 src100 } \
  -pre_resource { { 4 } add_29 = UADD { { src98 } { src99 ZERO 4 } } } \
  -pre_assign { src100 = { add_29.out.1 } } \
  -post_resource { { 4 } add_29 = ADD { { src98 } { src99 ZERO 4 } } } \
  -post_assign { src100 = { add_29.out.1 } } 

guide_transformation \
  -design { fifo_wr_IN_WIDTH3 } \
  -type { map } \
  -input { 4 src101 } \
  -input { 4 src102 } \
  -output { 1 src103 } \
  -pre_resource { { 1 } eq_42 = EQ { { src101 } { src102 } } } \
  -pre_assign { src103 = { eq_42.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_42 = CMP6 { { src101 } { src102 } { 0 } } } \
  -post_assign { src103 = { eq_42.out.5 } } 

guide_transformation \
  -design { serializer_IN_WIDTH8 } \
  -type { map } \
  -input { 32 src115 } \
  -output { 32 src117 } \
  -pre_resource { { 32 } add_38 = ADD { { src115 } { `b00000000000000000000000000000001 } } } \
  -pre_assign { src117 = { add_38.out.1 } } \
  -post_resource { { 32 } add_38 = ADD { { src115 } { `b00000000000000000000000000000001 } } } \
  -post_assign { src117 = { add_38.out.1 } } 

guide_transformation \
  -design { strt_check } \
  -type { map } \
  -input { 6 src153 } \
  -input { 6 src154 } \
  -output { 1 src155 } \
  -pre_resource { { 1 } eq_16 = EQ { { src153 } { src154 } } } \
  -pre_assign { src155 = { eq_16.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_16 = CMP6 { { src153 } { src154 } { 0 } } } \
  -post_assign { src155 = { eq_16.out.5 } } 

guide_transformation \
  -design { stop_check } \
  -type { map } \
  -input { 6 src156 } \
  -output { 7 src158 } \
  -pre_resource { { 7 } sub_16 = USUB { { src156 ZERO 7 } { `b0000001 } } } \
  -pre_assign { src158 = { sub_16.out.1 } } \
  -post_resource { { 7 } sub_16 = SUB { { src156 ZERO 7 } { `b0000001 } } } \
  -post_assign { src158 = { sub_16.out.1 } } 

guide_transformation \
  -design { stop_check } \
  -type { map } \
  -input { 6 src159 } \
  -input { 32 src160 } \
  -output { 1 src161 } \
  -pre_resource { { 1 } eq_16 = EQ { { src159 ZERO 32 } { src160 } } } \
  -pre_assign { src161 = { eq_16.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_16 = CMP6 { { src159 ZERO 32 } { src160 } { 0 } } } \
  -post_assign { src161 = { eq_16.out.5 } } 

guide_transformation \
  -design { Parity_check } \
  -type { map } \
  -input { 6 src162 } \
  -input { 6 src163 } \
  -output { 1 src164 } \
  -pre_resource { { 1 } eq_20 = EQ { { src162 } { src163 } } } \
  -pre_assign { src164 = { eq_20.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_20 = CMP6 { { src162 } { src163 } { 0 } } } \
  -post_assign { src164 = { eq_20.out.5 } } 

guide_transformation \
  -design { deserializer } \
  -type { map } \
  -input { 6 src168 } \
  -input { 6 src169 } \
  -output { 1 src170 } \
  -pre_resource { { 1 } eq_18 = EQ { { src168 } { src169 } } } \
  -pre_assign { src170 = { eq_18.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_18 = CMP6 { { src168 } { src169 } { 0 } } } \
  -post_assign { src170 = { eq_18.out.5 } } 

guide_transformation \
  -design { edge_bit_count } \
  -type { share } \
  -input { 6 src171 } \
  -input { 6 src172 } \
  -output { 1 src173 } \
  -output { 1 src174 } \
  -pre_resource { { 1 } eq_20 = EQ { { src171 } { src172 } } } \
  -pre_resource { { 1 } eq_24 = EQ { { src171 } { src172 } } } \
  -pre_assign { src173 = { eq_20.out.1 } } \
  -pre_assign { src174 = { eq_24.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r63 = CMP6 { { src171 } { src172 } { 0 } } } \
  -post_assign { src173 = { r63.out.5 } } \
  -post_assign { src174 = { r63.out.5 } } 

guide_transformation \
  -design { edge_bit_count } \
  -type { map } \
  -input { 6 src176 } \
  -output { 6 src178 } \
  -pre_resource { { 6 } add_19_aco = UADD { { src176 } { `b000001 } } } \
  -pre_assign { src178 = { add_19_aco.out.1 } } \
  -post_resource { { 6 } add_19_aco = ADD { { src176 } { `b000001 } } } \
  -post_assign { src178 = { add_19_aco.out.1 } } 

guide_transformation \
  -design { edge_bit_count } \
  -type { map } \
  -input { 4 src179 } \
  -output { 4 src180 } \
  -pre_resource { { 4 } add_22 = UADD { { src179 } { `b0001 } } } \
  -pre_assign { src180 = { add_22.out.1 } } \
  -post_resource { { 4 } add_22 = ADD { { src179 } { `b0001 } } } \
  -post_assign { src180 = { add_22.out.1 } } 

guide_transformation \
  -design { edge_bit_count } \
  -type { map } \
  -input { 6 src171 } \
  -input { 1 src175 } \
  -output { 7 src176 } \
  -pre_resource { { 7 } mult_add_19_aco = MULT_TC { { src171 } { src175 } { 0 } } } \
  -pre_assign { src176 = { mult_add_19_aco.out.1 } } \
  -post_resource { { 7 } mult_add_19_aco = MULT_TC { { src171 } { src175 } { 0 } } } \
  -post_assign { src176 = { mult_add_19_aco.out.1 } } 

guide_transformation \
  -design { FSM } \
  -type { share } \
  -input { 6 src221 } \
  -input { 6 src222 } \
  -output { 1 src224 } \
  -output { 1 src223 } \
  -output { 1 src226 } \
  -pre_resource { { 1 } eq_81_2 = EQ { { src221 } { src222 } } } \
  -pre_resource { { 1 } lte_132 = ULTE { { src221 } { src222 } } } \
  -pre_resource { { 1 } eq_146_3 = EQ { { src221 } { src222 } } } \
  -pre_assign { src224 = { eq_81_2.out.1 } } \
  -pre_assign { src223 = { lte_132.out.1 } } \
  -pre_assign { src226 = { eq_146_3.out.1 } } \
  -post_resource { { 0 1 0 0 1 0 } r73 = CMP6 { { src221 } { src222 } { 0 } } } \
  -post_assign { src224 = { r73.out.5 } } \
  -post_assign { src223 = { r73.out.2 } } \
  -post_assign { src226 = { r73.out.5 } } 

guide_transformation \
  -design { FSM } \
  -type { map } \
  -input { 4 src215 } \
  -output { 1 src217 } \
  -pre_resource { { 1 } lte_59 = ULTE { { src215 } { `b1001 } } } \
  -pre_assign { src217 = { lte_59.out.1 } } \
  -post_resource { { 1 0 } lte_59 = CMP2A { { src215 } { `b1001 } { 0 } { 1 } } } \
  -post_assign { src217 = { lte_59.out.1 } } 

guide_transformation \
  -design { FSM } \
  -type { map } \
  -input { 5 src218 } \
  -output { 6 src220 } \
  -pre_resource { { 6 } add_132 = UADD { { src218 ZERO 6 } { `b000001 } } } \
  -pre_assign { src220 = { add_132.out.1 } } \
  -post_resource { { 6 } add_132 = ADD { { src218 ZERO 6 } { `b000001 } } } \
  -post_assign { src220 = { add_132.out.1 } } 

guide_transformation \
  -design { FSM } \
  -type { map } \
  -input { 6 src221 } \
  -input { 6 src220 } \
  -output { 1 src225 } \
  -pre_resource { { 1 } gte_132 = UGTE { { src221 } { src220 } } } \
  -pre_assign { src225 = { gte_132.out.1 } } \
  -post_resource { { 1 0 } gte_132 = CMP2A { { src220 } { src221 } { 0 } { 1 } } } \
  -post_assign { src225 = { gte_132.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { share } \
  -input { 8 src250 } \
  -input { 8 src251 } \
  -output { 1 src255 } \
  -output { 1 src254 } \
  -output { 1 src253 } \
  -pre_resource { { 1 } eq_73 = EQ { { src250 } { src251 } } } \
  -pre_resource { { 1 } gt_79 = UGT { { src250 } { src251 } } } \
  -pre_resource { { 1 } lt_85 = ULT { { src250 } { src251 } } } \
  -pre_assign { src255 = { eq_73.out.1 } } \
  -pre_assign { src254 = { gt_79.out.1 } } \
  -pre_assign { src253 = { lt_85.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r69 = CMP6 { { src250 } { src251 } { 0 } } } \
  -post_assign { src255 = { r69.out.5 } } \
  -post_assign { src254 = { r69.out.3 } } \
  -post_assign { src253 = { r69.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { map } \
  -input { 8 src250 } \
  -input { 8 src251 } \
  -output { 9 src252 } \
  -pre_resource { { 9 } add_43 = UADD { { src250 ZERO 9 } { src251 ZERO 9 } } } \
  -pre_assign { src252 = { add_43.out.1 } } \
  -post_resource { { 9 } add_43 = ADD { { src250 ZERO 9 } { src251 ZERO 9 } } } \
  -post_assign { src252 = { add_43.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { map } \
  -input { 8 src250 } \
  -input { 8 src251 } \
  -output { 9 src258 } \
  -pre_resource { { 9 } sub_46 = USUB { { src250 ZERO 9 } { src251 ZERO 9 } } } \
  -pre_assign { src258 = { sub_46.out.1 } } \
  -post_resource { { 9 } sub_46 = SUB { { src250 ZERO 9 } { src251 ZERO 9 } } } \
  -post_assign { src258 = { sub_46.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { map } \
  -input { 8 src250 } \
  -input { 8 src251 } \
  -output { 16 src257 } \
  -pre_resource { { 16 } mult_49 = MULT_TC { { src250 } { src251 } { 0 } } } \
  -pre_assign { src257 = { mult_49.out.1 } } \
  -post_resource { { 16 } mult_49 = MULT_TC { { src250 } { src251 } { 0 } } } \
  -post_assign { src257 = { mult_49.out.1 } } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { map } \
  -input { 8 src250 } \
  -input { 8 src251 } \
  -output { 8 src256 } \
  -pre_resource { { 8 } div_52 = UDIV { { src250 } { src251 } } } \
  -pre_assign { src256 = { div_52.out.1 } } \
  -post_resource { { 8 } div_52 = UDIV { { src250 } { src251 } } } \
  -post_assign { src256 = { div_52.out.1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U3_mux2X1 mux2X1_2 } \
    { U2_mux2X1 mux2X1_3 } \
    { U1_mux2X1 mux2X1_4 } \
    { U1_RST_SYNC RST_SYNC_NUM_STAGES2_1 } \
    { U1_ClkDiv ClkDiv_1 } \
    { FIFO_TOP_U0/DF_SYNC_wr DF_SYNC_1 } \
    { U6_mux2X1 mux2X1_5 } \
    { U5_mux2X1 mux2X1_6 } \
    { U1_ClkDiv/U12 ClkDiv_0_MUX_OP_2_1_1_0 } \
    { U0_ClkDiv/U12 ClkDiv_0_MUX_OP_2_1_1_1 } \
    { U6_mux2X1/U1 mux2X1_0_MUX_OP_2_1_1_0 } \
    { U5_mux2X1/U1 mux2X1_0_MUX_OP_2_1_1_1 } \
    { U4_mux2X1/U1 mux2X1_0_MUX_OP_2_1_1_2 } \
    { U3_mux2X1/U1 mux2X1_1_MUX_OP_2_1_1_0 } \
    { U2_mux2X1/U1 mux2X1_1_MUX_OP_2_1_1_1 } \
    { U1_mux2X1/U1 mux2X1_1_MUX_OP_2_1_1_2 } \
    { U0_mux2X1/U1 mux2X1_1_MUX_OP_2_1_1_3 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { ALU_U0/div_52 ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU_OPER_WIDTH8_OUT_WIDTH16 } \
  -type { map } \
  -input { 8 src276 } \
  -input { 8 src277 } \
  -output { 16 src278 } \
  -pre_resource { { 16 } mult_49 = MULT_TC { { src276 } { src277 } { 0 } } } \
  -pre_assign { src278 = { mult_49.out.1 } } \
  -post_resource { { 16 } mult_49 = MULT_TC { { src276 } { src277 } { 0 } } } \
  -post_assign { src278 = { mult_49.out.1 } } 

guide_transformation \
  -design { edge_bit_count } \
  -type { map } \
  -input { 6 src190 } \
  -input { 1 src191 } \
  -output { 7 src192 } \
  -pre_resource { { 7 } mult_add_19_aco = MULT_TC { { src190 } { src191 } { 0 } } } \
  -pre_assign { src192 = { mult_add_19_aco.out.1 } } \
  -post_resource { { 7 } mult_add_19_aco = MULT_TC { { src190 } { src191 } { 0 } } } \
  -post_assign { src192 = { mult_add_19_aco.out.1 } } 

guide_transformation \
  -design { edge_bit_count } \
  -type { map } \
  -input { 6 src187 } \
  -output { 6 src189 } \
  -pre_resource { { 6 } add_19_aco = UADD { { src187 } { `b000001 } } } \
  -pre_assign { src189 = { add_19_aco.out.1 } } \
  -post_resource { { 6 } add_19_aco = ADD { { src187 } { `b000001 } } } \
  -post_assign { src189 = { add_19_aco.out.1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { ALU_U0/dp_cluster_0/mult_49 ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0/dp_cluster_0/mult_add_19_aco edge_bit_count_DW02_mult_0 } } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { ALU_U0/div_52 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { ALU_U0/mult_49 } \
  -arch { csa } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0/mult_add_19_aco } \
  -arch { csa } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO_TOP_U0 FIFO_TOP_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO_TOP_U0/DF_SYNC_rd DF_SYNC_test_0 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO_TOP_U0/DF_SYNC_wr DF_SYNC_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO_TOP_U0/fifo_mem FIFO_buffer_in_width8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO_TOP_U0/fifo_rd_u0 fifo_rd_ADDRSIZE3_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { FIFO_TOP_U0/fifo_wr_u0 fifo_wr_IN_WIDTH3_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RegFile_U0 RegFile_WIDTH8_DEPTH16_ADDR4_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ClkDiv ClkDiv_test_0 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_PULSE_GEN PULSE_GEN_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_RST_SYNC RST_SYNC_NUM_STAGES2_test_0 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ref_sync DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U1_ClkDiv ClkDiv_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U1_RST_SYNC RST_SYNC_NUM_STAGES2_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0 UART_RX_TX_TOP_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TOP_RX_UO UART_TOP_RX_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TOP_RX_UO/FSMO_U0 FSM_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TOP_RX_UO/Parity_check_UO Parity_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TOP_RX_UO/data_sampling_U0 data_sampling_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TOP_RX_UO/deserializer_U0 deserializer_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0 edge_bit_count_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TOP_RX_UO/stop_check_U0 stop_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TOP_RX_UO/strt_check_U0 strt_check_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TX_TOP_U0 UART_TX_TOP_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TX_TOP_U0/parity parity_calc_IN_WIDTH8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TX_TOP_U0/ser serializer_IN_WIDTH8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { UART_RX_TX_TOP_U0/UART_TX_TOP_U0/uart UART_TX_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { sys_ctrl_U0 sys_ctrl_IN_WIDTH16_WIDTH8_test_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { ALU_U0 ALU_OPER_WIDTH8_OUT_WIDTH16_test_1 } } 

guide_scan_input \
  -design { SYS_TOP } \
  -disable_value { 0 } \
  -ports { SE } 

guide_scan_input \
  -design { SYS_TOP } \
  -disable_value { 1 } \
  -ports { test_mode } 

guide_ununiquify \
  -design { SYS_TOP } \
  { { U0_RST_SYNC RST_SYNC_NUM_STAGES2_test_1 } \
    { U5_mux2X1 mux2X1_5 } \
    { U4_mux2X1 mux2X1_5 } \
    { U3_mux2X1 mux2X1_5 } \
    { U2_mux2X1 mux2X1_5 } \
    { U1_mux2X1 mux2X1_5 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U3_mux2X1 mux2X1_2 } \
    { U2_mux2X1 mux2X1_2 } \
    { U1_mux2X1 mux2X1_2 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U6_mux2X1 mux2X1_5 } \
    { U5_mux2X1 mux2X1_6 } \
    { U4_mux2X1 mux2X1_0 } \
    { U1_RST_SYNC RST_SYNC_NUM_STAGES2_test_1 } \
    { U0_RST_SYNC RST_SYNC_NUM_STAGES2_test_0 } \
    { U3_mux2X1 mux2X1_2 } \
    { U2_mux2X1 mux2X1_3 } \
    { U1_mux2X1 mux2X1_4 } } 

#---- Recording stopped at Fri Aug 16 07:22:54 2024

setup
