#ifndef __HWIO_H__
#define __HWIO_H__
/*
===========================================================================
*/
/**
  @file hwio.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    MDM9205 (Twizy) [twizy_v1.0_p3q3r29.1]
 
  This file contains HWIO register definitions for the following modules:
    APCS_WDT
    SECURITY_CONTROL_CORE
    GCC_CLK_CTL_REG
    MPM2_SLP_CNTR
    MPM2_PSHOLD
    TCSR_TCSR_REGS
    MPM2_G_CTRL_CNTR
    MPM2_WDOG
    APCS_F1_QTMR_V1


  Generation parameters: 
  { u'filename': u'hwio.h',
    u'module-filter-exclude': { },
    u'module-filter-include': { },
    u'modules': [ u'APCS_WDT',
                  u'SECURITY_CONTROL_CORE',
                  u'GCC_CLK_CTL_REG',
                  u'MPM2_SLP_CNTR',
                  u'MPM2_PSHOLD',
                  u'TCSR_TCSR_REGS',
                  u'MPM2_G_CTRL_CNTR',
                  u'MPM2_WDOG',
                  u'APCS_F1_QTMR_V1'],
    u'output-offsets': True}
*/
/*
  ===========================================================================

  Copyright (c) 2018 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies, Inc.

  ===========================================================================

  $Header: //components/rel/boot.xf/0.2/QcomPkg/Mdm9x05Pkg/Include/HALbootHWIO.h#4 $
  $DateTime: 2019/02/06 05:25:13 $
  $Author: pwbldsvc $

  ===========================================================================
*/
#include "msmhwiobase.h"

/*----------------------------------------------------------------------------
 * MODULE: APCS_WDT
 *--------------------------------------------------------------------------*/

#define APCS_WDT_REG_BASE                                    (A7SS_BASE      + 0x00017000)
#define APCS_WDT_REG_BASE_SIZE                               0x1000
#define APCS_WDT_REG_BASE_USED                               0x20
#define APCS_WDT_REG_BASE_OFFS                               0x00017000

#define HWIO_WDOG_SECURE_ADDR                                (APCS_WDT_REG_BASE      + 0x00000000)
#define HWIO_WDOG_SECURE_OFFS                                (APCS_WDT_REG_BASE_OFFS + 0x00000000)
#define HWIO_WDOG_SECURE_RMSK                                       0x1
#define HWIO_WDOG_SECURE_IN          \
        in_dword(HWIO_WDOG_SECURE_ADDR)
#define HWIO_WDOG_SECURE_INM(m)      \
        in_dword_masked(HWIO_WDOG_SECURE_ADDR, m)
#define HWIO_WDOG_SECURE_OUT(v)      \
        out_dword(HWIO_WDOG_SECURE_ADDR,v)
#define HWIO_WDOG_SECURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WDOG_SECURE_ADDR,m,v,HWIO_WDOG_SECURE_IN)
#define HWIO_WDOG_SECURE_WDT_BMSK                                   0x1
#define HWIO_WDOG_SECURE_WDT_SHFT                                   0x0

#define HWIO_WDOG_RESET_ADDR                                 (APCS_WDT_REG_BASE      + 0x00000004)
#define HWIO_WDOG_RESET_OFFS                                 (APCS_WDT_REG_BASE_OFFS + 0x00000004)
#define HWIO_WDOG_RESET_RMSK                                        0x1
#define HWIO_WDOG_RESET_OUT(v)      \
        out_dword(HWIO_WDOG_RESET_ADDR,v)
#define HWIO_WDOG_RESET_RESET_BMSK                                  0x1
#define HWIO_WDOG_RESET_RESET_SHFT                                  0x0

#define HWIO_WDOG_CTL_ADDR                                   (APCS_WDT_REG_BASE      + 0x00000008)
#define HWIO_WDOG_CTL_OFFS                                   (APCS_WDT_REG_BASE_OFFS + 0x00000008)
#define HWIO_WDOG_CTL_RMSK                                          0x3
#define HWIO_WDOG_CTL_OUT(v)      \
        out_dword(HWIO_WDOG_CTL_ADDR,v)
#define HWIO_WDOG_CTL_UNMASKED_INT_ENABLE_BMSK                      0x2
#define HWIO_WDOG_CTL_UNMASKED_INT_ENABLE_SHFT                      0x1
#define HWIO_WDOG_CTL_ENABLE_BMSK                                   0x1
#define HWIO_WDOG_CTL_ENABLE_SHFT                                   0x0

#define HWIO_WDOG_STATUS_ADDR                                (APCS_WDT_REG_BASE      + 0x0000000c)
#define HWIO_WDOG_STATUS_OFFS                                (APCS_WDT_REG_BASE_OFFS + 0x0000000c)
#define HWIO_WDOG_STATUS_RMSK                                0x7fffffff
#define HWIO_WDOG_STATUS_IN          \
        in_dword(HWIO_WDOG_STATUS_ADDR)
#define HWIO_WDOG_STATUS_INM(m)      \
        in_dword_masked(HWIO_WDOG_STATUS_ADDR, m)
#define HWIO_WDOG_STATUS_COUNT_BMSK                          0x7ffffffc
#define HWIO_WDOG_STATUS_COUNT_SHFT                                 0x2
#define HWIO_WDOG_STATUS_FROZEN_BMSK                                0x2
#define HWIO_WDOG_STATUS_FROZEN_SHFT                                0x1
#define HWIO_WDOG_STATUS_EXPIRED_STATUS_BMSK                        0x1
#define HWIO_WDOG_STATUS_EXPIRED_STATUS_SHFT                        0x0

#define HWIO_WDOG_BARK_TIME_ADDR                             (APCS_WDT_REG_BASE      + 0x00000010)
#define HWIO_WDOG_BARK_TIME_OFFS                             (APCS_WDT_REG_BASE_OFFS + 0x00000010)
#define HWIO_WDOG_BARK_TIME_RMSK                                0xfffff
#define HWIO_WDOG_BARK_TIME_IN          \
        in_dword(HWIO_WDOG_BARK_TIME_ADDR)
#define HWIO_WDOG_BARK_TIME_INM(m)      \
        in_dword_masked(HWIO_WDOG_BARK_TIME_ADDR, m)
#define HWIO_WDOG_BARK_TIME_OUT(v)      \
        out_dword(HWIO_WDOG_BARK_TIME_ADDR,v)
#define HWIO_WDOG_BARK_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WDOG_BARK_TIME_ADDR,m,v,HWIO_WDOG_BARK_TIME_IN)
#define HWIO_WDOG_BARK_TIME_DATA_BMSK                           0xfffff
#define HWIO_WDOG_BARK_TIME_DATA_SHFT                               0x0

#define HWIO_WDOG_BITE_TIME_ADDR                             (APCS_WDT_REG_BASE      + 0x00000014)
#define HWIO_WDOG_BITE_TIME_OFFS                             (APCS_WDT_REG_BASE_OFFS + 0x00000014)
#define HWIO_WDOG_BITE_TIME_RMSK                                0xfffff
#define HWIO_WDOG_BITE_TIME_IN          \
        in_dword(HWIO_WDOG_BITE_TIME_ADDR)
#define HWIO_WDOG_BITE_TIME_INM(m)      \
        in_dword_masked(HWIO_WDOG_BITE_TIME_ADDR, m)
#define HWIO_WDOG_BITE_TIME_OUT(v)      \
        out_dword(HWIO_WDOG_BITE_TIME_ADDR,v)
#define HWIO_WDOG_BITE_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WDOG_BITE_TIME_ADDR,m,v,HWIO_WDOG_BITE_TIME_IN)
#define HWIO_WDOG_BITE_TIME_DATA_BMSK                           0xfffff
#define HWIO_WDOG_BITE_TIME_DATA_SHFT                               0x0

#define HWIO_WDOG_TEST_LOAD_STATUS_ADDR                      (APCS_WDT_REG_BASE      + 0x00000018)
#define HWIO_WDOG_TEST_LOAD_STATUS_OFFS                      (APCS_WDT_REG_BASE_OFFS + 0x00000018)
#define HWIO_WDOG_TEST_LOAD_STATUS_RMSK                             0x1
#define HWIO_WDOG_TEST_LOAD_STATUS_IN          \
        in_dword(HWIO_WDOG_TEST_LOAD_STATUS_ADDR)
#define HWIO_WDOG_TEST_LOAD_STATUS_INM(m)      \
        in_dword_masked(HWIO_WDOG_TEST_LOAD_STATUS_ADDR, m)
#define HWIO_WDOG_TEST_LOAD_STATUS_SYNC_STATUS_BMSK                 0x1
#define HWIO_WDOG_TEST_LOAD_STATUS_SYNC_STATUS_SHFT                 0x0

#define HWIO_WDOG_TEST_LOAD_ADDR                             (APCS_WDT_REG_BASE      + 0x0000001c)
#define HWIO_WDOG_TEST_LOAD_OFFS                             (APCS_WDT_REG_BASE_OFFS + 0x0000001c)
#define HWIO_WDOG_TEST_LOAD_RMSK                                    0x1
#define HWIO_WDOG_TEST_LOAD_OUT(v)      \
        out_dword(HWIO_WDOG_TEST_LOAD_ADDR,v)
#define HWIO_WDOG_TEST_LOAD_LOAD_BMSK                               0x1
#define HWIO_WDOG_TEST_LOAD_LOAD_SHFT                               0x0

#define HWIO_WDOG_TEST_ADDR                                  (APCS_WDT_REG_BASE      + 0x00000020)
#define HWIO_WDOG_TEST_OFFS                                  (APCS_WDT_REG_BASE_OFFS + 0x00000020)
#define HWIO_WDOG_TEST_RMSK                                     0xfffff
#define HWIO_WDOG_TEST_IN          \
        in_dword(HWIO_WDOG_TEST_ADDR)
#define HWIO_WDOG_TEST_INM(m)      \
        in_dword_masked(HWIO_WDOG_TEST_ADDR, m)
#define HWIO_WDOG_TEST_OUT(v)      \
        out_dword(HWIO_WDOG_TEST_ADDR,v)
#define HWIO_WDOG_TEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_WDOG_TEST_ADDR,m,v,HWIO_WDOG_TEST_IN)
#define HWIO_WDOG_TEST_LOAD_VALUE_BMSK                          0xfffff
#define HWIO_WDOG_TEST_LOAD_VALUE_SHFT                              0x0

/*----------------------------------------------------------------------------
 * MODULE: SECURITY_CONTROL_CORE
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_CORE_REG_BASE                                                            (SECURITY_CONTROL_BASE      + 0x00000000)
#define SECURITY_CONTROL_CORE_REG_BASE_SIZE                                                       0x7000
#define SECURITY_CONTROL_CORE_REG_BASE_USED                                                       0x6400
#define SECURITY_CONTROL_CORE_REG_BASE_OFFS                                                       0x00000000

#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_OFFS(n)                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_MAXn                                                              71
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                              0x0

#define HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000120)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000120)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_LCM_ROW_LSB_ADDR,m,v,HWIO_QFPROM_RAW_LCM_ROW_LSB_IN)
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_BMSK                             0x40000000
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_SHFT                                   0x1e
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_SECURE_PHK_BMSK                                       0x20000000
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_DISABLE_SECURE_PHK_SHFT                                             0x1d
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_RSVD_BMSK                                                     0x1fffffe0
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_RSVD_SHFT                                                            0x5
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_EXTERNAL_BMSK                                                    0x10
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_EXTERNAL_SHFT                                                     0x4
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_INTERNAL_BMSK                                                     0x8
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_INTERNAL_SHFT                                                     0x3
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_FEAT_CONFIG_BMSK                                                  0x4
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_QC_FEAT_CONFIG_SHFT                                                  0x2
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_HW_TEST_BMSK                                                         0x2
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_HW_TEST_SHFT                                                         0x1
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_SOC_PERSO_BMSK                                                       0x1
#define HWIO_QFPROM_RAW_LCM_ROW_LSB_SOC_PERSO_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000124)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000124)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_LCM_ROW_MSB_ADDR,m,v,HWIO_QFPROM_RAW_LCM_ROW_MSB_IN)
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_BPH_DISABLE_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_BPH_DISABLE_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_RSVD_BMSK                                                     0x7fffffff
#define HWIO_QFPROM_RAW_LCM_ROW_MSB_RSVD_SHFT                                                            0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000128 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000128 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                               4
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                            0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                   0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000012c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000012c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                               4
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                            0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                              0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000150)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000150)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                           0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                 0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                               0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                     0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                    0x30000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                          0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                 0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                      0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                                0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                     0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                        0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                             0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                           0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                               0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                   0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                               0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                   0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                    0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                        0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                    0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                        0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                           0xe0000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                              0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                          0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                             0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                               0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                  0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                           0x7800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                              0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                              0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                            0x1c0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                              0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                         0x30
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                          0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                   0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                   0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                              0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                              0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                            0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                            0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000154)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000154)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                             0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                        0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                              0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                         0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                               0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                 0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                      0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                        0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                             0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                             0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                  0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                   0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                        0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                         0xf00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                             0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                 0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                    0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                      0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                         0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                         0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                            0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                           0xe000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                              0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                0x1f00
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                   0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                                0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                 0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                     0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                      0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                  0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                   0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                                0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                 0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                       0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                       0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                    0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000158)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000158)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                 0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                       0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                       0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                             0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                    0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                          0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                      0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                     0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                          0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                         0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                              0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                        0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                             0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                        0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                             0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                         0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                             0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                         0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                             0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                   0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                       0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                          0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                              0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                           0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                              0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                      0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                         0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                      0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                         0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                       0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                          0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                      0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                         0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                      0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                         0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                   0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                      0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                     0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                       0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                          0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                            0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                          0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                            0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                          0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                            0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                           0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                            0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                          0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                           0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                          0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                           0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                       0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                        0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                         0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                         0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                     0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                     0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                         0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000015c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000015c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                       0xfe000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                             0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                      0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                           0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                              0xfff800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                   0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                            0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                              0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                            0x3e0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                             0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                              0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000160)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000160)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK             0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                    0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000164)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000164)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                      0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                            0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                      0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                            0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK               0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                     0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK             0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                   0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                            0xf000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                 0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                              0xf80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                  0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                          0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                             0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                            0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                               0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK               0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                  0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                              0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                 0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                              0x3000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                 0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                                0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                  0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE10_9_BMSK                                         0x600
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE10_9_SHFT                                           0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                         0x180
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                           0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                             0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                              0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                  0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                   0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000168)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000168)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RSVD0_BMSK                                               0xfffffff0
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RSVD0_SHFT                                                      0x4
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_BMSK                                  0xf
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_SHFT                                  0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000016c)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000016c)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RSVD1_BMSK                                               0xfffffffe
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RSVD1_SHFT                                                      0x1
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_BMSK                                        0x1
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_SHFT                                        0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000170)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000170)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RSVD0_BMSK                                               0xfffffff0
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RSVD0_SHFT                                                      0x4
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_BMSK                                  0xf
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_SHFT                                  0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000174)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000174)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RSVD0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RSVD0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000178)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000178)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RSVD0_BMSK                                                   0xe0000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RSVD0_SHFT                                                         0x1d
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                            0x10000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                                  0x1c
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_BMSK                                               0xff00000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                    0x14
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_BMSK                                                    0xfffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000017c)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000017c)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PTE_DATA1_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PTE_DATA1_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000180)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000180)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000184)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000184)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PTE_DATA1_BMSK                                               0xffff0000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PTE_DATA1_SHFT                                                     0x10
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_BMSK                                                     0xffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_SHFT                                                        0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000188)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000188)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PTE_DATA0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PTE_DATA0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000018c)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000018c)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PTE_DATA1_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PTE_DATA1_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000190)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000190)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PTE_DATA0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PTE_DATA0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000194)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000194)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PTE_DATA1_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PTE_DATA1_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000198)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000198)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_BMSK                                                    0x80000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_SHFT                                                          0x1f
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                          0x20000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                                0x1d
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                          0x10000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                           0x8000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                                0x1b
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                           0x4000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                                0x1a
#define HWIO_QFPROM_RAW_RD_PERM_LSB_USER_DATA_KEY_BMSK                                             0x2000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_USER_DATA_KEY_SHFT                                                  0x19
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                           0x1000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                                0x18
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                             0x800000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                     0x400000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                         0x16
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                               0x200000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                   0x15
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                         0x100000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                             0x14
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG19_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG19_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_BMSK                                                  0x20000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_SHFT                                                     0x11
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_BMSK                                                       0x10000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_SHFT                                                          0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_BMSK                                                     0x8000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_SHFT                                                        0xf
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                              0x2000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                 0xd
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                               0x800
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_BMSK                                                    0x200
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_SHFT                                                      0x9
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_BMSK                                                        0x100
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_SHFT                                                          0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_BMSK                                                        0x80
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_SHFT                                                         0x7
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_BMSK                                                        0x40
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_SHFT                                                         0x6
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_BMSK                                                            0x20
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_SHFT                                                             0x5
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_BMSK                                                        0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_SHFT                                                         0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                  0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                  0x3
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                          0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                          0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_LCM_BMSK                                                             0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_LCM_SHFT                                                             0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                  0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000019c)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000019c)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a0)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001a0)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_BMSK                                                    0x80000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_SHFT                                                          0x1f
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                          0x20000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                                0x1d
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                          0x10000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                           0x8000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                                0x1b
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                           0x4000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                                0x1a
#define HWIO_QFPROM_RAW_WR_PERM_LSB_USER_DATA_KEY_BMSK                                             0x2000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_USER_DATA_KEY_SHFT                                                  0x19
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                           0x1000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                                0x18
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                             0x800000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                     0x400000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                         0x16
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                               0x200000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                   0x15
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                         0x100000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                             0x14
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG19_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG19_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_BMSK                                                  0x20000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_SHFT                                                     0x11
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_BMSK                                                       0x10000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_SHFT                                                          0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_BMSK                                                     0x8000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_SHFT                                                        0xf
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                              0x2000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                 0xd
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                               0x800
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_BMSK                                                    0x200
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_SHFT                                                      0x9
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_BMSK                                                        0x100
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_SHFT                                                          0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_BMSK                                                        0x80
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_SHFT                                                         0x7
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_BMSK                                                        0x40
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_SHFT                                                         0x6
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_BMSK                                                            0x20
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_SHFT                                                             0x5
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_BMSK                                                        0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_SHFT                                                         0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                  0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                  0x3
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                          0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                          0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_LCM_BMSK                                                             0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_LCM_SHFT                                                             0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                  0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a4)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001a4)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a8)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001a8)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_LSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION31_FEC_EN_BMSK                                           0x80000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION31_FEC_EN_SHFT                                                 0x1f
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                           0x40000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                                 0x1e
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                           0x20000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                                 0x1d
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                           0x10000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                                 0x1c
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                            0x8000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                                 0x1b
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                            0x4000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                                 0x1a
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                            0x2000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                                 0x19
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                            0x1000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                             0x800000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                             0x400000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                                 0x16
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                             0x200000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                                 0x15
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                             0x100000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                              0x20000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                                 0x11
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                              0x10000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                               0x8000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                  0xf
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                               0x4000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                  0xe
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                               0x2000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                  0xd
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                               0x1000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                  0xc
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                                0x800
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                  0xb
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                                0x400
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                  0xa
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                 0x200
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                   0x9
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                 0x100
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                   0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                  0x80
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                   0x7
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                  0x40
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                   0x6
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                  0x20
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                   0x5
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                  0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                   0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                   0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                   0x3
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                   0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                   0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                   0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                   0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                   0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ac)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001ac)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK                                                           0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_MSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_BMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_SHFT                                                            0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                      0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                            0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_BMSK                                  0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_SHFT                                        0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                                0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                      0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                             0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                   0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_BMSK                                        0x8000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_BMSK                                       0x4000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_SHFT                                            0x1a
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_BMSK                              0x2000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_SHFT                                   0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE3_BMSK                                            0x1000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE3_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                  0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                      0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE2_BMSK                                             0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE2_SHFT                                                 0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                              0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                                  0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                               0x100000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                   0x14
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                             0x80000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                                0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD1_BMSK                                               0x60000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD1_SHFT                                                  0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_BMSK                                              0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE1_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                      0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                         0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                     0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                        0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                                 0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                    0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                                 0xc00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                   0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                             0x3e0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                               0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                                 0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                                  0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                     0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                     0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                            0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                            0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                         0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD0_BMSK                                            0x7fffc000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD0_SHFT                                                   0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_BMSK                                  0x3000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_SHFT                                     0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_BMSK                            0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_SHFT                              0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_BMSK                            0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_SHFT                              0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                     0x80
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                      0x7
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                     0x40
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                      0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_BMSK                                0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_SHFT                                 0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_BMSK                                0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_SHFT                                 0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_BMSK                                 0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_SHFT                                 0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_BMSK                                0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_SHFT                                0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_BMSK                                0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_SHFT                                0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b8)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b8)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_BMSK                                      0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_SHFT                                            0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_BMSK                               0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_SHFT                                     0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                            0x3fff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                  0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                               0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                                  0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                               0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                                  0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                               0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                                  0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                               0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                                  0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                                0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                                  0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                                 0x7ff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001bc)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001bc)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                   0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                         0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                            0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                               0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c0)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                       0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                             0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                           0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                              0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c4)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                            0xffffff00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                   0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                               0xff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                                0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                                  0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                        0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                       0x30000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                             0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                    0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                         0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                                   0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                        0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                           0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                                0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                              0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                   0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                                  0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                      0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                                  0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                      0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                       0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                           0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                       0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                           0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                              0xe0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                                 0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                             0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                                0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                                  0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                     0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                              0x7800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                                 0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                   0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                               0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                                 0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                               0x1c0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                                 0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                            0x30
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                             0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                      0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                      0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                                 0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                                 0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                               0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001cc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001cc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                          0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                                0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                          0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                                0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                           0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                                 0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                            0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                    0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                         0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                           0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                                0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                                0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                     0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                      0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                           0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                            0xf00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                                0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                    0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                       0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                         0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                            0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                            0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                               0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                              0xe000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                 0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                   0x1f00
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                      0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                                   0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                    0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                        0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                         0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                     0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                      0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                                   0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                    0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                          0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                       0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                       0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                             0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                         0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                        0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                            0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                                 0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                           0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                                0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                           0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                                0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                            0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                                0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                            0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                                0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                      0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                          0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                             0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                 0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                              0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                 0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                         0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                            0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                         0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                            0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                          0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                             0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                         0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                            0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                         0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                            0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                      0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                         0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                        0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                          0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                             0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                               0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                             0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                               0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                              0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                               0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                             0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                              0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                          0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                           0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                            0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                            0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                       0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                       0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                        0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                        0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                            0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                            0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                          0xfe000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                                0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                         0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                              0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                                 0xfff800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                      0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                               0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                                 0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                               0x3e0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                                0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                                 0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001d8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001d8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                       0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001dc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001dc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                         0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                               0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK                  0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                        0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                      0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                               0xf000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                    0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                                 0xf80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                     0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                             0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                                0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                               0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                                  0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                  0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                     0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                                 0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                    0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                                 0x3000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                    0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                                   0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                     0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE10_9_BMSK                                            0x600
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE10_9_SHFT                                              0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                            0x180
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                              0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                                0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                                 0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                                0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                     0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001e8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                               0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ec)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001ec)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                          0xfe000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                                0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_AOP_BMSK                                               0x1fe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_AOP_SHFT                                                    0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                                  0x1ffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f0)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_BMSK                                   0xc0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_SHFT                                         0x1e
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                                  0x3e000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                        0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                              0x1000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                   0x18
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                                0xffff00
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                     0x8
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                             0xff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                              0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f4)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_BMSK                                   0xf0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_SHFT                                         0x1c
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                        0xffe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                             0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                        0x1f000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                            0xc
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                            0xfff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                              0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f8)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                              0xffff0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                    0x10
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MISC_BMSK                                                 0xffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MISC_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001fc)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001fc)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                          0x80000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                                0x1f
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_TX_BMSK                                               0x7ffffff0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_TX_SHFT                                                      0x4
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                                 0xf
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                                 0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000200 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000200 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_MAXn                                                             6
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                                0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000204 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000204 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_MAXn                                                             6
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RSVD1_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RSVD1_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                           0xffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_BMSK                                    0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_SHFT                                          0x18
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_BMSK                                      0xfff000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_SHFT                                           0xc
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_BMSK                                         0xfff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_SPARE_R71_BMSK                                             0xff800000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_SPARE_R71_SHFT                                                   0x17
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_DIS_CPR_BMSK                                            0x400000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_DIS_CPR_SHFT                                                0x16
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR_GLOBAL_RC_BMSK                                           0x380000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR_GLOBAL_RC_SHFT                                               0x13
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_BMSK                                       0x7e000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_SHFT                                           0xd
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_BMSK                                           0x1c00
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_SHFT                                              0xa
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_BMSK                                            0x380
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_SHFT                                              0x7
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_BMSK                                             0x70
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_BMSK                                           0xf
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE_31_28_BMSK                                           0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE_31_28_SHFT                                                 0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_BMSK                                     0xf800000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_SHFT                                          0x17
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_BMSK                                      0x7c0000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_SHFT                                          0x12
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_BMSK                                       0x3e000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_SHFT                                           0xd
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_DIS_CPR_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR0_DIS_CPR_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_BMSK                                         0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_SHFT                                           0x6
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_BMSK                                          0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE_31_24_BMSK                                           0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE_31_24_SHFT                                                 0x18
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR_LOCAL_RC_BMSK                                            0xe00000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR_LOCAL_RC_SHFT                                                0x15
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_BMSK                                  0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_SHFT                                      0x10
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_BMSK                                        0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_SHFT                                           0xb
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_BMSK                                         0x7c0
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_SHFT                                           0x6
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_BMSK                                          0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_SHFT                                           0x1
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_DIS_CPR_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_CPR1_DIS_CPR_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_BMSK                                    0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_SHFT                                          0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_BMSK                                        0x7f80000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_SHFT                                             0x13
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_BMSK                                          0x7e000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_SHFT                                              0xd
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_BMSK                                       0x1f80
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_SHFT                                          0x7
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_BMSK                                           0x7f
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SPARE_BITS_31_24_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SPARE_BITS_31_24_SHFT                                            0x18
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M1_BMSK                                                 0xe00000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M1_SHFT                                                     0x15
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M0_BMSK                                                 0x1c0000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_PH_B0M0_SHFT                                                     0x12
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_G_B0_BMSK                                                     0x38000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_G_B0_SHFT                                                         0xf
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CLK_B_BMSK                                                     0x6000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CLK_B_SHFT                                                        0xd
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CAP_B_BMSK                                                     0x1800
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CAP_B_SHFT                                                        0xb
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SAR_B_BMSK                                                      0x600
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_SAR_B_SHFT                                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_BMSK                                             0x1f8
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_SHFT                                               0x3
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_BMSK                                           0x7
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_SPARE1_BMSK                                                0xfe000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_SPARE1_SHFT                                                      0x19
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B1_BMSK                                                0x1800000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B1_SHFT                                                     0x17
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M3_BMSK                                                 0x700000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M3_SHFT                                                     0x14
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M2_BMSK                                                  0xe0000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M2_SHFT                                                     0x11
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M1_BMSK                                                  0x1c000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M1_SHFT                                                      0xe
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M0_BMSK                                                   0x3800
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B1M0_SHFT                                                      0xb
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_G_B1_BMSK                                                       0x700
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_G_B1_SHFT                                                         0x8
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B0_BMSK                                                     0xc0
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_VREF_B0_SHFT                                                      0x6
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B0M3_BMSK                                                     0x38
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_B0M3_SHFT                                                      0x3
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_BOM2_BMSK                                                      0x7
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_PH_BOM2_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_BITS_BMSK                                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_BITS_SHFT                                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_BMSK                                                   0xc00000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_SPARE_SHFT                                                       0x16
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_GNSS_ADC_CALIB_BMSK                                          0x380000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_GNSS_ADC_CALIB_SHFT                                              0x13
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_BMSK                                     0x40000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_SHFT                                        0x12
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_BMSK                                         0x3fc00
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_SHFT                                             0xa
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_BMSK                                      0x200
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_SHFT                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_BMSK                                       0x100
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_SHFT                                         0x8
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_BMSK                                        0xff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT2_BMSK                                         0xfc000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT2_SHFT                                               0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT1_BMSK                                          0x3f00000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS1_POINT1_SHFT                                               0x14
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT2_BMSK                                            0xfc000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT2_SHFT                                                0xe
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT1_BMSK                                             0x3f00
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS0_POINT1_SHFT                                                0x8
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS_BASE0_BMSK                                                 0xff
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_TSENS_BASE0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_SPARE_BITS_BMSK                                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_SPARE_BITS_SHFT                                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT2_BMSK                                           0xfc0000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT2_SHFT                                               0x12
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT1_BMSK                                            0x3f000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS3_POINT1_SHFT                                                0xc
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT2_BMSK                                              0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT2_SHFT                                                0x6
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT1_BMSK                                               0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_TSENS2_POINT1_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_SPARE_23_31_BMSK                                           0xff800000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_SPARE_23_31_SHFT                                                 0x17
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_CALIB_BMSK                                             0x700000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_CALIB_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_BASE1_BMSK                                              0xff000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS_BASE1_SHFT                                                  0xc
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT2_BMSK                                              0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT2_SHFT                                                0x6
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT1_BMSK                                               0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_TSENS4_POINT1_SHFT                                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR_RESERVED_20_0_BMSK                                     0xfffff800
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR_RESERVED_20_0_SHFT                                            0xb
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_10_9_BMSK                                                 0x600
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_10_9_SHFT                                                   0x9
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_BMSK                                     0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_SHFT                                       0x4
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_0_3_BMSK                                                    0xf
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_SPARE_0_3_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_SPARE_31_26_BMSK                                           0xfc000000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_SPARE_31_26_SHFT                                                 0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_VREF_BMSK                                               0x3e00000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_VREF_SHFT                                                    0x15
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_Q_BMSK                                               0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_Q_SHFT                                                   0x10
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_I_BMSK                                                 0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADC_LDO_I_SHFT                                                    0xb
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR_RESERVED_31_21_BMSK                                         0x7ff
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR_RESERVED_31_21_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000270)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000270)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000274)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000274)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000278)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000278)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000027c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000027c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000280)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000280)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000284)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000284)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_SPARE_31_0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_SPARE_31_0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000288)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000288)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000028c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000028c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000290)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000290)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000294)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000294)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_SPARE_31_0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_SPARE_31_0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000298 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000298 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_MAXn                                                          11
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                              0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000029c + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000029c + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_MAXn                                                          11
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                              0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000268 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000268 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_MAXn                                                            19
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000026c + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000026c + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_MAXn                                                            19
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                             0xffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000308 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000308 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                   1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000030c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000030c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                   1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_BMSK                                0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                                  0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000318)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000318)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                    0xffff0000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                          0x10
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                    0xffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000031c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000031c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_BMSK                                0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                      0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000320 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OFFS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000320 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                         1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                      0xff000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                            0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                            0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                             0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                            0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                             0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000324 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OFFS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000324 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                         1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_BMSK                                          0x80000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_SHFT                                                0x1f
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_BMSK                                      0x7f000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_SHFT                                            0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                            0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                             0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                            0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                             0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000330 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000330 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                               3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                            0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000334 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000334 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                               3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                            0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                              0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000350)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000350)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                            0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                   0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000354)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000354)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                            0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                  0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                       0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000358 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000358 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_MAXn                                                           35
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                               0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000035c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000035c + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_MAXn                                                           35
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                               0xfe0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                   0x11
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                           0x1fffe
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                               0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000478 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000478 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                      1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                          0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000047c + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000047c + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                      1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_BMSK                                   0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_SHFT                                         0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                     0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                          0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000488)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000488)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                       0xffff0000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                             0x10
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                       0xffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                          0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000048c)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000048c)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_BMSK                                   0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_SHFT                                         0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                         0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                              0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000490 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OFFS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000490 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_MAXn                                                        3
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_BMSK                                 0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_SHFT                                        0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000494 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OFFS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000494 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_MAXn                                                        3
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RSVD1_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RSVD1_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_FEC_VALUE_BMSK                                     0x7f000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_FEC_VALUE_SHFT                                           0x18
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_BMSK                                   0xffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_SHFT                                        0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004b0)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000004b0)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_BMSK                                 0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_SHFT                                        0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004b4)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000004b4)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD1_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD1_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_FEC_VALUE_BMSK                                     0x7f000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_FEC_VALUE_SHFT                                           0x18
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD0_BMSK                                           0xffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD0_SHFT                                                0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000318 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000318 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000031c + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000031c + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000320 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000320 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000324 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000324 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                      29
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004f8)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000004f8)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000004fc)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000004fc)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_BMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_SHFT                                           0x0

#define HWIO_QFPROM_BLOW_TIMER_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_RMSK                                                                    0xfff
#define HWIO_QFPROM_BLOW_TIMER_IN          \
        in_dword(HWIO_QFPROM_BLOW_TIMER_ADDR)
#define HWIO_QFPROM_BLOW_TIMER_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, m)
#define HWIO_QFPROM_BLOW_TIMER_OUT(v)      \
        out_dword(HWIO_QFPROM_BLOW_TIMER_ADDR,v)
#define HWIO_QFPROM_BLOW_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BLOW_TIMER_ADDR,m,v,HWIO_QFPROM_BLOW_TIMER_IN)
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_BMSK                                                         0xfff
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_SHFT                                                           0x0

#define HWIO_QFPROM_TEST_CTRL_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_RMSK                                                                       0xf
#define HWIO_QFPROM_TEST_CTRL_IN          \
        in_dword(HWIO_QFPROM_TEST_CTRL_ADDR)
#define HWIO_QFPROM_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, m)
#define HWIO_QFPROM_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_TEST_CTRL_ADDR,v)
#define HWIO_QFPROM_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_TEST_CTRL_ADDR,m,v,HWIO_QFPROM_TEST_CTRL_IN)
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_BMSK                                                           0x8
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_SHFT                                                           0x3
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_BMSK                                                            0x4
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_SHFT                                                            0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_BMSK                                                            0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_SHFT                                                            0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_BMSK                                                      0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_SHFT                                                      0x0

#define HWIO_QFPROM_ACCEL_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002044)
#define HWIO_QFPROM_ACCEL_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002044)
#define HWIO_QFPROM_ACCEL_RMSK                                                                         0xfff
#define HWIO_QFPROM_ACCEL_IN          \
        in_dword(HWIO_QFPROM_ACCEL_ADDR)
#define HWIO_QFPROM_ACCEL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, m)
#define HWIO_QFPROM_ACCEL_OUT(v)      \
        out_dword(HWIO_QFPROM_ACCEL_ADDR,v)
#define HWIO_QFPROM_ACCEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_ACCEL_ADDR,m,v,HWIO_QFPROM_ACCEL_IN)
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_BMSK                                                         0x800
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_SHFT                                                           0xb
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_BMSK                                                       0x700
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_SHFT                                                         0x8
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_BMSK                                                             0xff
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_SHFT                                                              0x0

#define HWIO_QFPROM_BLOW_STATUS_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_RMSK                                                                     0x3
#define HWIO_QFPROM_BLOW_STATUS_IN          \
        in_dword(HWIO_QFPROM_BLOW_STATUS_ADDR)
#define HWIO_QFPROM_BLOW_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, m)
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_BMSK                                                       0x2
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_SHFT                                                       0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_BMSK                                                         0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_SHFT                                                         0x0

#define HWIO_QFPROM_ROM_ERROR_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_RMSK                                                                       0x1
#define HWIO_QFPROM_ROM_ERROR_IN          \
        in_dword(HWIO_QFPROM_ROM_ERROR_ADDR)
#define HWIO_QFPROM_ROM_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, m)
#define HWIO_QFPROM_ROM_ERROR_ERROR_BMSK                                                                 0x1
#define HWIO_QFPROM_ROM_ERROR_ERROR_SHFT                                                                 0x0

#define HWIO_QFPROM0_MATCH_STATUS_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_RMSK                                                            0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_IN          \
        in_dword(HWIO_QFPROM0_MATCH_STATUS_ADDR)
#define HWIO_QFPROM0_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_BMSK                                                       0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_SHFT                                                              0x0

#define HWIO_QFPROM1_MATCH_STATUS_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_RMSK                                                            0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_IN          \
        in_dword(HWIO_QFPROM1_MATCH_STATUS_ADDR)
#define HWIO_QFPROM1_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_BMSK                                                       0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_SHFT                                                              0x0

#define HWIO_FEC_ESR_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002058)
#define HWIO_FEC_ESR_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002058)
#define HWIO_FEC_ESR_RMSK                                                                             0x2fdf
#define HWIO_FEC_ESR_IN          \
        in_dword(HWIO_FEC_ESR_ADDR)
#define HWIO_FEC_ESR_INM(m)      \
        in_dword_masked(HWIO_FEC_ESR_ADDR, m)
#define HWIO_FEC_ESR_OUT(v)      \
        out_dword(HWIO_FEC_ESR_ADDR,v)
#define HWIO_FEC_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_FEC_ESR_ADDR,m,v,HWIO_FEC_ESR_IN)
#define HWIO_FEC_ESR_CORR_SW_ACC_BMSK                                                                 0x2000
#define HWIO_FEC_ESR_CORR_SW_ACC_SHFT                                                                    0xd
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_BMSK                                                          0x800
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_SHFT                                                            0xb
#define HWIO_FEC_ESR_CORR_BOOT_ROM_BMSK                                                                0x400
#define HWIO_FEC_ESR_CORR_BOOT_ROM_SHFT                                                                  0xa
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_BMSK                                                              0x200
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_SHFT                                                                0x9
#define HWIO_FEC_ESR_CORR_MULT_BMSK                                                                    0x100
#define HWIO_FEC_ESR_CORR_MULT_SHFT                                                                      0x8
#define HWIO_FEC_ESR_CORR_SEEN_BMSK                                                                     0x80
#define HWIO_FEC_ESR_CORR_SEEN_SHFT                                                                      0x7
#define HWIO_FEC_ESR_ERR_SW_ACC_BMSK                                                                    0x40
#define HWIO_FEC_ESR_ERR_SW_ACC_SHFT                                                                     0x6
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_BMSK                                                            0x10
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_SHFT                                                             0x4
#define HWIO_FEC_ESR_ERR_BOOT_ROM_BMSK                                                                   0x8
#define HWIO_FEC_ESR_ERR_BOOT_ROM_SHFT                                                                   0x3
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_BMSK                                                                 0x4
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_SHFT                                                                 0x2
#define HWIO_FEC_ESR_ERR_MULT_BMSK                                                                       0x2
#define HWIO_FEC_ESR_ERR_MULT_SHFT                                                                       0x1
#define HWIO_FEC_ESR_ERR_SEEN_BMSK                                                                       0x1
#define HWIO_FEC_ESR_ERR_SEEN_SHFT                                                                       0x0

#define HWIO_FEC_EAR_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000205c)
#define HWIO_FEC_EAR_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000205c)
#define HWIO_FEC_EAR_RMSK                                                                         0xffffffff
#define HWIO_FEC_EAR_IN          \
        in_dword(HWIO_FEC_EAR_ADDR)
#define HWIO_FEC_EAR_INM(m)      \
        in_dword_masked(HWIO_FEC_EAR_ADDR, m)
#define HWIO_FEC_EAR_CORR_ADDR_BMSK                                                               0xffff0000
#define HWIO_FEC_EAR_CORR_ADDR_SHFT                                                                     0x10
#define HWIO_FEC_EAR_ERR_ADDR_BMSK                                                                    0xffff
#define HWIO_FEC_EAR_ERR_ADDR_SHFT                                                                       0x0

#define HWIO_QFPROM_BIST_CTRL_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_RMSK                                                                      0xff
#define HWIO_QFPROM_BIST_CTRL_IN          \
        in_dword(HWIO_QFPROM_BIST_CTRL_ADDR)
#define HWIO_QFPROM_BIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, m)
#define HWIO_QFPROM_BIST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_BIST_CTRL_ADDR,v)
#define HWIO_QFPROM_BIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BIST_CTRL_ADDR,m,v,HWIO_QFPROM_BIST_CTRL_IN)
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_BMSK                                                          0xfc
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_SHFT                                                           0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_BMSK                                                            0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_SHFT                                                            0x1
#define HWIO_QFPROM_BIST_CTRL_START_BMSK                                                                 0x1
#define HWIO_QFPROM_BIST_CTRL_START_SHFT                                                                 0x0

#define HWIO_QFPROM_BIST_ERROR0_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_RMSK                                                              0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_IN          \
        in_dword(HWIO_QFPROM_BIST_ERROR0_ADDR)
#define HWIO_QFPROM_BIST_ERROR0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR0_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR0_ERROR_BMSK                                                        0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_ERROR_SHFT                                                               0x0

#define HWIO_QFPROM_BIST_ERROR1_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_RMSK                                                              0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_IN          \
        in_dword(HWIO_QFPROM_BIST_ERROR1_ADDR)
#define HWIO_QFPROM_BIST_ERROR1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR1_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR1_ERROR_BMSK                                                        0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_ERROR_SHFT                                                               0x0

#define HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_OFFS(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_RMSK                                                          0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_MAXn                                                                   7
#define HWIO_QFPROM_HASH_SIGNATUREn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), HWIO_QFPROM_HASH_SIGNATUREn_RMSK)
#define HWIO_QFPROM_HASH_SIGNATUREn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), mask)
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_BMSK                                               0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_SHFT                                                      0x0

#define HWIO_HW_KEY_STATUS_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000208c)
#define HWIO_HW_KEY_STATUS_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000208c)
#define HWIO_HW_KEY_STATUS_RMSK                                                                        0x7ff
#define HWIO_HW_KEY_STATUS_IN          \
        in_dword(HWIO_HW_KEY_STATUS_ADDR)
#define HWIO_HW_KEY_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, m)
#define HWIO_HW_KEY_STATUS_MSA_SECURE_BMSK                                                             0x400
#define HWIO_HW_KEY_STATUS_MSA_SECURE_SHFT                                                               0xa
#define HWIO_HW_KEY_STATUS_APPS_SECURE_BMSK                                                            0x200
#define HWIO_HW_KEY_STATUS_APPS_SECURE_SHFT                                                              0x9
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_BMSK                                              0x100
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_SHFT                                                0x8
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_BMSK                                                       0x80
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_SHFT                                                        0x7
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_BMSK                                                         0x40
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_SHFT                                                          0x6
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_BMSK                                                        0x20
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_SHFT                                                         0x5
#define HWIO_HW_KEY_STATUS_KDF_DONE_BMSK                                                                0x10
#define HWIO_HW_KEY_STATUS_KDF_DONE_SHFT                                                                 0x4
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BMSK                                                         0x8
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_SHFT                                                         0x3
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BMSK                                                        0x4
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_SHFT                                                        0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BMSK                                             0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_SHFT                                             0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BMSK                                             0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_SHFT                                             0x0

#define HWIO_RESET_JDR_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002090)
#define HWIO_RESET_JDR_STATUS_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002090)
#define HWIO_RESET_JDR_STATUS_RMSK                                                                       0x3
#define HWIO_RESET_JDR_STATUS_IN          \
        in_dword(HWIO_RESET_JDR_STATUS_ADDR)
#define HWIO_RESET_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, m)
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_BMSK                                                           0x2
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_SHFT                                                           0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_BMSK                                                  0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_SHFT                                                  0x0

#define HWIO_ATPG_JDR_STATUS_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_RMSK                                                                        0x1
#define HWIO_ATPG_JDR_STATUS_IN          \
        in_dword(HWIO_ATPG_JDR_STATUS_ADDR)
#define HWIO_ATPG_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_ATPG_JDR_STATUS_ADDR, m)
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_BMSK                                                    0x1
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_SHFT                                                    0x0

#define HWIO_FEAT_PROV_OUTn_ADDR(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_OFFS(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_RMSK                                                                  0xffffffff
#define HWIO_FEAT_PROV_OUTn_MAXn                                                                           3
#define HWIO_FEAT_PROV_OUTn_INI(n)        \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), HWIO_FEAT_PROV_OUTn_RMSK)
#define HWIO_FEAT_PROV_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), mask)
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_BMSK                                              0xffffffff
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_SHFT                                                     0x0

#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK                                                    0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_MAXn                                                             3
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INI(n)        \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INMI(n,mask)    \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), mask)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_BMSK                  0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_SHFT                         0x0

#define HWIO_DEBUG_FUSE_STATUS_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000020f0)
#define HWIO_DEBUG_FUSE_STATUS_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000020f0)
#define HWIO_DEBUG_FUSE_STATUS_RMSK                                                               0xffffffff
#define HWIO_DEBUG_FUSE_STATUS_IN          \
        in_dword(HWIO_DEBUG_FUSE_STATUS_ADDR)
#define HWIO_DEBUG_FUSE_STATUS_INM(m)      \
        in_dword_masked(HWIO_DEBUG_FUSE_STATUS_ADDR, m)
#define HWIO_DEBUG_FUSE_STATUS_RSVD0_BMSK                                                         0xffe00000
#define HWIO_DEBUG_FUSE_STATUS_RSVD0_SHFT                                                               0x15
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC2_DEBUG_BMSK                                              0x100000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC2_DEBUG_SHFT                                                  0x14
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC1_DEBUG_BMSK                                               0x80000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC1_DEBUG_SHFT                                                  0x13
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC_DEBUG_BMSK                                                0x40000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MISC_DEBUG_SHFT                                                   0x12
#define HWIO_DEBUG_FUSE_STATUS_APPS_NIDEN_BMSK                                                       0x20000
#define HWIO_DEBUG_FUSE_STATUS_APPS_NIDEN_SHFT                                                          0x11
#define HWIO_DEBUG_FUSE_STATUS_APPS_DBGEN_BMSK                                                       0x10000
#define HWIO_DEBUG_FUSE_STATUS_APPS_DBGEN_SHFT                                                          0x10
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPNIDEN_BMSK                                              0x8000
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPNIDEN_SHFT                                                 0xf
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPNIDEN_BMSK                                               0x4000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPNIDEN_SHFT                                                  0xe
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_NIDEN_BMSK                                                 0x2000
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_NIDEN_SHFT                                                    0xd
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_NIDEN_BMSK                                                  0x1000
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_NIDEN_SHFT                                                     0xc
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_NIDEN_BMSK                                                   0x800
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_NIDEN_SHFT                                                     0xb
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_NIDEN_BMSK                                                    0x400
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_NIDEN_SHFT                                                      0xa
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_NIDEN_BMSK                                                   0x200
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_NIDEN_SHFT                                                     0x9
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_NIDEN_BMSK                                                    0x100
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_NIDEN_SHFT                                                      0x8
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPIDEN_BMSK                                                 0x80
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_QSEE_SPIDEN_SHFT                                                  0x7
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPIDEN_BMSK                                                  0x40
#define HWIO_DEBUG_FUSE_STATUS_SHARED_QSEE_SPIDEN_SHFT                                                   0x6
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_DBGEN_BMSK                                                   0x20
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_MSS_DBGEN_SHFT                                                    0x5
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_DBGEN_BMSK                                                    0x10
#define HWIO_DEBUG_FUSE_STATUS_SHARED_MSS_DBGEN_SHFT                                                     0x4
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_DBGEN_BMSK                                                     0x8
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_CP_DBGEN_SHFT                                                     0x3
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_DBGEN_BMSK                                                      0x4
#define HWIO_DEBUG_FUSE_STATUS_SHARED_CP_DBGEN_SHFT                                                      0x2
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_DBGEN_BMSK                                                     0x2
#define HWIO_DEBUG_FUSE_STATUS_PRIVATE_NS_DBGEN_SHFT                                                     0x1
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_DBGEN_BMSK                                                      0x1
#define HWIO_DEBUG_FUSE_STATUS_SHARED_NS_DBGEN_SHFT                                                      0x0

#define HWIO_HW_ATTESTATION_CTRL0_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002100)
#define HWIO_HW_ATTESTATION_CTRL0_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002100)
#define HWIO_HW_ATTESTATION_CTRL0_RMSK                                                            0x1fffffff
#define HWIO_HW_ATTESTATION_CTRL0_IN          \
        in_dword(HWIO_HW_ATTESTATION_CTRL0_ADDR)
#define HWIO_HW_ATTESTATION_CTRL0_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_CTRL0_ADDR, m)
#define HWIO_HW_ATTESTATION_CTRL0_OUT(v)      \
        out_dword(HWIO_HW_ATTESTATION_CTRL0_ADDR,v)
#define HWIO_HW_ATTESTATION_CTRL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HW_ATTESTATION_CTRL0_ADDR,m,v,HWIO_HW_ATTESTATION_CTRL0_IN)
#define HWIO_HW_ATTESTATION_CTRL0_REGION_BMSK                                                     0x1f800000
#define HWIO_HW_ATTESTATION_CTRL0_REGION_SHFT                                                           0x17
#define HWIO_HW_ATTESTATION_CTRL0_CONTEXT_STRING_BMSK                                               0x7fff80
#define HWIO_HW_ATTESTATION_CTRL0_CONTEXT_STRING_SHFT                                                    0x7
#define HWIO_HW_ATTESTATION_CTRL0_KEY_SELECT_BMSK                                                       0x78
#define HWIO_HW_ATTESTATION_CTRL0_KEY_SELECT_SHFT                                                        0x3
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_BMSK                                                         0x7
#define HWIO_HW_ATTESTATION_CTRL0_OPERATION_SHFT                                                         0x0

#define HWIO_HW_ATTESTATION_CTRL1_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002104)
#define HWIO_HW_ATTESTATION_CTRL1_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002104)
#define HWIO_HW_ATTESTATION_CTRL1_RMSK                                                            0xffffffff
#define HWIO_HW_ATTESTATION_CTRL1_IN          \
        in_dword(HWIO_HW_ATTESTATION_CTRL1_ADDR)
#define HWIO_HW_ATTESTATION_CTRL1_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_CTRL1_ADDR, m)
#define HWIO_HW_ATTESTATION_CTRL1_OUT(v)      \
        out_dword(HWIO_HW_ATTESTATION_CTRL1_ADDR,v)
#define HWIO_HW_ATTESTATION_CTRL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_HW_ATTESTATION_CTRL1_ADDR,m,v,HWIO_HW_ATTESTATION_CTRL1_IN)
#define HWIO_HW_ATTESTATION_CTRL1_NONCE_BMSK                                                      0xffffffff
#define HWIO_HW_ATTESTATION_CTRL1_NONCE_SHFT                                                             0x0

#define HWIO_HW_ATTESTATION_CMD_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002108)
#define HWIO_HW_ATTESTATION_CMD_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002108)
#define HWIO_HW_ATTESTATION_CMD_RMSK                                                                     0x1
#define HWIO_HW_ATTESTATION_CMD_OUT(v)      \
        out_dword(HWIO_HW_ATTESTATION_CMD_ADDR,v)
#define HWIO_HW_ATTESTATION_CMD_OPERATION_COMMAND_BMSK                                                   0x1
#define HWIO_HW_ATTESTATION_CMD_OPERATION_COMMAND_SHFT                                                   0x0

#define HWIO_HW_ATTESTATION_STATUS_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000210c)
#define HWIO_HW_ATTESTATION_STATUS_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000210c)
#define HWIO_HW_ATTESTATION_STATUS_RMSK                                                           0xffffffff
#define HWIO_HW_ATTESTATION_STATUS_IN          \
        in_dword(HWIO_HW_ATTESTATION_STATUS_ADDR)
#define HWIO_HW_ATTESTATION_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_STATUS_ADDR, m)
#define HWIO_HW_ATTESTATION_STATUS_STATUS_BMSK                                                    0xffffffff
#define HWIO_HW_ATTESTATION_STATUS_STATUS_SHFT                                                           0x0

#define HWIO_HW_ATTESTATION_ERROR_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002110)
#define HWIO_HW_ATTESTATION_ERROR_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002110)
#define HWIO_HW_ATTESTATION_ERROR_RMSK                                                            0xffffffff
#define HWIO_HW_ATTESTATION_ERROR_IN          \
        in_dword(HWIO_HW_ATTESTATION_ERROR_ADDR)
#define HWIO_HW_ATTESTATION_ERROR_INM(m)      \
        in_dword_masked(HWIO_HW_ATTESTATION_ERROR_ADDR, m)
#define HWIO_HW_ATTESTATION_ERROR_ERROR_BMSK                                                      0xffffffff
#define HWIO_HW_ATTESTATION_ERROR_ERROR_SHFT                                                             0x0

#define HWIO_HW_ATTESTATION_RESULTn_ADDR(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002120 + 0x4 * (n))
#define HWIO_HW_ATTESTATION_RESULTn_OFFS(n)                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002120 + 0x4 * (n))
#define HWIO_HW_ATTESTATION_RESULTn_RMSK                                                          0xffffffff
#define HWIO_HW_ATTESTATION_RESULTn_MAXn                                                                   7
#define HWIO_HW_ATTESTATION_RESULTn_INI(n)        \
        in_dword_masked(HWIO_HW_ATTESTATION_RESULTn_ADDR(n), HWIO_HW_ATTESTATION_RESULTn_RMSK)
#define HWIO_HW_ATTESTATION_RESULTn_INMI(n,mask)    \
        in_dword_masked(HWIO_HW_ATTESTATION_RESULTn_ADDR(n), mask)
#define HWIO_HW_ATTESTATION_RESULTn_RESULT_BMSK                                                   0xffffffff
#define HWIO_HW_ATTESTATION_RESULTn_RESULT_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_OFFS(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_MAXn                                                             71
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                             0x0

#define HWIO_QFPROM_CORR_LCM_ROW_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004120)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004120)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_LCM_ROW_LSB_ADDR)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_LCM_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_BMSK                            0x40000000
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_LCM_STATE_TRANSITION_SHFT                                  0x1e
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_SECURE_PHK_BMSK                                      0x20000000
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_DISABLE_SECURE_PHK_SHFT                                            0x1d
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_RSVD_BMSK                                                    0x1fffffe0
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_RSVD_SHFT                                                           0x5
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_EXTERNAL_BMSK                                                   0x10
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_EXTERNAL_SHFT                                                    0x4
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_INTERNAL_BMSK                                                    0x8
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_INTERNAL_SHFT                                                    0x3
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_FEAT_CONFIG_BMSK                                                 0x4
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_QC_FEAT_CONFIG_SHFT                                                 0x2
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_HW_TEST_BMSK                                                        0x2
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_HW_TEST_SHFT                                                        0x1
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_SOC_PERSO_BMSK                                                      0x1
#define HWIO_QFPROM_CORR_LCM_ROW_LSB_SOC_PERSO_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_LCM_ROW_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004124)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004124)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_LCM_ROW_MSB_ADDR)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_LCM_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_BPH_DISABLE_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_BPH_DISABLE_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_RSVD_BMSK                                                    0x7fffffff
#define HWIO_QFPROM_CORR_LCM_ROW_MSB_RSVD_SHFT                                                           0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004128 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004128 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                              4
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000412c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000412c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                       0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                              4
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                             0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004150)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004150)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                          0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                              0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                    0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                   0x30000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                         0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                     0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                               0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                    0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                       0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                            0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                          0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                               0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                              0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                  0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                              0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                  0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                   0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                       0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                   0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                       0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                          0xe0000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                             0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                         0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                            0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                              0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                 0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                          0x7800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                             0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                             0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                               0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                           0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                             0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                           0x1c0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                             0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                        0x30
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                         0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                             0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                             0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                           0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                           0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004154)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004154)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                      0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                            0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                            0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                       0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                             0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                        0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                              0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                     0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                       0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                            0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                            0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                 0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                  0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                       0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                        0xf00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                            0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                   0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                     0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                        0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                        0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                           0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                          0xe000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                             0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                               0x1f00
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                  0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                               0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                    0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                     0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                 0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                  0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                               0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                      0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                      0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                   0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004158)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004158)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                      0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                      0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                            0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                   0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                         0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                     0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                    0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                         0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                        0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                             0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                       0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                            0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                       0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                            0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                        0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                            0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                        0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                            0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                  0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                      0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                         0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                             0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                          0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                             0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                     0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                        0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                     0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                        0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                      0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                         0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                     0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                        0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                     0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                        0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                  0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                     0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                    0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                      0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                         0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                           0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                         0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                           0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                         0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                           0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                          0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                           0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                         0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                          0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                         0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                          0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                      0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                       0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                        0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                        0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                    0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                    0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                        0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000415c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000415c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                      0xfe000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                            0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                     0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                          0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                             0xfff800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                  0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                           0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                             0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                           0x3e0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                            0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                             0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004160)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004160)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK            0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                   0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004164)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004164)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                     0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                           0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                     0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                           0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK              0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                    0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK            0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                  0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                           0xf000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                             0xf80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                 0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                         0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                            0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                           0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                              0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK              0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                 0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                             0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                             0x3000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                               0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                 0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                           0x600
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                             0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                        0x180
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                          0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_0_BMSK                                           0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SPARE_0_SHFT                                            0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                 0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                  0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004168)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004168)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RSVD0_BMSK                                              0xfffffff0
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RSVD0_SHFT                                                     0x4
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_BMSK                                 0xf
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_SHFT                                 0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000416c)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000416c)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RSVD1_BMSK                                              0xfffffffe
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RSVD1_SHFT                                                     0x1
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_BMSK                                       0x1
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_SHFT                                       0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004170)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004170)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RSVD0_BMSK                                              0xfffffff0
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RSVD0_SHFT                                                     0x4
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_BMSK                                 0xf
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_SHFT                                 0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004174)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004174)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RSVD0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RSVD0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004178)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004178)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RSVD0_BMSK                                                  0xe0000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RSVD0_SHFT                                                        0x1d
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                           0x10000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                                 0x1c
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_BMSK                                              0xff00000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                   0x14
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_BMSK                                                   0xfffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000417c)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000417c)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004180)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004180)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004184)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004184)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PTE_DATA1_BMSK                                              0xffff0000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PTE_DATA1_SHFT                                                    0x10
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_BMSK                                                    0xffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_SHFT                                                       0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004188)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004188)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PTE_DATA0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PTE_DATA0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000418c)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000418c)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004190)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004190)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PTE_DATA0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PTE_DATA0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004194)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004194)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004198)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004198)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                         0x20000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                               0x1d
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                         0x10000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                          0x8000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                               0x1b
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                          0x4000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                               0x1a
#define HWIO_QFPROM_CORR_RD_PERM_LSB_USER_DATA_KEY_BMSK                                            0x2000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_USER_DATA_KEY_SHFT                                                 0x19
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                          0x1000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                               0x18
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                            0x800000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                0x17
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                    0x400000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                        0x16
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                              0x200000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                  0x15
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x100000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                            0x14
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG19_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG19_SHFT                                                0x13
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                                0x12
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_BMSK                                                 0x20000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_SHFT                                                    0x11
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_BMSK                                                      0x10000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_SHFT                                                         0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_BMSK                                                    0x8000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_SHFT                                                       0xf
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                0xe
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x2000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                0xd
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                0xc
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x800
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                0xb
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                  0x400
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                    0xa
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_BMSK                                                   0x200
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_SHFT                                                     0x9
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_BMSK                                                       0x100
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_SHFT                                                         0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_BMSK                                                       0x80
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_SHFT                                                        0x7
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_BMSK                                                       0x40
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_SHFT                                                        0x6
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_BMSK                                                           0x20
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_SHFT                                                            0x5
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_BMSK                                                       0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_SHFT                                                        0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                 0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                 0x3
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                         0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                         0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_LCM_BMSK                                                            0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_LCM_SHFT                                                            0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                 0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000419c)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000419c)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a0)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041a0)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                         0x20000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                               0x1d
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                         0x10000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                          0x8000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                               0x1b
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                          0x4000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                               0x1a
#define HWIO_QFPROM_CORR_WR_PERM_LSB_USER_DATA_KEY_BMSK                                            0x2000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_USER_DATA_KEY_SHFT                                                 0x19
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                          0x1000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                               0x18
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                            0x800000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                0x17
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                    0x400000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                        0x16
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                              0x200000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                  0x15
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x100000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                            0x14
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG19_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG19_SHFT                                                0x13
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                                0x12
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_BMSK                                                 0x20000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_SHFT                                                    0x11
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_BMSK                                                      0x10000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_SHFT                                                         0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_BMSK                                                    0x8000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_SHFT                                                       0xf
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                0xe
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x2000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                0xd
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                0xc
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x800
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                0xb
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                  0x200
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                    0x9
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_BMSK                                                       0x100
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_SHFT                                                         0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_BMSK                                                       0x80
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_SHFT                                                        0x7
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_BMSK                                                       0x40
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_SHFT                                                        0x6
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_BMSK                                                           0x20
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_SHFT                                                            0x5
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_BMSK                                                       0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_SHFT                                                        0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                                 0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                 0x3
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                         0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                         0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_LCM_BMSK                                                            0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_LCM_SHFT                                                            0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                 0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a4)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041a4)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a8)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041a8)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION31_FEC_EN_BMSK                                          0x80000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION31_FEC_EN_SHFT                                                0x1f
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                          0x40000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                                0x1e
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                          0x20000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                                0x1d
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                          0x10000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                                0x1c
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                           0x8000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                                0x1b
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                           0x4000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                                0x1a
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                           0x2000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                                0x19
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                           0x1000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                                0x18
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                            0x800000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                                0x17
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                            0x400000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                                0x16
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                            0x200000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                                0x15
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                            0x100000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                                0x14
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                                0x13
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                             0x40000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                                0x12
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                             0x20000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                                0x11
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                             0x10000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                                0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                              0x8000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                 0xf
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                              0x4000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                 0xe
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                              0x2000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                 0xd
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                              0x1000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                 0xc
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                               0x800
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                 0xb
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                               0x400
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                 0xa
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                0x200
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                  0x9
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                0x100
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                  0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                 0x80
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                  0x7
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                 0x40
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                  0x6
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                 0x20
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                  0x5
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                 0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                  0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                  0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                  0x3
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                  0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                  0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                  0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                  0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                  0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ac)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041ac)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_SHFT                                                           0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                     0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                           0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_BMSK                                 0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_SHFT                                       0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                               0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                     0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                            0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                  0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_BMSK                                       0x8000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_BMSK                                      0x4000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_SHFT                                           0x1a
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_BMSK                             0x2000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_SHFT                                  0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE3_BMSK                                           0x1000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE3_SHFT                                                0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                 0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                     0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE2_BMSK                                            0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE2_SHFT                                                0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                             0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                                 0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                              0x100000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                  0x14
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                            0x80000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                               0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD1_BMSK                                              0x60000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD1_SHFT                                                 0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_BMSK                                             0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE1_SHFT                                                0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                     0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                        0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                                0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                    0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                       0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                                0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                   0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                                0xc00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                  0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                            0x3e0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                              0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_BMSK                                                0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPARE0_SHFT                                                 0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                           0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                           0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                        0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_BMSK                               0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_SHFT                                     0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD0_BMSK                                           0x7fffc000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD0_SHFT                                                  0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_BMSK                                 0x3000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ROOT_CERT_TOTAL_NUM_SHFT                                    0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_BMSK                           0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_QSEE_SPIDEN_DISABLE_SHFT                             0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_BMSK                           0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC2_DEBUG_DISABLE_SHFT                             0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_BMSK                           0x200
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC1_DEBUG_DISABLE_SHFT                             0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MISC_DEBUG_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                    0x80
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                     0x7
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                    0x40
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                     0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_NIDEN_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_BMSK                               0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_NS_DBGEN_DISABLE_SHFT                                0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_NIDEN_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_BMSK                                0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_CP_DBGEN_DISABLE_SHFT                                0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_BMSK                               0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_NIDEN_DISABLE_SHFT                               0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_BMSK                               0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SHARED_MSS_DBGEN_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b8)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b8)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_BMSK                                     0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_SHFT                                           0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_BMSK                              0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_EKU_ENFORCEMENT_EN_SHFT                                    0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                           0x3fff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                 0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                              0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                                 0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                              0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                                 0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                              0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                                 0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                              0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                                 0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                               0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                                 0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                                0x7ff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041bc)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041bc)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                  0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                        0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                           0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                              0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c0)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                      0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                            0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                          0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                             0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c4)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                           0xffffff00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                  0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                              0xff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                               0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RESOLUTION_LIMITER_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_BMSK                                 0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CE_BAM_DISABLE_SHFT                                       0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                      0x30000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                            0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_BMSK                                   0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NIDNT_DISABLE_SHFT                                        0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_BMSK                                  0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_QC_UDK_DISABLE_SHFT                                       0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_BMSK                          0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SECURE_CHANNEL_DISABLE_SHFT                               0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                             0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                  0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                                 0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                     0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_BMSK                                 0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_APPS_ACG_DISABLE_SHFT                                     0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_BMSK                                      0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_NAV_DISABLE_SHFT                                          0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_BMSK                                      0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GSM_DISABLE_SHFT                                          0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_BMSK                             0xe0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_MDSP_FW_DISABLE_SHFT                                0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE3_BMSK                                            0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE3_SHFT                                               0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_BMSK                                 0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_UIM1_DISABLE_SHFT                                    0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE2_BMSK                                             0x7800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE2_SHFT                                                0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_BMSK                                0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_GLOBAL_DISABLE_SHFT                                  0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                              0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                                0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE1_BMSK                                              0x1c0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE1_SHFT                                                0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_BMSK                                           0x30
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MSMC_SPARE_SHFT                                            0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_BMSK                                     0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_LTE_DISABLE_SHFT                                     0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE0_BMSK                                                0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_SPARE0_SHFT                                                0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_BMSK                              0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_NB_IOT_GSM_DISABLE_SHFT                              0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041cc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041cc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE7_BMSK                                         0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE7_SHFT                                               0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                         0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                               0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_BMSK                          0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE2_SHFT                                0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                           0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_BMSK                                   0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SYSBARDISABLE_SHFT                                        0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE6_BMSK                                          0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE6_SHFT                                               0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_BMSK                               0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DDR_FREQ_LIMIT_EN_SHFT                                    0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_BMSK                                     0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_DISABLE_SHFT                                          0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_BMSK                                           0xf00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SPARE0_SHFT                                               0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_BMSK                                   0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_DEHR_MSA_ENABLE_SHFT                                      0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_BMSK                                        0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MSA_ENABLE_SHFT                                           0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ENABLE_DEVICE_IN_TEST_MODE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_BMSK                           0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_QTI_ROOT_SIG_FORMAT_SEL_SHFT                              0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                             0xe000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                  0x1f00
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                     0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_BMSK                                  0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_ABOVE_CATNB1_EN_SHFT                                   0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_BMSK                                       0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LTE_NB_DISABLE_SHFT                                        0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_BMSK                                    0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_CFG_SHFT                                     0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_BMSK                                  0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_BOOT_FSM_DELAY_SHFT                                   0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_BMSK                                         0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_CLOCKCFG_SHFT                                         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                      0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_BMSK                                   0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_DISABLE_SHFT                                         0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE1_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_BMSK                                      0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_GPRS_SHFT                                            0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_NB_BMSK                                        0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_NB_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_CATM_BMSK                                       0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QWES_CATM_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_BMSK                           0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_FUSE_DEBUGBUS_DISABLE_SHFT                                0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE2_BMSK                                          0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE2_SHFT                                               0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE3_BMSK                                          0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE3_SHFT                                               0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE4_BMSK                                           0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE4_SHFT                                               0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE5_BMSK                                           0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SPARE5_SHFT                                               0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                     0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                         0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_BMSK                            0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_BMSK                             0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_BMSK                        0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_NIDEN_DISABLE_SHFT                           0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_NS_DBGEN_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_BMSK                        0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_NIDEN_DISABLE_SHFT                           0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_BMSK                         0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_CP_DBGEN_DISABLE_SHFT                            0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                        0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                           0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                        0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                           0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                     0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                        0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                       0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                         0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_BMSK                            0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_NIDEN_DISABLE_SHFT                              0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_NS_DBGEN_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_NIDEN_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_CP_DBGEN_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_BMSK                            0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_NIDEN_DISABLE_SHFT                             0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_MSS_DBGEN_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                         0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                          0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                           0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                           0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_BMSK                                      0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_QDI_SPMI_DISABLE_SHFT                                      0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_BMSK                                       0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SM_BIST_DISABLE_SHFT                                       0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_BMSK                                           0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_TIC_DISABLE_SHFT                                           0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                         0xfe000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                               0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_BMSK                        0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_CJI_CORE_SEL_DISABLE_SHFT                             0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_BMSK                                0xfff800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_TAP_INSTR_DISABLE_SHFT                                     0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE1_BMSK                                              0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE1_SHFT                                                0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE0_BMSK                                              0x3e0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SPARE0_SHFT                                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_BMSK                               0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_PBL_PATCH_VERSION_SHFT                                0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041d8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041d8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                      0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041dc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041dc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_7_BMSK                                        0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_7_SHFT                                              0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_6_BMSK                                        0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_6_SHFT                                              0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK                 0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                       0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK               0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                     0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_BMSK                              0xf000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_MODEM_PBL_PLL_CTRL_SHFT                                   0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_BMSK                                0xf80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_PLL_CTRL_SHFT                                    0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE1_BMSK                                            0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE1_SHFT                                               0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_BMSK                              0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_XBL_SEC_AUTH_DISABLE_SHFT                                 0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                 0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                    0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_BMSK                                0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_AARCH64_ENABLE_SHFT                                   0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_BMSK                                0x3000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_PBL_BOOT_SPEED_SHFT                                   0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_BMSK                                  0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FROM_ROM_SHFT                                    0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE0_BMSK                                              0x600
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE0_SHFT                                                0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_BMSK                                           0x180
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_8_7_SHFT                                             0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_0_BMSK                                              0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SPARE_0_SHFT                                               0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_BOOT_ROM_PATCH_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                    0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041e8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                              0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ec)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041ec)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                         0xfe000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                               0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_AOP_BMSK                                              0x1fe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_AOP_SHFT                                                   0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                                 0x1ffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f0)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_BMSK                                  0xc0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_1_0_SHFT                                        0x1e
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                                 0x3e000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                       0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                             0x1000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                  0x18
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                               0xffff00
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                    0x8
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                            0xff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                             0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f4)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_BMSK                                  0xf0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_5_2_SHFT                                        0x1c
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                       0xffe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                            0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                       0x1f000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                           0xc
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                           0xfff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                             0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f8)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                             0xffff0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                   0x10
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MISC_BMSK                                                0xffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MISC_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041fc)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_OFFS                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041fc)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                         0x80000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                               0x1f
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_TX_BMSK                                              0x7ffffff0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_TX_SHFT                                                     0x4
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                                0xf
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                                0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004200 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004200 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_MAXn                                                            6
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                               0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004204 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004204 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_MAXn                                                            6
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RSVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RSVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                          0xffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_BMSK                                   0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_SVS_SHFT                                         0x18
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_BMSK                                     0xfff000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_NOM_SHFT                                          0xc
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_BMSK                                        0xfff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CPR2_QUOT_VMIN_TUR_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_SPARE_BMSK                                                0xff800000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_SPARE_SHFT                                                      0x17
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_DIS_CPR_BMSK                                           0x400000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_DIS_CPR_SHFT                                               0x16
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR_GLOBAL_RC_BMSK                                          0x380000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR_GLOBAL_RC_SHFT                                              0x13
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_BMSK                                      0x7e000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_TARG_VOLT_TUR_SHFT                                          0xd
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_BMSK                                          0x1c00
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_SVS_SHFT                                             0xa
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_BMSK                                           0x380
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_NOM_SHFT                                             0x7
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_BMSK                                            0x70
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_RO_SEL_TUR_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_1_BMSK                                        0xf
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_CPR2_QUOT_VMIN_SVS_1_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE_31_28_BMSK                                          0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE_31_28_SHFT                                                0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_BMSK                                    0xf800000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_SVS_SHFT                                         0x17
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_BMSK                                     0x7c0000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_NOM_SHFT                                         0x12
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_BMSK                                      0x3e000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_TARG_VOLT_TUR_SHFT                                          0xd
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_DIS_CPR_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR0_DIS_CPR_SHFT                                                0xc
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_BMSK                                        0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_SVS_SHFT                                          0x6
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_BMSK                                         0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_CPR2_TARG_VOLT_NOM_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR_LOCAL_RC_BMSK                                           0xe00000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR_LOCAL_RC_SHFT                                               0x15
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_BMSK                                 0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOMPLUS_SHFT                                     0x10
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_BMSK                                       0xf800
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_SVS_SHFT                                          0xb
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_BMSK                                        0x7c0
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_NOM_SHFT                                          0x6
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_BMSK                                         0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_TARG_VOLT_TUR_SHFT                                          0x1
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_DIS_CPR_BMSK                                                0x1
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_CPR1_DIS_CPR_SHFT                                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_BMSK                                   0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_CX_ACTIVE_BIT_SHFT                                         0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_BMSK                                       0x7f80000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IDDQ_APC_ACTIVE_SHFT                                            0x13
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_BMSK                                         0x7e000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_SVS_SHFT                                             0xd
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_BMSK                                      0x1f80
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_NOMINAL_SHFT                                         0x7
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_BMSK                                          0x7f
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR2_OFFSET_TURBO_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M1_BMSK                                                0xe00000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M1_SHFT                                                    0x15
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M0_BMSK                                                0x1c0000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_PH_B0M0_SHFT                                                    0x12
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_G_B0_BMSK                                                    0x38000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_G_B0_SHFT                                                        0xf
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CLK_B_BMSK                                                    0x6000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CLK_B_SHFT                                                       0xd
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CAP_B_BMSK                                                    0x1800
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CAP_B_SHFT                                                       0xb
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SAR_B_BMSK                                                     0x600
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_SAR_B_SHFT                                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_BMSK                                            0x1f8
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_MX_ACTIVE_SHFT                                              0x3
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_BMSK                                          0x7
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IDDQ_CX_ACTIVE_BIT_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_SPARE1_BMSK                                               0xfe000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_SPARE1_SHFT                                                     0x19
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B1_BMSK                                               0x1800000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B1_SHFT                                                    0x17
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M3_BMSK                                                0x700000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M3_SHFT                                                    0x14
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M2_BMSK                                                 0xe0000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M2_SHFT                                                    0x11
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M1_BMSK                                                 0x1c000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M1_SHFT                                                     0xe
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M0_BMSK                                                  0x3800
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B1M0_SHFT                                                     0xb
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_G_B1_BMSK                                                      0x700
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_G_B1_SHFT                                                        0x8
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B0_BMSK                                                    0xc0
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_VREF_B0_SHFT                                                     0x6
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B0M3_BMSK                                                    0x38
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_B0M3_SHFT                                                     0x3
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_BOM2_BMSK                                                     0x7
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_PH_BOM2_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_BMSK                                                  0xc00000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_SPARE_SHFT                                                      0x16
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_GNSS_ADC_CALIB_BMSK                                         0x380000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_GNSS_ADC_CALIB_SHFT                                             0x13
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_BMSK                                    0x40000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_MODEM_TXDAC_FUSEFLAG_SHFT                                       0x12
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_BMSK                                        0x3fc00
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_SPARE_SHFT                                            0xa
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_BMSK                                     0x200
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RANGE_CORR_SHFT                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_BMSK                                      0x100
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_AVEG_CORR_SHFT                                        0x8
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_BMSK                                       0xff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_COMBOTXDAC_RPOLY_CAL_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT2_BMSK                                        0xfc000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT2_SHFT                                              0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT1_BMSK                                         0x3f00000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS1_POINT1_SHFT                                              0x14
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT2_BMSK                                           0xfc000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT2_SHFT                                               0xe
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT1_BMSK                                            0x3f00
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS0_POINT1_SHFT                                               0x8
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS_BASE_BMSK                                                 0xff
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_TSENS_BASE_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_SPARE_BITS_BMSK                                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_SPARE_BITS_SHFT                                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT2_BMSK                                          0xfc0000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT2_SHFT                                              0x12
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT1_BMSK                                           0x3f000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS3_POINT1_SHFT                                               0xc
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT2_BMSK                                             0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT2_SHFT                                               0x6
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT1_BMSK                                              0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_TSENS2_POINT1_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_SPARE_23_31_BMSK                                          0xff800000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_SPARE_23_31_SHFT                                                0x17
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_CALIB_BMSK                                            0x700000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_CALIB_SHFT                                                0x14
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_BASE1_BMSK                                             0xff000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS_BASE1_SHFT                                                 0xc
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT2_BMSK                                             0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT2_SHFT                                               0x6
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT1_BMSK                                              0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_TSENS4_POINT1_SHFT                                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_BITS_BMSK                                           0xfff80000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_BITS_SHFT                                                 0x13
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR_RESERVED_7_0_BMSK                                        0x7f800
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR_RESERVED_7_0_SHFT                                            0xb
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_10_9_BMSK                                                0x600
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_10_9_SHFT                                                  0x9
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_BMSK                                    0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR1_TARG_VOLT_SVSPLUS_SHFT                                      0x4
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_0_3_BMSK                                                   0xf
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_SPARE_0_3_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE0_BMSK                                               0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE0_SHFT                                                     0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE_BMSK                                                0x7f000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_SPARE_SHFT                                                      0x18
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR_RESERVED_31_8_BMSK                                      0xffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR_RESERVED_31_8_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004270)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004270)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004274)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004274)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004278)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004278)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000427c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000427c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004280)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004280)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004284)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004284)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_SPARE0_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_SPARE0_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004288)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004288)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000428c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000428c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004290)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004290)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004294)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004294)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_SPARE0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_SPARE0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004298 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004298 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_MAXn                                                         11
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                             0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000429c + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000429c + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_MAXn                                                         11
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                             0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004268 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004268 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_MAXn                                                           19
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000426c + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000426c + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK                                                     0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_MAXn                                                           19
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                            0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004308 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004308 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                  1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000430c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OFFS(n)                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000430c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                           0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                  1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                                 0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004318)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004318)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                   0xffff0000
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                         0x10
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                   0xffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000431c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OFFS                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000431c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                           0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                     0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004320 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_OFFS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004320 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                        1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                     0xff000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                           0x18
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                           0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                            0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                           0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                            0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004324 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_OFFS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004324 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK                                                 0xffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                        1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                           0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                            0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                           0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                            0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004330 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004330 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                              3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004334 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004334 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                       0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                              3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                             0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004350)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004350)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004354)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004354)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                       0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                 0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                      0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004358 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004358 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_MAXn                                                          35
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                              0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000435c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000435c + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK                                                    0xffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_MAXn                                                          35
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                              0xfe0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                  0x11
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                          0x1fffe
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                              0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004478 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_OFFS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004478 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                     1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                         0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000447c + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_OFFS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000447c + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                              0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                     1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                    0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                         0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004488)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004488)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                      0xffff0000
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                            0x10
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                      0xffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                         0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000448c)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000448c)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                              0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                        0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                             0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004490 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004490 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_MAXn                                                       3
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_SHFT                                       0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004494 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004494 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_RMSK                                                0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_MAXn                                                       3
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_BMSK                                  0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_SHFT                                       0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044b0)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000044b0)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_SHFT                                       0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044b4)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000044b4)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RMSK                                                0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RSVD0_BMSK                                          0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RSVD0_SHFT                                               0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004318 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004318 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000431c + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000431c + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004320 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004320 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004324 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004324 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                     29
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044f8)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000044f8)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000044fc)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000044fc)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_IN          \
        in_dword(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_ADDR)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REG30_ROW_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_SEC_CTRL_HW_VERSION_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_RMSK                                                             0xffffffff
#define HWIO_SEC_CTRL_HW_VERSION_IN          \
        in_dword(HWIO_SEC_CTRL_HW_VERSION_ADDR)
#define HWIO_SEC_CTRL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, m)
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_BMSK                                                       0xf0000000
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_SHFT                                                             0x1c
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_BMSK                                                        0xfff0000
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_SHFT                                                             0x10
#define HWIO_SEC_CTRL_HW_VERSION_STEP_BMSK                                                            0xffff
#define HWIO_SEC_CTRL_HW_VERSION_STEP_SHFT                                                               0x0

#define HWIO_FEATURE_CONFIG0_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006004)
#define HWIO_FEATURE_CONFIG0_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006004)
#define HWIO_FEATURE_CONFIG0_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG0_IN          \
        in_dword(HWIO_FEATURE_CONFIG0_ADDR)
#define HWIO_FEATURE_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, m)
#define HWIO_FEATURE_CONFIG0_RESOLUTION_LIMITER_BMSK                                              0x80000000
#define HWIO_FEATURE_CONFIG0_RESOLUTION_LIMITER_SHFT                                                    0x1f
#define HWIO_FEATURE_CONFIG0_CE_BAM_DISABLE_BMSK                                                  0x40000000
#define HWIO_FEATURE_CONFIG0_CE_BAM_DISABLE_SHFT                                                        0x1e
#define HWIO_FEATURE_CONFIG0_EFUSE_MDP_PANEL_RES_LIMIT_BMSK                                       0x30000000
#define HWIO_FEATURE_CONFIG0_EFUSE_MDP_PANEL_RES_LIMIT_SHFT                                             0x1c
#define HWIO_FEATURE_CONFIG0_NIDNT_DISABLE_BMSK                                                    0x8000000
#define HWIO_FEATURE_CONFIG0_NIDNT_DISABLE_SHFT                                                         0x1b
#define HWIO_FEATURE_CONFIG0_QC_UDK_DISABLE_BMSK                                                   0x4000000
#define HWIO_FEATURE_CONFIG0_QC_UDK_DISABLE_SHFT                                                        0x1a
#define HWIO_FEATURE_CONFIG0_SECURE_CHANNEL_DISABLE_BMSK                                           0x2000000
#define HWIO_FEATURE_CONFIG0_SECURE_CHANNEL_DISABLE_SHFT                                                0x19
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_BMSK                                              0x1000000
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_SHFT                                                   0x18
#define HWIO_FEATURE_CONFIG0_PKA_3PIP_DISABLE_BMSK                                                  0x800000
#define HWIO_FEATURE_CONFIG0_PKA_3PIP_DISABLE_SHFT                                                      0x17
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_BMSK                                                  0x400000
#define HWIO_FEATURE_CONFIG0_APPS_ACG_DISABLE_SHFT                                                      0x16
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_BMSK                                                       0x200000
#define HWIO_FEATURE_CONFIG0_NAV_DISABLE_SHFT                                                           0x15
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_BMSK                                                       0x100000
#define HWIO_FEATURE_CONFIG0_GSM_DISABLE_SHFT                                                           0x14
#define HWIO_FEATURE_CONFIG0_MODEM_MDSP_FW_DISABLE_BMSK                                              0xe0000
#define HWIO_FEATURE_CONFIG0_MODEM_MDSP_FW_DISABLE_SHFT                                                 0x11
#define HWIO_FEATURE_CONFIG0_SPARE3_BMSK                                                             0x10000
#define HWIO_FEATURE_CONFIG0_SPARE3_SHFT                                                                0x10
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_BMSK                                                  0x8000
#define HWIO_FEATURE_CONFIG0_MODEM_UIM1_DISABLE_SHFT                                                     0xf
#define HWIO_FEATURE_CONFIG0_SPARE2_BMSK                                                              0x7800
#define HWIO_FEATURE_CONFIG0_SPARE2_SHFT                                                                 0xb
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_BMSK                                                 0x400
#define HWIO_FEATURE_CONFIG0_MODEM_GLOBAL_DISABLE_SHFT                                                   0xa
#define HWIO_FEATURE_CONFIG0_MODEM_TCM_BOOT_DISABLE_BMSK                                               0x200
#define HWIO_FEATURE_CONFIG0_MODEM_TCM_BOOT_DISABLE_SHFT                                                 0x9
#define HWIO_FEATURE_CONFIG0_SPARE1_BMSK                                                               0x1c0
#define HWIO_FEATURE_CONFIG0_SPARE1_SHFT                                                                 0x6
#define HWIO_FEATURE_CONFIG0_MSMC_SPARE_BMSK                                                            0x30
#define HWIO_FEATURE_CONFIG0_MSMC_SPARE_SHFT                                                             0x4
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_BMSK                                                      0x8
#define HWIO_FEATURE_CONFIG0_MODEM_LTE_DISABLE_SHFT                                                      0x3
#define HWIO_FEATURE_CONFIG0_SPARE0_BMSK                                                                 0x4
#define HWIO_FEATURE_CONFIG0_SPARE0_SHFT                                                                 0x2
#define HWIO_FEATURE_CONFIG0_MODEM_NB_IOT_GSM_DISABLE_BMSK                                               0x3
#define HWIO_FEATURE_CONFIG0_MODEM_NB_IOT_GSM_DISABLE_SHFT                                               0x0

#define HWIO_FEATURE_CONFIG1_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006008)
#define HWIO_FEATURE_CONFIG1_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006008)
#define HWIO_FEATURE_CONFIG1_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG1_IN          \
        in_dword(HWIO_FEATURE_CONFIG1_ADDR)
#define HWIO_FEATURE_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, m)
#define HWIO_FEATURE_CONFIG1_SPARE7_BMSK                                                          0x80000000
#define HWIO_FEATURE_CONFIG1_SPARE7_SHFT                                                                0x1f
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_BMSK                                          0x40000000
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_SHFT                                                0x1e
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE2_BMSK                                           0x20000000
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE2_SHFT                                                 0x1d
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE_BMSK                                            0x10000000
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE_SHFT                                                  0x1c
#define HWIO_FEATURE_CONFIG1_SYSBARDISABLE_BMSK                                                    0x8000000
#define HWIO_FEATURE_CONFIG1_SYSBARDISABLE_SHFT                                                         0x1b
#define HWIO_FEATURE_CONFIG1_SPARE6_BMSK                                                           0x4000000
#define HWIO_FEATURE_CONFIG1_SPARE6_SHFT                                                                0x1a
#define HWIO_FEATURE_CONFIG1_DDR_FREQ_LIMIT_EN_BMSK                                                0x2000000
#define HWIO_FEATURE_CONFIG1_DDR_FREQ_LIMIT_EN_SHFT                                                     0x19
#define HWIO_FEATURE_CONFIG1_VFE_DISABLE_BMSK                                                      0x1000000
#define HWIO_FEATURE_CONFIG1_VFE_DISABLE_SHFT                                                           0x18
#define HWIO_FEATURE_CONFIG1_SPARE0_BMSK                                                            0xf00000
#define HWIO_FEATURE_CONFIG1_SPARE0_SHFT                                                                0x14
#define HWIO_FEATURE_CONFIG1_DEHR_MSA_ENABLE_BMSK                                                    0x80000
#define HWIO_FEATURE_CONFIG1_DEHR_MSA_ENABLE_SHFT                                                       0x13
#define HWIO_FEATURE_CONFIG1_MSA_ENABLE_BMSK                                                         0x40000
#define HWIO_FEATURE_CONFIG1_MSA_ENABLE_SHFT                                                            0x12
#define HWIO_FEATURE_CONFIG1_ENABLE_DEVICE_IN_TEST_MODE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG1_ENABLE_DEVICE_IN_TEST_MODE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG1_QTI_ROOT_SIG_FORMAT_SEL_BMSK                                            0x10000
#define HWIO_FEATURE_CONFIG1_QTI_ROOT_SIG_FORMAT_SEL_SHFT                                               0x10
#define HWIO_FEATURE_CONFIG1_BOOT_ROM_PATCH_DISABLE_BMSK                                              0xe000
#define HWIO_FEATURE_CONFIG1_BOOT_ROM_PATCH_DISABLE_SHFT                                                 0xd
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_BMSK                                                   0x1f00
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_SHFT                                                      0x8
#define HWIO_FEATURE_CONFIG1_LTE_ABOVE_CATNB1_EN_BMSK                                                   0x80
#define HWIO_FEATURE_CONFIG1_LTE_ABOVE_CATNB1_EN_SHFT                                                    0x7
#define HWIO_FEATURE_CONFIG1_LTE_NB_DISABLE_BMSK                                                        0x40
#define HWIO_FEATURE_CONFIG1_LTE_NB_DISABLE_SHFT                                                         0x6
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_BMSK                                                     0x20
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_CFG_SHFT                                                      0x5
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_BMSK                                                   0x18
#define HWIO_FEATURE_CONFIG1_APPS_BOOT_FSM_DELAY_SHFT                                                    0x3
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_BMSK                                                          0x6
#define HWIO_FEATURE_CONFIG1_APPS_CLOCKCFG_SHFT                                                          0x1
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_BMSK                                       0x1
#define HWIO_FEATURE_CONFIG1_APPS_L2_CACHE_UPPER_BANK_DISABLE_SHFT                                       0x0

#define HWIO_FEATURE_CONFIG2_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG2_IN          \
        in_dword(HWIO_FEATURE_CONFIG2_ADDR)
#define HWIO_FEATURE_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, m)
#define HWIO_FEATURE_CONFIG2_QWES_DISABLE_BMSK                                                    0x80000000
#define HWIO_FEATURE_CONFIG2_QWES_DISABLE_SHFT                                                          0x1f
#define HWIO_FEATURE_CONFIG2_SPARE1_BMSK                                                          0x40000000
#define HWIO_FEATURE_CONFIG2_SPARE1_SHFT                                                                0x1e
#define HWIO_FEATURE_CONFIG2_QWES_GPRS_BMSK                                                       0x20000000
#define HWIO_FEATURE_CONFIG2_QWES_GPRS_SHFT                                                             0x1d
#define HWIO_FEATURE_CONFIG2_QWES_NB_BMSK                                                         0x10000000
#define HWIO_FEATURE_CONFIG2_QWES_NB_SHFT                                                               0x1c
#define HWIO_FEATURE_CONFIG2_QWES_CATM_BMSK                                                        0x8000000
#define HWIO_FEATURE_CONFIG2_QWES_CATM_SHFT                                                             0x1b
#define HWIO_FEATURE_CONFIG2_FUSE_DEBUGBUS_DISABLE_BMSK                                            0x4000000
#define HWIO_FEATURE_CONFIG2_FUSE_DEBUGBUS_DISABLE_SHFT                                                 0x1a
#define HWIO_FEATURE_CONFIG2_SPARE2_BMSK                                                           0x2000000
#define HWIO_FEATURE_CONFIG2_SPARE2_SHFT                                                                0x19
#define HWIO_FEATURE_CONFIG2_SPARE3_BMSK                                                           0x1000000
#define HWIO_FEATURE_CONFIG2_SPARE3_SHFT                                                                0x18
#define HWIO_FEATURE_CONFIG2_SPARE4_BMSK                                                            0x800000
#define HWIO_FEATURE_CONFIG2_SPARE4_SHFT                                                                0x17
#define HWIO_FEATURE_CONFIG2_SPARE5_BMSK                                                            0x400000
#define HWIO_FEATURE_CONFIG2_SPARE5_SHFT                                                                0x16
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MISC_DEBUG_DISABLE_BMSK                                      0x200000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MISC_DEBUG_DISABLE_SHFT                                          0x15
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_BMSK                                             0x100000
#define HWIO_FEATURE_CONFIG2_QC_APPS_NIDEN_DISABLE_SHFT                                                 0x14
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_BMSK                                              0x80000
#define HWIO_FEATURE_CONFIG2_QC_APPS_DBGEN_DISABLE_SHFT                                                 0x13
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_NIDEN_DISABLE_BMSK                                         0x40000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_NIDEN_DISABLE_SHFT                                            0x12
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_DBGEN_DISABLE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_NS_DBGEN_DISABLE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_NIDEN_DISABLE_BMSK                                         0x10000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_NIDEN_DISABLE_SHFT                                            0x10
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_DBGEN_DISABLE_BMSK                                          0x8000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_CP_DBGEN_DISABLE_SHFT                                             0xf
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_NIDEN_DISABLE_BMSK                                         0x4000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_NIDEN_DISABLE_SHFT                                            0xe
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_DBGEN_DISABLE_BMSK                                         0x2000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_MSS_DBGEN_DISABLE_SHFT                                            0xd
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                                      0x1000
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                                         0xc
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPIDEN_DISABLE_BMSK                                        0x800
#define HWIO_FEATURE_CONFIG2_QC_SHARED_QSEE_SPIDEN_DISABLE_SHFT                                          0xb
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_NIDEN_DISABLE_BMSK                                             0x400
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_NIDEN_DISABLE_SHFT                                               0xa
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_DBGEN_DISABLE_BMSK                                             0x200
#define HWIO_FEATURE_CONFIG2_PRIVATE_NS_DBGEN_DISABLE_SHFT                                               0x9
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_NIDEN_DISABLE_BMSK                                             0x100
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_NIDEN_DISABLE_SHFT                                               0x8
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_DBGEN_DISABLE_BMSK                                              0x80
#define HWIO_FEATURE_CONFIG2_PRIVATE_CP_DBGEN_DISABLE_SHFT                                               0x7
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_NIDEN_DISABLE_BMSK                                             0x40
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_NIDEN_DISABLE_SHFT                                              0x6
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_DBGEN_DISABLE_BMSK                                             0x20
#define HWIO_FEATURE_CONFIG2_PRIVATE_MSS_DBGEN_DISABLE_SHFT                                              0x5
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPNIDEN_DISABLE_BMSK                                          0x10
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPNIDEN_DISABLE_SHFT                                           0x4
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPIDEN_DISABLE_BMSK                                            0x8
#define HWIO_FEATURE_CONFIG2_PRIVATE_QSEE_SPIDEN_DISABLE_SHFT                                            0x3
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_BMSK                                                       0x4
#define HWIO_FEATURE_CONFIG2_QDI_SPMI_DISABLE_SHFT                                                       0x2
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_BMSK                                                        0x2
#define HWIO_FEATURE_CONFIG2_SM_BIST_DISABLE_SHFT                                                        0x1
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_BMSK                                                            0x1
#define HWIO_FEATURE_CONFIG2_TIC_DISABLE_SHFT                                                            0x0

#define HWIO_FEATURE_CONFIG3_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006010)
#define HWIO_FEATURE_CONFIG3_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006010)
#define HWIO_FEATURE_CONFIG3_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG3_IN          \
        in_dword(HWIO_FEATURE_CONFIG3_ADDR)
#define HWIO_FEATURE_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, m)
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_BMSK                                          0xfe000000
#define HWIO_FEATURE_CONFIG3_SEC_TAP_ACCESS_DISABLE_SHFT                                                0x19
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_BMSK                                         0x1000000
#define HWIO_FEATURE_CONFIG3_TAP_CJI_CORE_SEL_DISABLE_SHFT                                              0x18
#define HWIO_FEATURE_CONFIG3_TAP_INSTR_DISABLE_BMSK                                                 0xfff800
#define HWIO_FEATURE_CONFIG3_TAP_INSTR_DISABLE_SHFT                                                      0xb
#define HWIO_FEATURE_CONFIG3_SPARE1_BMSK                                                               0x400
#define HWIO_FEATURE_CONFIG3_SPARE1_SHFT                                                                 0xa
#define HWIO_FEATURE_CONFIG3_SPARE0_BMSK                                                               0x3e0
#define HWIO_FEATURE_CONFIG3_SPARE0_SHFT                                                                 0x5
#define HWIO_FEATURE_CONFIG3_APPS_PBL_PATCH_VERSION_BMSK                                                0x1f
#define HWIO_FEATURE_CONFIG3_APPS_PBL_PATCH_VERSION_SHFT                                                 0x0

#define HWIO_FEATURE_CONFIG4_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006014)
#define HWIO_FEATURE_CONFIG4_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006014)
#define HWIO_FEATURE_CONFIG4_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG4_IN          \
        in_dword(HWIO_FEATURE_CONFIG4_ADDR)
#define HWIO_FEATURE_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, m)
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_31_0_BMSK                                0xffffffff
#define HWIO_FEATURE_CONFIG4_TAP_GEN_SPARE_INSTR_DISABLE_31_0_SHFT                                       0x0

#define HWIO_FEATURE_CONFIG5_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006018)
#define HWIO_FEATURE_CONFIG5_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006018)
#define HWIO_FEATURE_CONFIG5_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG5_IN          \
        in_dword(HWIO_FEATURE_CONFIG5_ADDR)
#define HWIO_FEATURE_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, m)
#define HWIO_FEATURE_CONFIG5_SPARE_7_BMSK                                                         0x80000000
#define HWIO_FEATURE_CONFIG5_SPARE_7_SHFT                                                               0x1f
#define HWIO_FEATURE_CONFIG5_SPARE_30_BMSK                                                        0x40000000
#define HWIO_FEATURE_CONFIG5_SPARE_30_SHFT                                                              0x1e
#define HWIO_FEATURE_CONFIG5_FUSE_APPS_BOOT_TRIGGER_DISABLE_BMSK                                  0x20000000
#define HWIO_FEATURE_CONFIG5_FUSE_APPS_BOOT_TRIGGER_DISABLE_SHFT                                        0x1d
#define HWIO_FEATURE_CONFIG5_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                0x10000000
#define HWIO_FEATURE_CONFIG5_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                      0x1c
#define HWIO_FEATURE_CONFIG5_MODEM_PBL_PLL_CTRL_BMSK                                               0xf000000
#define HWIO_FEATURE_CONFIG5_MODEM_PBL_PLL_CTRL_SHFT                                                    0x18
#define HWIO_FEATURE_CONFIG5_APPS_PBL_PLL_CTRL_BMSK                                                 0xf80000
#define HWIO_FEATURE_CONFIG5_APPS_PBL_PLL_CTRL_SHFT                                                     0x13
#define HWIO_FEATURE_CONFIG5_SPARE_3_BMSK                                                            0x40000
#define HWIO_FEATURE_CONFIG5_SPARE_3_SHFT                                                               0x12
#define HWIO_FEATURE_CONFIG5_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG5_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG5_XBL_SEC_AUTH_DISABLE_BMSK                                               0x10000
#define HWIO_FEATURE_CONFIG5_XBL_SEC_AUTH_DISABLE_SHFT                                                  0x10
#define HWIO_FEATURE_CONFIG5_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                                  0x8000
#define HWIO_FEATURE_CONFIG5_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                                     0xf
#define HWIO_FEATURE_CONFIG5_APPS_AARCH64_ENABLE_BMSK                                                 0x4000
#define HWIO_FEATURE_CONFIG5_APPS_AARCH64_ENABLE_SHFT                                                    0xe
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_BMSK                                                 0x3000
#define HWIO_FEATURE_CONFIG5_APPS_PBL_BOOT_SPEED_SHFT                                                    0xc
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FROM_ROM_BMSK                                                   0x800
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FROM_ROM_SHFT                                                     0xb
#define HWIO_FEATURE_CONFIG5_SPARE0_BMSK                                                               0x600
#define HWIO_FEATURE_CONFIG5_SPARE0_SHFT                                                                 0x9
#define HWIO_FEATURE_CONFIG5_SPARE_8_7_BMSK                                                            0x180
#define HWIO_FEATURE_CONFIG5_SPARE_8_7_SHFT                                                              0x7
#define HWIO_FEATURE_CONFIG5_SPARE_6_BMSK                                                               0x40
#define HWIO_FEATURE_CONFIG5_SPARE_6_SHFT                                                                0x6
#define HWIO_FEATURE_CONFIG5_SPARE_5_BMSK                                                               0x20
#define HWIO_FEATURE_CONFIG5_SPARE_5_SHFT                                                                0x5
#define HWIO_FEATURE_CONFIG5_TAP_GEN_SPARE_INSTR_DISABLE_36_32_BMSK                                     0x1f
#define HWIO_FEATURE_CONFIG5_TAP_GEN_SPARE_INSTR_DISABLE_36_32_SHFT                                      0x0

#define HWIO_FEATURE_CONFIG6_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG6_IN          \
        in_dword(HWIO_FEATURE_CONFIG6_ADDR)
#define HWIO_FEATURE_CONFIG6_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, m)
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK                                0xfffc0000
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                                      0x12
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_BMSK                                                  0x3ffff
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_SHFT                                                      0x0

#define HWIO_FEATURE_CONFIG7_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006020)
#define HWIO_FEATURE_CONFIG7_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006020)
#define HWIO_FEATURE_CONFIG7_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG7_IN          \
        in_dword(HWIO_FEATURE_CONFIG7_ADDR)
#define HWIO_FEATURE_CONFIG7_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, m)
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_BMSK                                          0xfffc0000
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_SHFT                                                0x12
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK                                  0x3ffff
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                                      0x0

#define HWIO_FEATURE_CONFIG8_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006024)
#define HWIO_FEATURE_CONFIG8_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006024)
#define HWIO_FEATURE_CONFIG8_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG8_IN          \
        in_dword(HWIO_FEATURE_CONFIG8_ADDR)
#define HWIO_FEATURE_CONFIG8_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG8_ADDR, m)
#define HWIO_FEATURE_CONFIG8_SPARE0_BMSK                                                          0xfe000000
#define HWIO_FEATURE_CONFIG8_SPARE0_SHFT                                                                0x19
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_BMSK                                           0x1fc0000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_SHFT                                                0x12
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_BMSK                                                0x30000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_SHFT                                                   0x10
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_BMSK                                                      0x8000
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_SHFT                                                         0xf
#define HWIO_FEATURE_CONFIG8_LEGACY_MBNV6_OVERRIDE_BMSK                                               0x4000
#define HWIO_FEATURE_CONFIG8_LEGACY_MBNV6_OVERRIDE_SHFT                                                  0xe
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_BMSK                                                  0x2000
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_SHFT                                                     0xd
#define HWIO_FEATURE_CONFIG8_RSVD1_BMSK                                                               0x1000
#define HWIO_FEATURE_CONFIG8_RSVD1_SHFT                                                                  0xc
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_BMSK                                                  0x800
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_SHFT                                                    0xb
#define HWIO_FEATURE_CONFIG8_RSVD0_BMSK                                                                0x400
#define HWIO_FEATURE_CONFIG8_RSVD0_SHFT                                                                  0xa
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_BMSK                                                    0x200
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_SHFT                                                      0x9
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_BMSK                                                 0x100
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_SHFT                                                   0x8
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_BMSK                                                          0xff
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_SHFT                                                           0x0

#define HWIO_FEATURE_CONFIG9_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006028)
#define HWIO_FEATURE_CONFIG9_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006028)
#define HWIO_FEATURE_CONFIG9_RMSK                                                                 0xffffffff
#define HWIO_FEATURE_CONFIG9_IN          \
        in_dword(HWIO_FEATURE_CONFIG9_ADDR)
#define HWIO_FEATURE_CONFIG9_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG9_ADDR, m)
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_BMSK                                       0x80000000
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_SHFT                                             0x1f
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                                      0x40000000
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                                            0x1e
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_BMSK                                            0x20000000
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_SHFT                                                  0x1d
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_BMSK                                                    0x10000000
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_SHFT                                                          0x1c
#define HWIO_FEATURE_CONFIG9_USB_PHY_TUNING_BMSK                                                   0xf000000
#define HWIO_FEATURE_CONFIG9_USB_PHY_TUNING_SHFT                                                        0x18
#define HWIO_FEATURE_CONFIG9_REF_CLK_SEL_BMSK                                                       0x800000
#define HWIO_FEATURE_CONFIG9_REF_CLK_SEL_SHFT                                                           0x17
#define HWIO_FEATURE_CONFIG9_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_BMSK                                0x400000
#define HWIO_FEATURE_CONFIG9_LEGACY_MBNV6_OEM_AUTH_CTRL_SECBOOT_SHFT                                    0x16
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_BMSK                                                        0x3c0000
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_SHFT                                                            0x12
#define HWIO_FEATURE_CONFIG9_PLL_CFG_BMSK                                                            0x3fff0
#define HWIO_FEATURE_CONFIG9_PLL_CFG_SHFT                                                                0x4
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_BMSK                                                      0xf
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_SHFT                                                      0x0

#define HWIO_FEATURE_CONFIG10_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000602c)
#define HWIO_FEATURE_CONFIG10_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000602c)
#define HWIO_FEATURE_CONFIG10_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG10_IN          \
        in_dword(HWIO_FEATURE_CONFIG10_ADDR)
#define HWIO_FEATURE_CONFIG10_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG10_ADDR, m)
#define HWIO_FEATURE_CONFIG10_MODEM_FEATURE_DISABLE_SOFT1_BMSK                                    0xffffffff
#define HWIO_FEATURE_CONFIG10_MODEM_FEATURE_DISABLE_SOFT1_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG11_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006030)
#define HWIO_FEATURE_CONFIG11_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006030)
#define HWIO_FEATURE_CONFIG11_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG11_IN          \
        in_dword(HWIO_FEATURE_CONFIG11_ADDR)
#define HWIO_FEATURE_CONFIG11_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG11_ADDR, m)
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT3_BMSK                                    0xff000000
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT3_SHFT                                          0x18
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT2_BMSK                                      0xffffff
#define HWIO_FEATURE_CONFIG11_MODEM_FEATURE_DISABLE_SOFT2_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG12_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006034)
#define HWIO_FEATURE_CONFIG12_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006034)
#define HWIO_FEATURE_CONFIG12_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG12_IN          \
        in_dword(HWIO_FEATURE_CONFIG12_ADDR)
#define HWIO_FEATURE_CONFIG12_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG12_ADDR, m)
#define HWIO_FEATURE_CONFIG12_RSVD1_BMSK                                                          0xffff0000
#define HWIO_FEATURE_CONFIG12_RSVD1_SHFT                                                                0x10
#define HWIO_FEATURE_CONFIG12_MODEM_FEATURE_DISABLE_SOFT3_BMSK                                        0xffff
#define HWIO_FEATURE_CONFIG12_MODEM_FEATURE_DISABLE_SOFT3_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG13_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006038)
#define HWIO_FEATURE_CONFIG13_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006038)
#define HWIO_FEATURE_CONFIG13_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG13_IN          \
        in_dword(HWIO_FEATURE_CONFIG13_ADDR)
#define HWIO_FEATURE_CONFIG13_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG13_ADDR, m)
#define HWIO_FEATURE_CONFIG13_RSVD1_BMSK                                                          0xffffffff
#define HWIO_FEATURE_CONFIG13_RSVD1_SHFT                                                                 0x0

#define HWIO_OEM_CONFIG0_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006040)
#define HWIO_OEM_CONFIG0_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006040)
#define HWIO_OEM_CONFIG0_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG0_IN          \
        in_dword(HWIO_OEM_CONFIG0_ADDR)
#define HWIO_OEM_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, m)
#define HWIO_OEM_CONFIG0_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                                         0x80000000
#define HWIO_OEM_CONFIG0_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                                               0x1f
#define HWIO_OEM_CONFIG0_NAND_XFER_PARAM_BMSK                                                     0x40000000
#define HWIO_OEM_CONFIG0_NAND_XFER_PARAM_SHFT                                                           0x1e
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_BMSK                                                   0x20000000
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_SHFT                                                         0x1d
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_BMSK                                                0x10000000
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_SHFT                                                      0x1c
#define HWIO_OEM_CONFIG0_SP_DISABLE_BMSK                                                           0x8000000
#define HWIO_OEM_CONFIG0_SP_DISABLE_SHFT                                                                0x1b
#define HWIO_OEM_CONFIG0_UDK_DISABLE_BMSK                                                          0x4000000
#define HWIO_OEM_CONFIG0_UDK_DISABLE_SHFT                                                               0x1a
#define HWIO_OEM_CONFIG0_DEBUG_DISABLE_IN_ROM_BMSK                                                 0x2000000
#define HWIO_OEM_CONFIG0_DEBUG_DISABLE_IN_ROM_SHFT                                                      0x19
#define HWIO_OEM_CONFIG0_SPARE3_BMSK                                                               0x1000000
#define HWIO_OEM_CONFIG0_SPARE3_SHFT                                                                    0x18
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                     0x800000
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                         0x17
#define HWIO_OEM_CONFIG0_SPARE2_BMSK                                                                0x400000
#define HWIO_OEM_CONFIG0_SPARE2_SHFT                                                                    0x16
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_BMSK                                                 0x200000
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_SHFT                                                     0x15
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_BMSK                                                  0x100000
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_SHFT                                                      0x14
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_BMSK                                                0x80000
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_SHFT                                                   0x13
#define HWIO_OEM_CONFIG0_RSVD1_BMSK                                                                  0x60000
#define HWIO_OEM_CONFIG0_RSVD1_SHFT                                                                     0x11
#define HWIO_OEM_CONFIG0_SPARE1_BMSK                                                                 0x10000
#define HWIO_OEM_CONFIG0_SPARE1_SHFT                                                                    0x10
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_BMSK                                                         0x8000
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_SHFT                                                            0xf
#define HWIO_OEM_CONFIG0_WDOG_EN_BMSK                                                                 0x4000
#define HWIO_OEM_CONFIG0_WDOG_EN_SHFT                                                                    0xe
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_BMSK                                                        0x2000
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_SHFT                                                           0xd
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_BMSK                                                    0x1000
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_SHFT                                                       0xc
#define HWIO_OEM_CONFIG0_RSVD0_BMSK                                                                    0xc00
#define HWIO_OEM_CONFIG0_RSVD0_SHFT                                                                      0xa
#define HWIO_OEM_CONFIG0_FAST_BOOT_BMSK                                                                0x3e0
#define HWIO_OEM_CONFIG0_FAST_BOOT_SHFT                                                                  0x5
#define HWIO_OEM_CONFIG0_SPARE0_BMSK                                                                    0x10
#define HWIO_OEM_CONFIG0_SPARE0_SHFT                                                                     0x4
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_BMSK                                                     0x8
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_SHFT                                                     0x3
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_BMSK                                                        0x4
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_SHFT                                                        0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_BMSK                                                               0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_SHFT                                                               0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_BMSK                                                            0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_SHFT                                                            0x0

#define HWIO_OEM_CONFIG1_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006044)
#define HWIO_OEM_CONFIG1_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006044)
#define HWIO_OEM_CONFIG1_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG1_IN          \
        in_dword(HWIO_OEM_CONFIG1_ADDR)
#define HWIO_OEM_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, m)
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_BMSK                                                   0x80000000
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_SHFT                                                         0x1f
#define HWIO_OEM_CONFIG1_RSVD0_BMSK                                                               0x7fffc000
#define HWIO_OEM_CONFIG1_RSVD0_SHFT                                                                      0xe
#define HWIO_OEM_CONFIG1_ROOT_CERT_TOTAL_NUM_BMSK                                                     0x3000
#define HWIO_OEM_CONFIG1_ROOT_CERT_TOTAL_NUM_SHFT                                                        0xc
#define HWIO_OEM_CONFIG1_SHARED_QSEE_SPIDEN_DISABLE_BMSK                                               0x800
#define HWIO_OEM_CONFIG1_SHARED_QSEE_SPIDEN_DISABLE_SHFT                                                 0xb
#define HWIO_OEM_CONFIG1_SHARED_MISC2_DEBUG_DISABLE_BMSK                                               0x400
#define HWIO_OEM_CONFIG1_SHARED_MISC2_DEBUG_DISABLE_SHFT                                                 0xa
#define HWIO_OEM_CONFIG1_SHARED_MISC1_DEBUG_DISABLE_BMSK                                               0x200
#define HWIO_OEM_CONFIG1_SHARED_MISC1_DEBUG_DISABLE_SHFT                                                 0x9
#define HWIO_OEM_CONFIG1_SHARED_MISC_DEBUG_DISABLE_BMSK                                                0x100
#define HWIO_OEM_CONFIG1_SHARED_MISC_DEBUG_DISABLE_SHFT                                                  0x8
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_BMSK                                                        0x80
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_SHFT                                                         0x7
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_BMSK                                                        0x40
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_SHFT                                                         0x6
#define HWIO_OEM_CONFIG1_SHARED_NS_NIDEN_DISABLE_BMSK                                                   0x20
#define HWIO_OEM_CONFIG1_SHARED_NS_NIDEN_DISABLE_SHFT                                                    0x5
#define HWIO_OEM_CONFIG1_SHARED_NS_DBGEN_DISABLE_BMSK                                                   0x10
#define HWIO_OEM_CONFIG1_SHARED_NS_DBGEN_DISABLE_SHFT                                                    0x4
#define HWIO_OEM_CONFIG1_SHARED_CP_NIDEN_DISABLE_BMSK                                                    0x8
#define HWIO_OEM_CONFIG1_SHARED_CP_NIDEN_DISABLE_SHFT                                                    0x3
#define HWIO_OEM_CONFIG1_SHARED_CP_DBGEN_DISABLE_BMSK                                                    0x4
#define HWIO_OEM_CONFIG1_SHARED_CP_DBGEN_DISABLE_SHFT                                                    0x2
#define HWIO_OEM_CONFIG1_SHARED_MSS_NIDEN_DISABLE_BMSK                                                   0x2
#define HWIO_OEM_CONFIG1_SHARED_MSS_NIDEN_DISABLE_SHFT                                                   0x1
#define HWIO_OEM_CONFIG1_SHARED_MSS_DBGEN_DISABLE_BMSK                                                   0x1
#define HWIO_OEM_CONFIG1_SHARED_MSS_DBGEN_DISABLE_SHFT                                                   0x0

#define HWIO_OEM_CONFIG2_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006048)
#define HWIO_OEM_CONFIG2_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006048)
#define HWIO_OEM_CONFIG2_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG2_IN          \
        in_dword(HWIO_OEM_CONFIG2_ADDR)
#define HWIO_OEM_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, m)
#define HWIO_OEM_CONFIG2_DISABLE_RSA_BMSK                                                         0x80000000
#define HWIO_OEM_CONFIG2_DISABLE_RSA_SHFT                                                               0x1f
#define HWIO_OEM_CONFIG2_EKU_ENFORCEMENT_EN_BMSK                                                  0x40000000
#define HWIO_OEM_CONFIG2_EKU_ENFORCEMENT_EN_SHFT                                                        0x1e
#define HWIO_OEM_CONFIG2_RSVD1_BMSK                                                               0x3fff0000
#define HWIO_OEM_CONFIG2_RSVD1_SHFT                                                                     0x10
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_BMSK                                                  0x8000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_SHFT                                                     0xf
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_BMSK                                                  0x4000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_SHFT                                                     0xe
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_BMSK                                                  0x2000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_SHFT                                                     0xd
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_BMSK                                                  0x1000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_SHFT                                                     0xc
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_BMSK                                                   0x800
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_SHFT                                                     0xb
#define HWIO_OEM_CONFIG2_RSVD2_BMSK                                                                    0x7ff
#define HWIO_OEM_CONFIG2_RSVD2_SHFT                                                                      0x0

#define HWIO_OEM_CONFIG3_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000604c)
#define HWIO_OEM_CONFIG3_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000604c)
#define HWIO_OEM_CONFIG3_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG3_IN          \
        in_dword(HWIO_OEM_CONFIG3_ADDR)
#define HWIO_OEM_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, m)
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_BMSK                                                      0xffff0000
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_SHFT                                                            0x10
#define HWIO_OEM_CONFIG3_OEM_HW_ID_BMSK                                                               0xffff
#define HWIO_OEM_CONFIG3_OEM_HW_ID_SHFT                                                                  0x0

#define HWIO_OEM_CONFIG4_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006050)
#define HWIO_OEM_CONFIG4_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006050)
#define HWIO_OEM_CONFIG4_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG4_IN          \
        in_dword(HWIO_OEM_CONFIG4_ADDR)
#define HWIO_OEM_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG4_ADDR, m)
#define HWIO_OEM_CONFIG4_PERIPH_VID_BMSK                                                          0xffff0000
#define HWIO_OEM_CONFIG4_PERIPH_VID_SHFT                                                                0x10
#define HWIO_OEM_CONFIG4_PERIPH_PID_BMSK                                                              0xffff
#define HWIO_OEM_CONFIG4_PERIPH_PID_SHFT                                                                 0x0

#define HWIO_OEM_CONFIG5_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006054)
#define HWIO_OEM_CONFIG5_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006054)
#define HWIO_OEM_CONFIG5_RMSK                                                                     0xffffffff
#define HWIO_OEM_CONFIG5_IN          \
        in_dword(HWIO_OEM_CONFIG5_ADDR)
#define HWIO_OEM_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG5_ADDR, m)
#define HWIO_OEM_CONFIG5_RSVD0_BMSK                                                               0xffffff00
#define HWIO_OEM_CONFIG5_RSVD0_SHFT                                                                      0x8
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_BMSK                                                  0xff
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_SHFT                                                   0x0

#define HWIO_BOOT_CONFIG_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006070)
#define HWIO_BOOT_CONFIG_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006070)
#define HWIO_BOOT_CONFIG_RMSK                                                                          0x1ff
#define HWIO_BOOT_CONFIG_IN          \
        in_dword(HWIO_BOOT_CONFIG_ADDR)
#define HWIO_BOOT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, m)
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_BMSK                                                      0x180
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_SHFT                                                        0x7
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_BMSK                                                        0x40
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_SHFT                                                         0x6
#define HWIO_BOOT_CONFIG_FAST_BOOT_BMSK                                                                 0x3e
#define HWIO_BOOT_CONFIG_FAST_BOOT_SHFT                                                                  0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_BMSK                                                                    0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_SHFT                                                                    0x0

#define HWIO_SECURE_BOOTn_ADDR(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_OFFS(n)                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_RMSK                                                                         0x1ff
#define HWIO_SECURE_BOOTn_MAXn                                                                            14
#define HWIO_SECURE_BOOTn_INI(n)        \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), HWIO_SECURE_BOOTn_RMSK)
#define HWIO_SECURE_BOOTn_INMI(n,mask)    \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), mask)
#define HWIO_SECURE_BOOTn_FUSE_SRC_BMSK                                                                0x100
#define HWIO_SECURE_BOOTn_FUSE_SRC_SHFT                                                                  0x8
#define HWIO_SECURE_BOOTn_RSVD_7_BMSK                                                                   0x80
#define HWIO_SECURE_BOOTn_RSVD_7_SHFT                                                                    0x7
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_BMSK                                                           0x40
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_SHFT                                                            0x6
#define HWIO_SECURE_BOOTn_AUTH_EN_BMSK                                                                  0x20
#define HWIO_SECURE_BOOTn_AUTH_EN_SHFT                                                                   0x5
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_BMSK                                                          0x10
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHFT                                                           0x4
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_BMSK                                                         0xf
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_SHFT                                                         0x0

#define HWIO_QSEE_INV_OVERRIDE_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c0)
#define HWIO_QSEE_INV_OVERRIDE_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060c0)
#define HWIO_QSEE_INV_OVERRIDE_RMSK                                                               0xffffffff
#define HWIO_QSEE_INV_OVERRIDE_IN          \
        in_dword(HWIO_QSEE_INV_OVERRIDE_ADDR)
#define HWIO_QSEE_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_QSEE_INV_OVERRIDE_ADDR, m)
#define HWIO_QSEE_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_QSEE_INV_OVERRIDE_ADDR,v)
#define HWIO_QSEE_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QSEE_INV_OVERRIDE_ADDR,m,v,HWIO_QSEE_INV_OVERRIDE_IN)
#define HWIO_QSEE_INV_OVERRIDE_RSVD_31_1_BMSK                                                     0xfffffffe
#define HWIO_QSEE_INV_OVERRIDE_RSVD_31_1_SHFT                                                            0x1
#define HWIO_QSEE_INV_OVERRIDE_SHARED_QSEE_SPIDEN_DISABLE_BMSK                                           0x1
#define HWIO_QSEE_INV_OVERRIDE_SHARED_QSEE_SPIDEN_DISABLE_SHFT                                           0x0

#define HWIO_QSEE_NI_OVERRIDE_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c4)
#define HWIO_QSEE_NI_OVERRIDE_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060c4)
#define HWIO_QSEE_NI_OVERRIDE_RMSK                                                                0xffffffff
#define HWIO_QSEE_NI_OVERRIDE_IN          \
        in_dword(HWIO_QSEE_NI_OVERRIDE_ADDR)
#define HWIO_QSEE_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_QSEE_NI_OVERRIDE_ADDR, m)
#define HWIO_QSEE_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_QSEE_NI_OVERRIDE_ADDR,v)
#define HWIO_QSEE_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QSEE_NI_OVERRIDE_ADDR,m,v,HWIO_QSEE_NI_OVERRIDE_IN)
#define HWIO_QSEE_NI_OVERRIDE_RSVD_31_1_BMSK                                                      0xfffffffe
#define HWIO_QSEE_NI_OVERRIDE_RSVD_31_1_SHFT                                                             0x1
#define HWIO_QSEE_NI_OVERRIDE_SHARED_QSEE_SPNIDEN_DISABLE_BMSK                                           0x1
#define HWIO_QSEE_NI_OVERRIDE_SHARED_QSEE_SPNIDEN_DISABLE_SHFT                                           0x0

#define HWIO_MSS_INV_OVERRIDE_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c8)
#define HWIO_MSS_INV_OVERRIDE_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060c8)
#define HWIO_MSS_INV_OVERRIDE_RMSK                                                                0xffffffff
#define HWIO_MSS_INV_OVERRIDE_IN          \
        in_dword(HWIO_MSS_INV_OVERRIDE_ADDR)
#define HWIO_MSS_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MSS_INV_OVERRIDE_ADDR, m)
#define HWIO_MSS_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MSS_INV_OVERRIDE_ADDR,v)
#define HWIO_MSS_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_INV_OVERRIDE_ADDR,m,v,HWIO_MSS_INV_OVERRIDE_IN)
#define HWIO_MSS_INV_OVERRIDE_RSVD_31_1_BMSK                                                      0xfffffffe
#define HWIO_MSS_INV_OVERRIDE_RSVD_31_1_SHFT                                                             0x1
#define HWIO_MSS_INV_OVERRIDE_SHARED_MSS_DBGEN_DISABLE_BMSK                                              0x1
#define HWIO_MSS_INV_OVERRIDE_SHARED_MSS_DBGEN_DISABLE_SHFT                                              0x0

#define HWIO_MSS_NI_OVERRIDE_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060cc)
#define HWIO_MSS_NI_OVERRIDE_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060cc)
#define HWIO_MSS_NI_OVERRIDE_RMSK                                                                 0xffffffff
#define HWIO_MSS_NI_OVERRIDE_IN          \
        in_dword(HWIO_MSS_NI_OVERRIDE_ADDR)
#define HWIO_MSS_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MSS_NI_OVERRIDE_ADDR, m)
#define HWIO_MSS_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MSS_NI_OVERRIDE_ADDR,v)
#define HWIO_MSS_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NI_OVERRIDE_ADDR,m,v,HWIO_MSS_NI_OVERRIDE_IN)
#define HWIO_MSS_NI_OVERRIDE_RSVD_31_1_BMSK                                                       0xfffffffe
#define HWIO_MSS_NI_OVERRIDE_RSVD_31_1_SHFT                                                              0x1
#define HWIO_MSS_NI_OVERRIDE_SHARED_MSS_NIDEN_DISABLE_BMSK                                               0x1
#define HWIO_MSS_NI_OVERRIDE_SHARED_MSS_NIDEN_DISABLE_SHFT                                               0x0

#define HWIO_CP_INV_OVERRIDE_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d0)
#define HWIO_CP_INV_OVERRIDE_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060d0)
#define HWIO_CP_INV_OVERRIDE_RMSK                                                                 0xffffffff
#define HWIO_CP_INV_OVERRIDE_IN          \
        in_dword(HWIO_CP_INV_OVERRIDE_ADDR)
#define HWIO_CP_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_CP_INV_OVERRIDE_ADDR, m)
#define HWIO_CP_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_CP_INV_OVERRIDE_ADDR,v)
#define HWIO_CP_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CP_INV_OVERRIDE_ADDR,m,v,HWIO_CP_INV_OVERRIDE_IN)
#define HWIO_CP_INV_OVERRIDE_RSVD_31_1_BMSK                                                       0xfffffffe
#define HWIO_CP_INV_OVERRIDE_RSVD_31_1_SHFT                                                              0x1
#define HWIO_CP_INV_OVERRIDE_SHARED_CP_DBGEN_DISABLE_BMSK                                                0x1
#define HWIO_CP_INV_OVERRIDE_SHARED_CP_DBGEN_DISABLE_SHFT                                                0x0

#define HWIO_CP_NI_OVERRIDE_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d4)
#define HWIO_CP_NI_OVERRIDE_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060d4)
#define HWIO_CP_NI_OVERRIDE_RMSK                                                                  0xffffffff
#define HWIO_CP_NI_OVERRIDE_IN          \
        in_dword(HWIO_CP_NI_OVERRIDE_ADDR)
#define HWIO_CP_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_CP_NI_OVERRIDE_ADDR, m)
#define HWIO_CP_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_CP_NI_OVERRIDE_ADDR,v)
#define HWIO_CP_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CP_NI_OVERRIDE_ADDR,m,v,HWIO_CP_NI_OVERRIDE_IN)
#define HWIO_CP_NI_OVERRIDE_RSVD_31_1_BMSK                                                        0xfffffffe
#define HWIO_CP_NI_OVERRIDE_RSVD_31_1_SHFT                                                               0x1
#define HWIO_CP_NI_OVERRIDE_SHARED_CP_NIDEN_DISABLE_BMSK                                                 0x1
#define HWIO_CP_NI_OVERRIDE_SHARED_CP_NIDEN_DISABLE_SHFT                                                 0x0

#define HWIO_NS_INV_OVERRIDE_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d8)
#define HWIO_NS_INV_OVERRIDE_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060d8)
#define HWIO_NS_INV_OVERRIDE_RMSK                                                                 0xffffffff
#define HWIO_NS_INV_OVERRIDE_IN          \
        in_dword(HWIO_NS_INV_OVERRIDE_ADDR)
#define HWIO_NS_INV_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_NS_INV_OVERRIDE_ADDR, m)
#define HWIO_NS_INV_OVERRIDE_OUT(v)      \
        out_dword(HWIO_NS_INV_OVERRIDE_ADDR,v)
#define HWIO_NS_INV_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_NS_INV_OVERRIDE_ADDR,m,v,HWIO_NS_INV_OVERRIDE_IN)
#define HWIO_NS_INV_OVERRIDE_RSVD_31_5_BMSK                                                       0xffffffe0
#define HWIO_NS_INV_OVERRIDE_RSVD_31_5_SHFT                                                              0x5
#define HWIO_NS_INV_OVERRIDE_APPS_DBGEN_DISABLE_BMSK                                                    0x10
#define HWIO_NS_INV_OVERRIDE_APPS_DBGEN_DISABLE_SHFT                                                     0x4
#define HWIO_NS_INV_OVERRIDE_RSVD_3_1_BMSK                                                               0xe
#define HWIO_NS_INV_OVERRIDE_RSVD_3_1_SHFT                                                               0x1
#define HWIO_NS_INV_OVERRIDE_SHARED_NS_DBGEN_DISABLE_BMSK                                                0x1
#define HWIO_NS_INV_OVERRIDE_SHARED_NS_DBGEN_DISABLE_SHFT                                                0x0

#define HWIO_NS_NI_OVERRIDE_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060dc)
#define HWIO_NS_NI_OVERRIDE_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060dc)
#define HWIO_NS_NI_OVERRIDE_RMSK                                                                  0xffffffff
#define HWIO_NS_NI_OVERRIDE_IN          \
        in_dword(HWIO_NS_NI_OVERRIDE_ADDR)
#define HWIO_NS_NI_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_NS_NI_OVERRIDE_ADDR, m)
#define HWIO_NS_NI_OVERRIDE_OUT(v)      \
        out_dword(HWIO_NS_NI_OVERRIDE_ADDR,v)
#define HWIO_NS_NI_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_NS_NI_OVERRIDE_ADDR,m,v,HWIO_NS_NI_OVERRIDE_IN)
#define HWIO_NS_NI_OVERRIDE_RSVD_31_5_BMSK                                                        0xffffffe0
#define HWIO_NS_NI_OVERRIDE_RSVD_31_5_SHFT                                                               0x5
#define HWIO_NS_NI_OVERRIDE_APPS_NIDEN_DISABLE_BMSK                                                     0x10
#define HWIO_NS_NI_OVERRIDE_APPS_NIDEN_DISABLE_SHFT                                                      0x4
#define HWIO_NS_NI_OVERRIDE_RSVD_3_1_BMSK                                                                0xe
#define HWIO_NS_NI_OVERRIDE_RSVD_3_1_SHFT                                                                0x1
#define HWIO_NS_NI_OVERRIDE_SHARED_NS_NIDEN_DISABLE_BMSK                                                 0x1
#define HWIO_NS_NI_OVERRIDE_SHARED_NS_NIDEN_DISABLE_SHFT                                                 0x0

#define HWIO_MISC_DEBUG_OVERRIDE_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060e0)
#define HWIO_MISC_DEBUG_OVERRIDE_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060e0)
#define HWIO_MISC_DEBUG_OVERRIDE_RMSK                                                             0xffffffff
#define HWIO_MISC_DEBUG_OVERRIDE_IN          \
        in_dword(HWIO_MISC_DEBUG_OVERRIDE_ADDR)
#define HWIO_MISC_DEBUG_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MISC_DEBUG_OVERRIDE_ADDR, m)
#define HWIO_MISC_DEBUG_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MISC_DEBUG_OVERRIDE_ADDR,v)
#define HWIO_MISC_DEBUG_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MISC_DEBUG_OVERRIDE_ADDR,m,v,HWIO_MISC_DEBUG_OVERRIDE_IN)
#define HWIO_MISC_DEBUG_OVERRIDE_RSVD_31_3_BMSK                                                   0xfffffff8
#define HWIO_MISC_DEBUG_OVERRIDE_RSVD_31_3_SHFT                                                          0x3
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC2_DEBUG_DISABLE_BMSK                                         0x4
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC2_DEBUG_DISABLE_SHFT                                         0x2
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC1_DEBUG_DISABLE_BMSK                                         0x2
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC1_DEBUG_DISABLE_SHFT                                         0x1
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC_DEBUG_DISABLE_BMSK                                          0x1
#define HWIO_MISC_DEBUG_OVERRIDE_SHARED_MISC_DEBUG_DISABLE_SHFT                                          0x0

#define HWIO_CAPT_SEC_GPIO_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_RMSK                                                                       0x1fff
#define HWIO_CAPT_SEC_GPIO_IN          \
        in_dword(HWIO_CAPT_SEC_GPIO_ADDR)
#define HWIO_CAPT_SEC_GPIO_INM(m)      \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, m)
#define HWIO_CAPT_SEC_GPIO_OUT(v)      \
        out_dword(HWIO_CAPT_SEC_GPIO_ADDR,v)
#define HWIO_CAPT_SEC_GPIO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CAPT_SEC_GPIO_ADDR,m,v,HWIO_CAPT_SEC_GPIO_IN)
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_BMSK                                                   0x1000
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_SHFT                                                      0xc
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_BMSK                                            0x800
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_SHFT                                              0xb
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_BMSK                                    0x400
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_SHFT                                      0xa
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_BMSK                                    0x200
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_SHFT                                      0x9
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_BMSK                                     0x100
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_SHFT                                       0x8
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_BMSK                                    0xc0
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_SHFT                                     0x6
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_BMSK                                     0x20
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_SHFT                                      0x5
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_BMSK                                              0x1e
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_SHFT                                               0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_BMSK                                            0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_SHFT                                            0x0

#define HWIO_APP_PROC_CFG_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006110)
#define HWIO_APP_PROC_CFG_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006110)
#define HWIO_APP_PROC_CFG_RMSK                                                                       0xfffff
#define HWIO_APP_PROC_CFG_IN          \
        in_dword(HWIO_APP_PROC_CFG_ADDR)
#define HWIO_APP_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, m)
#define HWIO_APP_PROC_CFG_OUT(v)      \
        out_dword(HWIO_APP_PROC_CFG_ADDR,v)
#define HWIO_APP_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_PROC_CFG_ADDR,m,v,HWIO_APP_PROC_CFG_IN)
#define HWIO_APP_PROC_CFG_SPARE0_BMSK                                                                0xc0000
#define HWIO_APP_PROC_CFG_SPARE0_SHFT                                                                   0x12
#define HWIO_APP_PROC_CFG_SPARE1_BMSK                                                                0x30000
#define HWIO_APP_PROC_CFG_SPARE1_SHFT                                                                   0x10
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC2_BMSK                                                         0xf000
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC2_SHFT                                                            0xc
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC1_BMSK                                                          0xf00
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC1_SHFT                                                            0x8
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC0_BMSK                                                           0xc0
#define HWIO_APP_PROC_CFG_APPS_CFG_MISC0_SHFT                                                            0x6
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_BMSK                                                        0x20
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_SHFT                                                         0x5
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_BMSK                                                            0x10
#define HWIO_APP_PROC_CFG_APPS_CFG_NMFI_SHFT                                                             0x4
#define HWIO_APP_PROC_CFG_SHARED_QSEE_SPNIDEN_BMSK                                                       0x8
#define HWIO_APP_PROC_CFG_SHARED_QSEE_SPNIDEN_SHFT                                                       0x3
#define HWIO_APP_PROC_CFG_SHARED_CP_NIDEN_BMSK                                                           0x4
#define HWIO_APP_PROC_CFG_SHARED_CP_NIDEN_SHFT                                                           0x2
#define HWIO_APP_PROC_CFG_SHARED_NS_NIDEN_BMSK                                                           0x2
#define HWIO_APP_PROC_CFG_SHARED_NS_NIDEN_SHFT                                                           0x1
#define HWIO_APP_PROC_CFG_APPS_NIDEN_BMSK                                                                0x1
#define HWIO_APP_PROC_CFG_APPS_NIDEN_SHFT                                                                0x0

#define HWIO_MSS_PROC_CFG_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006114)
#define HWIO_MSS_PROC_CFG_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006114)
#define HWIO_MSS_PROC_CFG_RMSK                                                                           0x1
#define HWIO_MSS_PROC_CFG_IN          \
        in_dword(HWIO_MSS_PROC_CFG_ADDR)
#define HWIO_MSS_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, m)
#define HWIO_MSS_PROC_CFG_OUT(v)      \
        out_dword(HWIO_MSS_PROC_CFG_ADDR,v)
#define HWIO_MSS_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_PROC_CFG_ADDR,m,v,HWIO_MSS_PROC_CFG_IN)
#define HWIO_MSS_PROC_CFG_SHARED_MSS_NIDEN_BMSK                                                          0x1
#define HWIO_MSS_PROC_CFG_SHARED_MSS_NIDEN_SHFT                                                          0x0

#define HWIO_QFPROM_CLK_CTL_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_RMSK                                                                         0x1
#define HWIO_QFPROM_CLK_CTL_IN          \
        in_dword(HWIO_QFPROM_CLK_CTL_ADDR)
#define HWIO_QFPROM_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, m)
#define HWIO_QFPROM_CLK_CTL_OUT(v)      \
        out_dword(HWIO_QFPROM_CLK_CTL_ADDR,v)
#define HWIO_QFPROM_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CLK_CTL_ADDR,m,v,HWIO_QFPROM_CLK_CTL_IN)
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_BMSK                                                                0x1
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_SHFT                                                                0x0

#define HWIO_JTAG_ID_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006130)
#define HWIO_JTAG_ID_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006130)
#define HWIO_JTAG_ID_RMSK                                                                         0xffffffff
#define HWIO_JTAG_ID_IN          \
        in_dword(HWIO_JTAG_ID_ADDR)
#define HWIO_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_JTAG_ID_ADDR, m)
#define HWIO_JTAG_ID_JTAG_ID_BMSK                                                                 0xffffffff
#define HWIO_JTAG_ID_JTAG_ID_SHFT                                                                        0x0

#define HWIO_SERIAL_NUM_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006134)
#define HWIO_SERIAL_NUM_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006134)
#define HWIO_SERIAL_NUM_RMSK                                                                      0xffffffff
#define HWIO_SERIAL_NUM_IN          \
        in_dword(HWIO_SERIAL_NUM_ADDR)
#define HWIO_SERIAL_NUM_INM(m)      \
        in_dword_masked(HWIO_SERIAL_NUM_ADDR, m)
#define HWIO_SERIAL_NUM_SERIAL_NUM_BMSK                                                           0xffffffff
#define HWIO_SERIAL_NUM_SERIAL_NUM_SHFT                                                                  0x0

#define HWIO_OEM_ID_ADDR                                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006138)
#define HWIO_OEM_ID_OFFS                                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006138)
#define HWIO_OEM_ID_RMSK                                                                          0xffffffff
#define HWIO_OEM_ID_IN          \
        in_dword(HWIO_OEM_ID_ADDR)
#define HWIO_OEM_ID_INM(m)      \
        in_dword_masked(HWIO_OEM_ID_ADDR, m)
#define HWIO_OEM_ID_OEM_ID_BMSK                                                                   0xffff0000
#define HWIO_OEM_ID_OEM_ID_SHFT                                                                         0x10
#define HWIO_OEM_ID_OEM_PRODUCT_ID_BMSK                                                               0xffff
#define HWIO_OEM_ID_OEM_PRODUCT_ID_SHFT                                                                  0x0

#define HWIO_TEST_BUS_SEL_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000613c)
#define HWIO_TEST_BUS_SEL_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000613c)
#define HWIO_TEST_BUS_SEL_RMSK                                                                           0x7
#define HWIO_TEST_BUS_SEL_IN          \
        in_dword(HWIO_TEST_BUS_SEL_ADDR)
#define HWIO_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, m)
#define HWIO_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TEST_BUS_SEL_ADDR,v)
#define HWIO_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TEST_BUS_SEL_ADDR,m,v,HWIO_TEST_BUS_SEL_IN)
#define HWIO_TEST_BUS_SEL_TEST_EN_BMSK                                                                   0x4
#define HWIO_TEST_BUS_SEL_TEST_EN_SHFT                                                                   0x2
#define HWIO_TEST_BUS_SEL_TEST_SELECT_BMSK                                                               0x3
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SHFT                                                               0x0

#define HWIO_SPDM_DYN_SECURE_MODE_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_RMSK                                                                   0x1
#define HWIO_SPDM_DYN_SECURE_MODE_IN          \
        in_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR)
#define HWIO_SPDM_DYN_SECURE_MODE_INM(m)      \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, m)
#define HWIO_SPDM_DYN_SECURE_MODE_OUT(v)      \
        out_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR,v)
#define HWIO_SPDM_DYN_SECURE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPDM_DYN_SECURE_MODE_ADDR,m,v,HWIO_SPDM_DYN_SECURE_MODE_IN)
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_BMSK                                                       0x1
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_SHFT                                                       0x0

#define HWIO_CHIP_ID_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006144)
#define HWIO_CHIP_ID_OFFS                                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006144)
#define HWIO_CHIP_ID_RMSK                                                                             0xffff
#define HWIO_CHIP_ID_IN          \
        in_dword(HWIO_CHIP_ID_ADDR)
#define HWIO_CHIP_ID_INM(m)      \
        in_dword_masked(HWIO_CHIP_ID_ADDR, m)
#define HWIO_CHIP_ID_CHIP_ID_BMSK                                                                     0xffff
#define HWIO_CHIP_ID_CHIP_ID_SHFT                                                                        0x0

#define HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n)                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_OFFS(n)                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_RMSK                                                             0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_MAXn                                                                      3
#define HWIO_OEM_IMAGE_ENCR_KEYn_INI(n)        \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), HWIO_OEM_IMAGE_ENCR_KEYn_RMSK)
#define HWIO_OEM_IMAGE_ENCR_KEYn_INMI(n,mask)    \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), mask)
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_SHFT                                                          0x0

#define HWIO_IMAGE_ENCR_KEY1_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_0_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_0_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_0_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_SHFT                                                            0x0

#define HWIO_IMAGE_ENCR_KEY1_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_1_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_1_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_1_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_SHFT                                                            0x0

#define HWIO_IMAGE_ENCR_KEY1_2_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_2_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_2_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_2_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_SHFT                                                            0x0

#define HWIO_IMAGE_ENCR_KEY1_3_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_RMSK                                                               0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_IN          \
        in_dword(HWIO_IMAGE_ENCR_KEY1_3_ADDR)
#define HWIO_IMAGE_ENCR_KEY1_3_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_3_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_BMSK                                                     0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_SHFT                                                            0x0

#define HWIO_PK_HASH0_0_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006190)
#define HWIO_PK_HASH0_0_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006190)
#define HWIO_PK_HASH0_0_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_0_IN          \
        in_dword(HWIO_PK_HASH0_0_ADDR)
#define HWIO_PK_HASH0_0_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_0_ADDR, m)
#define HWIO_PK_HASH0_0_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_0_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_1_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006194)
#define HWIO_PK_HASH0_1_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006194)
#define HWIO_PK_HASH0_1_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_1_IN          \
        in_dword(HWIO_PK_HASH0_1_ADDR)
#define HWIO_PK_HASH0_1_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_1_ADDR, m)
#define HWIO_PK_HASH0_1_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_1_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_2_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006198)
#define HWIO_PK_HASH0_2_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006198)
#define HWIO_PK_HASH0_2_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_2_IN          \
        in_dword(HWIO_PK_HASH0_2_ADDR)
#define HWIO_PK_HASH0_2_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_2_ADDR, m)
#define HWIO_PK_HASH0_2_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_2_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_3_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000619c)
#define HWIO_PK_HASH0_3_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000619c)
#define HWIO_PK_HASH0_3_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_3_IN          \
        in_dword(HWIO_PK_HASH0_3_ADDR)
#define HWIO_PK_HASH0_3_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_3_ADDR, m)
#define HWIO_PK_HASH0_3_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_3_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_4_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a0)
#define HWIO_PK_HASH0_4_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061a0)
#define HWIO_PK_HASH0_4_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_4_IN          \
        in_dword(HWIO_PK_HASH0_4_ADDR)
#define HWIO_PK_HASH0_4_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_4_ADDR, m)
#define HWIO_PK_HASH0_4_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_4_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_5_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a4)
#define HWIO_PK_HASH0_5_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061a4)
#define HWIO_PK_HASH0_5_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_5_IN          \
        in_dword(HWIO_PK_HASH0_5_ADDR)
#define HWIO_PK_HASH0_5_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_5_ADDR, m)
#define HWIO_PK_HASH0_5_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_5_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_6_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a8)
#define HWIO_PK_HASH0_6_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061a8)
#define HWIO_PK_HASH0_6_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_6_IN          \
        in_dword(HWIO_PK_HASH0_6_ADDR)
#define HWIO_PK_HASH0_6_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_6_ADDR, m)
#define HWIO_PK_HASH0_6_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_6_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_7_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061ac)
#define HWIO_PK_HASH0_7_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061ac)
#define HWIO_PK_HASH0_7_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_7_IN          \
        in_dword(HWIO_PK_HASH0_7_ADDR)
#define HWIO_PK_HASH0_7_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_7_ADDR, m)
#define HWIO_PK_HASH0_7_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_7_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_8_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b0)
#define HWIO_PK_HASH0_8_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061b0)
#define HWIO_PK_HASH0_8_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_8_IN          \
        in_dword(HWIO_PK_HASH0_8_ADDR)
#define HWIO_PK_HASH0_8_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_8_ADDR, m)
#define HWIO_PK_HASH0_8_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_8_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_9_ADDR                                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b4)
#define HWIO_PK_HASH0_9_OFFS                                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061b4)
#define HWIO_PK_HASH0_9_RMSK                                                                      0xffffffff
#define HWIO_PK_HASH0_9_IN          \
        in_dword(HWIO_PK_HASH0_9_ADDR)
#define HWIO_PK_HASH0_9_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_9_ADDR, m)
#define HWIO_PK_HASH0_9_HASH_DATA0_BMSK                                                           0xffffffff
#define HWIO_PK_HASH0_9_HASH_DATA0_SHFT                                                                  0x0

#define HWIO_PK_HASH0_10_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b8)
#define HWIO_PK_HASH0_10_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061b8)
#define HWIO_PK_HASH0_10_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_10_IN          \
        in_dword(HWIO_PK_HASH0_10_ADDR)
#define HWIO_PK_HASH0_10_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_10_ADDR, m)
#define HWIO_PK_HASH0_10_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_10_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH0_11_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061bc)
#define HWIO_PK_HASH0_11_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061bc)
#define HWIO_PK_HASH0_11_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_11_IN          \
        in_dword(HWIO_PK_HASH0_11_ADDR)
#define HWIO_PK_HASH0_11_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_11_ADDR, m)
#define HWIO_PK_HASH0_11_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_11_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RMSK                                                0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN          \
        in_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION31_STICKY_BIT_BMSK                            0x80000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION31_STICKY_BIT_SHFT                                  0x1f
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_BMSK                            0x40000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_SHFT                                  0x1e
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_BMSK                            0x20000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_SHFT                                  0x1d
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_BMSK                            0x10000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_SHFT                                  0x1c
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_BMSK                             0x8000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_SHFT                                  0x1b
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_BMSK                             0x4000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_SHFT                                  0x1a
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_BMSK                             0x2000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_SHFT                                  0x19
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_BMSK                             0x1000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_SHFT                                  0x18
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_BMSK                              0x800000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_SHFT                                  0x17
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_BMSK                              0x400000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_SHFT                                  0x16
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_BMSK                              0x200000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_SHFT                                  0x15
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_BMSK                              0x100000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_SHFT                                  0x14
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_BMSK                               0x80000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_SHFT                                  0x13
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_BMSK                               0x40000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_SHFT                                  0x12
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_BMSK                               0x20000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_SHFT                                  0x11
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_BMSK                               0x10000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_SHFT                                  0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_BMSK                                0x8000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_SHFT                                   0xf
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_BMSK                                0x4000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_SHFT                                   0xe
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_BMSK                                0x2000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_SHFT                                   0xd
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_BMSK                                0x1000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_SHFT                                   0xc
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_BMSK                                 0x800
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_SHFT                                   0xb
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_BMSK                                 0x400
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_SHFT                                   0xa
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_BMSK                                  0x200
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_SHFT                                    0x9
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_BMSK                                  0x100
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_SHFT                                    0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_BMSK                                   0x80
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_SHFT                                    0x7
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_BMSK                                   0x40
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_SHFT                                    0x6
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_BMSK                                   0x20
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_SHFT                                    0x5
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_BMSK                                   0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_SHFT                                    0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_BMSK                                    0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_SHFT                                    0x3
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_BMSK                                    0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_SHFT                                    0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_BMSK                                    0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_SHFT                                    0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_BMSK                                    0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_SHFT                                    0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RMSK                                                0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN          \
        in_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_BMSK                                          0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_SHFT                                                 0x0

#define HWIO_ANTI_ROLLBACK_1_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_1_0_ADDR)
#define HWIO_ANTI_ROLLBACK_1_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_1_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_1_1_ADDR)
#define HWIO_ANTI_ROLLBACK_1_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_2_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_2_0_ADDR)
#define HWIO_ANTI_ROLLBACK_2_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_BMSK                                            0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_SHFT                                                   0x0

#define HWIO_ANTI_ROLLBACK_2_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_2_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_2_1_ADDR)
#define HWIO_ANTI_ROLLBACK_2_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_BMSK                                                       0xfe000000
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_SHFT                                                             0x19
#define HWIO_ANTI_ROLLBACK_2_1_AOP_BMSK                                                            0x1fe0000
#define HWIO_ANTI_ROLLBACK_2_1_AOP_SHFT                                                                 0x11
#define HWIO_ANTI_ROLLBACK_2_1_TZ_BMSK                                                               0x1ffff
#define HWIO_ANTI_ROLLBACK_2_1_TZ_SHFT                                                                   0x0

#define HWIO_ANTI_ROLLBACK_3_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_3_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_3_0_ADDR)
#define HWIO_ANTI_ROLLBACK_3_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_BMSK                                                         0xc0000000
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_SHFT                                                               0x1e
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_BMSK                                               0x3e000000
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_SHFT                                                     0x19
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_BMSK                                           0x1000000
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_SHFT                                                0x18
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_BMSK                                             0xffff00
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_SHFT                                                  0x8
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_BMSK                                                          0xff
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_SHFT                                                           0x0

#define HWIO_ANTI_ROLLBACK_3_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_3_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_3_1_ADDR)
#define HWIO_ANTI_ROLLBACK_3_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_BMSK                                                         0xf0000000
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_SHFT                                                               0x1c
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_BMSK                                                     0xffe0000
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_SHFT                                                          0x11
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_BMSK                                                     0x1f000
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_SHFT                                                         0xc
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_BMSK                                                         0xfff
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_SHFT                                                           0x0

#define HWIO_ANTI_ROLLBACK_4_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_4_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_4_0_ADDR)
#define HWIO_ANTI_ROLLBACK_4_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_0_MSS_BMSK                                                           0xffff0000
#define HWIO_ANTI_ROLLBACK_4_0_MSS_SHFT                                                                 0x10
#define HWIO_ANTI_ROLLBACK_4_0_MISC_BMSK                                                              0xffff
#define HWIO_ANTI_ROLLBACK_4_0_MISC_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_4_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_4_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_4_1_ADDR)
#define HWIO_ANTI_ROLLBACK_4_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_BMSK                                                       0x80000000
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_SHFT                                                             0x1f
#define HWIO_ANTI_ROLLBACK_4_1_TX_BMSK                                                            0x7ffffff0
#define HWIO_ANTI_ROLLBACK_4_1_TX_SHFT                                                                   0x4
#define HWIO_ANTI_ROLLBACK_4_1_ROOT_CERT_PK_HASH_INDEX_BMSK                                              0xf
#define HWIO_ANTI_ROLLBACK_4_1_ROOT_CERT_PK_HASH_INDEX_SHFT                                              0x0

#define HWIO_ANTI_ROLLBACK_5_0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006220)
#define HWIO_ANTI_ROLLBACK_5_0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006220)
#define HWIO_ANTI_ROLLBACK_5_0_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_5_0_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_5_0_ADDR)
#define HWIO_ANTI_ROLLBACK_5_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_5_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_5_0_MISC_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_5_0_MISC_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_5_1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006224)
#define HWIO_ANTI_ROLLBACK_5_1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006224)
#define HWIO_ANTI_ROLLBACK_5_1_RMSK                                                               0xffffffff
#define HWIO_ANTI_ROLLBACK_5_1_IN          \
        in_dword(HWIO_ANTI_ROLLBACK_5_1_ADDR)
#define HWIO_ANTI_ROLLBACK_5_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_5_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_5_1_MISC_BMSK                                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_5_1_MISC_SHFT                                                                 0x0

#define HWIO_MRC_2_0_0_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006250)
#define HWIO_MRC_2_0_0_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006250)
#define HWIO_MRC_2_0_0_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_0_IN          \
        in_dword(HWIO_MRC_2_0_0_ADDR)
#define HWIO_MRC_2_0_0_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_0_ADDR, m)
#define HWIO_MRC_2_0_0_RSVD0_BMSK                                                                 0xfffffff0
#define HWIO_MRC_2_0_0_RSVD0_SHFT                                                                        0x4
#define HWIO_MRC_2_0_0_ROOT_CERT_ACTIVATION_LIST_BMSK                                                    0xf
#define HWIO_MRC_2_0_0_ROOT_CERT_ACTIVATION_LIST_SHFT                                                    0x0

#define HWIO_MRC_2_0_1_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006254)
#define HWIO_MRC_2_0_1_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006254)
#define HWIO_MRC_2_0_1_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_1_IN          \
        in_dword(HWIO_MRC_2_0_1_ADDR)
#define HWIO_MRC_2_0_1_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_1_ADDR, m)
#define HWIO_MRC_2_0_1_RSVD1_BMSK                                                                 0xfffffffe
#define HWIO_MRC_2_0_1_RSVD1_SHFT                                                                        0x1
#define HWIO_MRC_2_0_1_CURRENT_UIE_KEY_SEL_BMSK                                                          0x1
#define HWIO_MRC_2_0_1_CURRENT_UIE_KEY_SEL_SHFT                                                          0x0

#define HWIO_MRC_2_0_2_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006258)
#define HWIO_MRC_2_0_2_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006258)
#define HWIO_MRC_2_0_2_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_2_IN          \
        in_dword(HWIO_MRC_2_0_2_ADDR)
#define HWIO_MRC_2_0_2_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_2_ADDR, m)
#define HWIO_MRC_2_0_2_RSVD0_BMSK                                                                 0xfffffff0
#define HWIO_MRC_2_0_2_RSVD0_SHFT                                                                        0x4
#define HWIO_MRC_2_0_2_ROOT_CERT_REVOCATION_LIST_BMSK                                                    0xf
#define HWIO_MRC_2_0_2_ROOT_CERT_REVOCATION_LIST_SHFT                                                    0x0

#define HWIO_MRC_2_0_3_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000625c)
#define HWIO_MRC_2_0_3_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000625c)
#define HWIO_MRC_2_0_3_RMSK                                                                       0xffffffff
#define HWIO_MRC_2_0_3_IN          \
        in_dword(HWIO_MRC_2_0_3_ADDR)
#define HWIO_MRC_2_0_3_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_3_ADDR, m)
#define HWIO_MRC_2_0_3_RSVD0_BMSK                                                                 0xffffffff
#define HWIO_MRC_2_0_3_RSVD0_SHFT                                                                        0x0

#define HWIO_CRYPTO_LIB_VERSION_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006300)
#define HWIO_CRYPTO_LIB_VERSION_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006300)
#define HWIO_CRYPTO_LIB_VERSION_RMSK                                                              0xffffffff
#define HWIO_CRYPTO_LIB_VERSION_IN          \
        in_dword(HWIO_CRYPTO_LIB_VERSION_ADDR)
#define HWIO_CRYPTO_LIB_VERSION_INM(m)      \
        in_dword_masked(HWIO_CRYPTO_LIB_VERSION_ADDR, m)
#define HWIO_CRYPTO_LIB_VERSION_VERSION_BMSK                                                      0xffffffff
#define HWIO_CRYPTO_LIB_VERSION_VERSION_SHFT                                                             0x0

#define HWIO_LCM_0_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006304)
#define HWIO_LCM_0_OFFS                                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006304)
#define HWIO_LCM_0_RMSK                                                                           0xffffffff
#define HWIO_LCM_0_IN          \
        in_dword(HWIO_LCM_0_ADDR)
#define HWIO_LCM_0_INM(m)      \
        in_dword_masked(HWIO_LCM_0_ADDR, m)
#define HWIO_LCM_0_DISABLE_LCM_BMSK                                                               0x80000000
#define HWIO_LCM_0_DISABLE_LCM_SHFT                                                                     0x1f
#define HWIO_LCM_0_DISABLE_LCM_STATE_TRANSITION_BMSK                                              0x40000000
#define HWIO_LCM_0_DISABLE_LCM_STATE_TRANSITION_SHFT                                                    0x1e
#define HWIO_LCM_0_DISABLE_SECURE_PHK_BMSK                                                        0x20000000
#define HWIO_LCM_0_DISABLE_SECURE_PHK_SHFT                                                              0x1d
#define HWIO_LCM_0_RSVD_BMSK                                                                      0x1fffff00
#define HWIO_LCM_0_RSVD_SHFT                                                                             0x8
#define HWIO_LCM_0_DEBUG_STATE_BMSK                                                                     0x80
#define HWIO_LCM_0_DEBUG_STATE_SHFT                                                                      0x7
#define HWIO_LCM_0_ILLEGAL_STATE_BMSK                                                                   0x40
#define HWIO_LCM_0_ILLEGAL_STATE_SHFT                                                                    0x6
#define HWIO_LCM_0_QC_EXTERNAL_BMSK                                                                     0x20
#define HWIO_LCM_0_QC_EXTERNAL_SHFT                                                                      0x5
#define HWIO_LCM_0_QC_INTERNAL_BMSK                                                                     0x10
#define HWIO_LCM_0_QC_INTERNAL_SHFT                                                                      0x4
#define HWIO_LCM_0_QC_FEAT_CONFIG_BMSK                                                                   0x8
#define HWIO_LCM_0_QC_FEAT_CONFIG_SHFT                                                                   0x3
#define HWIO_LCM_0_HW_TEST_BMSK                                                                          0x4
#define HWIO_LCM_0_HW_TEST_SHFT                                                                          0x2
#define HWIO_LCM_0_SOC_PERSO_BMSK                                                                        0x2
#define HWIO_LCM_0_SOC_PERSO_SHFT                                                                        0x1
#define HWIO_LCM_0_BLANK_BMSK                                                                            0x1
#define HWIO_LCM_0_BLANK_SHFT                                                                            0x0

#define HWIO_LCM_1_ADDR                                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006308)
#define HWIO_LCM_1_OFFS                                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006308)
#define HWIO_LCM_1_RMSK                                                                           0xffffffff
#define HWIO_LCM_1_IN          \
        in_dword(HWIO_LCM_1_ADDR)
#define HWIO_LCM_1_INM(m)      \
        in_dword_masked(HWIO_LCM_1_ADDR, m)
#define HWIO_LCM_1_LCM_DATA1_BMSK                                                                 0xffffffff
#define HWIO_LCM_1_LCM_DATA1_SHFT                                                                        0x0

#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006400)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006400)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_RMSK                                                      0xffffffff
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_IN          \
        in_dword(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_INM(m)      \
        in_dword_masked(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR, m)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_OUT(v)      \
        out_dword(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR,v)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDR,m,v,HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_IN)
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDRESS_BMSK                                              0xffffffff
#define HWIO_VIRTUAL_SEC_CTRL_BASE_ADDR_ADDRESS_SHFT                                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                              (CLK_CTL_BASE      + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_SIZE                                                         0x80000
#define GCC_CLK_CTL_REG_REG_BASE_USED                                                         0x7f000
#define GCC_CLK_CTL_REG_REG_BASE_OFFS                                                         0x00000000

#define HWIO_GCC_GPLL0_MODE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_RMSK                                                              0xe0ffff0f
#define HWIO_GCC_GPLL0_MODE_IN          \
        in_dword(HWIO_GCC_GPLL0_MODE_ADDR)
#define HWIO_GCC_GPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, m)
#define HWIO_GCC_GPLL0_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_MODE_ADDR,v)
#define HWIO_GCC_GPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_MODE_ADDR,m,v,HWIO_GCC_GPLL0_MODE_IN)
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_BMSK                                                 0x80000000
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_SHFT                                                       0x1f
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_BMSK                                              0x40000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_SHFT                                                    0x1e
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_BMSK                                                0x20000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_SHFT                                                      0x1d
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                    0x800000
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                        0x17
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_BMSK                                                     0x400000
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_SHFT                                                         0x16
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                                             0x200000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                                 0x15
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                               0x100000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                                   0x14
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_BMSK                                                  0xfc000
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_SHFT                                                      0xe
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_BMSK                                                   0x3f00
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_SHFT                                                      0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_BMSK                                                         0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_SHFT                                                         0x3
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_BMSK                                                         0x4
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_SHFT                                                         0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_BMSK                                                        0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_SHFT                                                        0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_BMSK                                                         0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_SHFT                                                         0x0

#define HWIO_GCC_GPLL0_L_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_RMSK                                                                 0xffff
#define HWIO_GCC_GPLL0_L_VAL_IN          \
        in_dword(HWIO_GCC_GPLL0_L_VAL_ADDR)
#define HWIO_GCC_GPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_L_VAL_ADDR,m,v,HWIO_GCC_GPLL0_L_VAL_IN)
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_BMSK                                                           0xffff
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_SHFT                                                              0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00021008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_RMSK                                                         0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_IN          \
        in_dword(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR)
#define HWIO_GCC_GPLL0_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_BMSK                                               0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_SHFT                                                      0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002100c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002100c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK                                                             0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_IN          \
        in_dword(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                   0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                    0x0

#define HWIO_GCC_GPLL0_USER_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_IN          \
        in_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR)
#define HWIO_GCC_GPLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_IN)
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_BMSK                                        0xf0000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_SHFT                                              0x1c
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_BMSK                                          0x8000000
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_SHFT                                               0x1b
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_BMSK                                         0x6000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_SHFT                                              0x19
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_BMSK                                                  0x1000000
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_SHFT                                                       0x18
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_BMSK                                          0xc00000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_SHFT                                              0x16
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_BMSK                                                    0x300000
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_SHFT                                                        0x14
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_BMSK                                           0xf8000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_SHFT                                               0xf
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                                0x7000
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                                   0xc
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_BMSK                                                0xf00
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_SHFT                                                  0x8
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_BMSK                                                     0x80
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_SHFT                                                      0x7
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_BMSK                                                0x60
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_SHFT                                                 0x5
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_BMSK                                                 0x10
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_SHFT                                                  0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                 0x8
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                 0x3
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                  0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                  0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_BMSK                                                   0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_SHFT                                                   0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                  0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                  0x0

#define HWIO_GCC_GPLL0_USER_CTL_U_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00021014)
#define HWIO_GCC_GPLL0_USER_CTL_U_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021014)
#define HWIO_GCC_GPLL0_USER_CTL_U_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_U_IN          \
        in_dword(HWIO_GCC_GPLL0_USER_CTL_U_ADDR)
#define HWIO_GCC_GPLL0_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_U_IN)
#define HWIO_GCC_GPLL0_USER_CTL_U_L_CALIBRATION_BMSK                                          0xffff0000
#define HWIO_GCC_GPLL0_USER_CTL_U_L_CALIBRATION_SHFT                                                0x10
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS15_12_BMSK                                          0xf000
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS15_12_SHFT                                             0xc
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                      0x800
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                        0xb
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_BMSK                                             0x700
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_SHFT                                               0x8
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_BMSK                                                          0x80
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_SHFT                                                           0x7
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_BMSK                                                  0x40
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_SHFT                                                   0x6
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_BMSK                                                   0x38
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_SHFT                                                    0x3
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_BMSK                                                      0x4
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_SHFT                                                      0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_BMSK                                                    0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_SHFT                                                    0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_BMSK                                                    0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_SHFT                                                    0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00021018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_IN          \
        in_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR)
#define HWIO_GCC_GPLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL0_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                0x80000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                      0x1f
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                     0x40000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                           0x1e
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                0x3c000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                      0x1a
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                    0x3800000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                         0x17
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                        0x700000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                            0x14
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                        0xff000
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                            0xc
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                        0xf00
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                          0x8
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                         0xc0
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                          0x6
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_BMSK                                                    0x30
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_SHFT                                                     0x4
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_BMSK                                                           0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_SHFT                                                           0x0

#define HWIO_GCC_GPLL0_TEST_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002101c)
#define HWIO_GCC_GPLL0_TEST_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002101c)
#define HWIO_GCC_GPLL0_TEST_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_IN          \
        in_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR)
#define HWIO_GCC_GPLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_BMSK                                            0xe0000000
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                  0x1d
#define HWIO_GCC_GPLL0_TEST_CTL_DCO_BMSK                                                      0x10000000
#define HWIO_GCC_GPLL0_TEST_CTL_DCO_SHFT                                                            0x1c
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_BMSK                                              0xc000000
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_SHFT                                                   0x1a
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                     0x2000000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                          0x19
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_BMSK                                                  0x1f00000
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_SHFT                                                       0x14
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                           0x80000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                              0x13
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_BMSK                                                  0x7e000
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_SHFT                                                      0xd
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_BMSK                                              0x1000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_SHFT                                                 0xc
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_BMSK                                                  0x800
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_SHFT                                                    0xb
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_BMSK                                                     0x700
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_SHFT                                                       0x8
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_BMSK                                                       0x80
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_SHFT                                                        0x7
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_BMSK                                                    0x40
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_SHFT                                                     0x6
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_BMSK                                                     0x30
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_SHFT                                                      0x4
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_BMSK                                                      0xc
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_SHFT                                                      0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_BMSK                                                       0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_SHFT                                                       0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_BMSK                                                       0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_SHFT                                                       0x0

#define HWIO_GCC_GPLL0_TEST_CTL_U_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00021020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_U_IN          \
        in_dword(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR)
#define HWIO_GCC_GPLL0_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_26_BMSK                                      0xfc000000
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_26_SHFT                                            0x1a
#define HWIO_GCC_GPLL0_TEST_CTL_U_VCASCODE_SCALE_BMSK                                          0x3000000
#define HWIO_GCC_GPLL0_TEST_CTL_U_VCASCODE_SCALE_SHFT                                               0x18
#define HWIO_GCC_GPLL0_TEST_CTL_U_IDCO_SCALE_BMSK                                               0xc00000
#define HWIO_GCC_GPLL0_TEST_CTL_U_IDCO_SCALE_SHFT                                                   0x16
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_DET_COUNT_LIM_BMSK                                     0x300000
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_DET_COUNT_LIM_SHFT                                         0x14
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_PREVENTION_DIS_BMSK                                     0x80000
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_PREVENTION_DIS_SHFT                                        0x13
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_UPPER_BMSK                                      0x60000
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_UPPER_SHFT                                         0x11
#define HWIO_GCC_GPLL0_TEST_CTL_U_DITHER_ALPHA_SEL_BMSK                                          0x18000
#define HWIO_GCC_GPLL0_TEST_CTL_U_DITHER_ALPHA_SEL_SHFT                                              0xf
#define HWIO_GCC_GPLL0_TEST_CTL_U_BIT2_BIT3_CAL_SEL_BMSK                                          0x4000
#define HWIO_GCC_GPLL0_TEST_CTL_U_BIT2_BIT3_CAL_SEL_SHFT                                             0xe
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                      0x2000
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                         0xd
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                             0x1800
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                0xb
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                 0x600
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                   0x9
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_EN_BMSK                                                      0x100
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_EN_SHFT                                                        0x8
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_BMSK                                                    0xe0
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_SHFT                                                     0x5
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_BMSK                                                    0x10
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_SHFT                                                     0x4
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                  0x8
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                  0x3
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                              0x6
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                              0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                               0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                               0x0

#define HWIO_GCC_GPLL0_STATUS_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00021024)
#define HWIO_GCC_GPLL0_STATUS_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021024)
#define HWIO_GCC_GPLL0_STATUS_RMSK                                                             0x7ffffff
#define HWIO_GCC_GPLL0_STATUS_IN          \
        in_dword(HWIO_GCC_GPLL0_STATUS_ADDR)
#define HWIO_GCC_GPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, m)
#define HWIO_GCC_GPLL0_STATUS_STATUS_26_24_BMSK                                                0x7000000
#define HWIO_GCC_GPLL0_STATUS_STATUS_26_24_SHFT                                                     0x18
#define HWIO_GCC_GPLL0_STATUS_STATUS_23_BMSK                                                    0x800000
#define HWIO_GCC_GPLL0_STATUS_STATUS_23_SHFT                                                        0x17
#define HWIO_GCC_GPLL0_STATUS_STATUS_22_20_BMSK                                                 0x700000
#define HWIO_GCC_GPLL0_STATUS_STATUS_22_20_SHFT                                                     0x14
#define HWIO_GCC_GPLL0_STATUS_STATUS_19_17_BMSK                                                  0xe0000
#define HWIO_GCC_GPLL0_STATUS_STATUS_19_17_SHFT                                                     0x11
#define HWIO_GCC_GPLL0_STATUS_STATUS_16_12_BMSK                                                  0x1f000
#define HWIO_GCC_GPLL0_STATUS_STATUS_16_12_SHFT                                                      0xc
#define HWIO_GCC_GPLL0_STATUS_STATUS_11_6_BMSK                                                     0xfc0
#define HWIO_GCC_GPLL0_STATUS_STATUS_11_6_SHFT                                                       0x6
#define HWIO_GCC_GPLL0_STATUS_STATUS_5_BMSK                                                         0x20
#define HWIO_GCC_GPLL0_STATUS_STATUS_5_SHFT                                                          0x5
#define HWIO_GCC_GPLL0_STATUS_STATUS_4_2_BMSK                                                       0x1c
#define HWIO_GCC_GPLL0_STATUS_STATUS_4_2_SHFT                                                        0x2
#define HWIO_GCC_GPLL0_STATUS_STATUS_1_BMSK                                                          0x2
#define HWIO_GCC_GPLL0_STATUS_STATUS_1_SHFT                                                          0x1
#define HWIO_GCC_GPLL0_STATUS_STATUS_0_BMSK                                                          0x1
#define HWIO_GCC_GPLL0_STATUS_STATUS_0_SHFT                                                          0x0

#define HWIO_GCC_GPLL0_FREQ_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00021028)
#define HWIO_GCC_GPLL0_FREQ_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021028)
#define HWIO_GCC_GPLL0_FREQ_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_IN          \
        in_dword(HWIO_GCC_GPLL0_FREQ_CTL_ADDR)
#define HWIO_GCC_GPLL0_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL0_FREQ_CTL_IN)
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                       0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                              0x0

#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002102c)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002102c)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_RMSK                                                         0xff
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_IN          \
        in_dword(HWIO_GCC_GPLL0_SSC_UPDATE_RATE_ADDR)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_SSC_UPDATE_RATE_ADDR,m,v,HWIO_GCC_GPLL0_SSC_UPDATE_RATE_IN)
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                                         0xff
#define HWIO_GCC_GPLL0_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                                          0x0

#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00021030)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021030)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_RMSK                                                       0xffff
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_IN          \
        in_dword(HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_ADDR)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_IN)
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                                       0xffff
#define HWIO_GCC_GPLL0_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                                          0x0

#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00021034)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021034)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_RMSK                                                           0xff
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_IN          \
        in_dword(HWIO_GCC_GPLL0_SSC_NUM_STEPS_ADDR)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_NUM_STEPS_ADDR, m)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_SSC_NUM_STEPS_ADDR,v)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_SSC_NUM_STEPS_ADDR,m,v,HWIO_GCC_GPLL0_SSC_NUM_STEPS_IN)
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                                             0xff
#define HWIO_GCC_GPLL0_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                                              0x0

#define HWIO_GCC_GPLL1_MODE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_RMSK                                                                0x3fff0f
#define HWIO_GCC_GPLL1_MODE_IN          \
        in_dword(HWIO_GCC_GPLL1_MODE_ADDR)
#define HWIO_GCC_GPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, m)
#define HWIO_GCC_GPLL1_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_MODE_ADDR,v)
#define HWIO_GCC_GPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_MODE_ADDR,m,v,HWIO_GCC_GPLL1_MODE_IN)
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_BMSK                                             0x200000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_SHFT                                                 0x15
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_BMSK                                               0x100000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_SHFT                                                   0x14
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_BMSK                                                  0xfc000
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_SHFT                                                      0xe
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_BMSK                                                   0x3f00
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_SHFT                                                      0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_BMSK                                                         0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_SHFT                                                         0x3
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_BMSK                                                         0x4
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_SHFT                                                         0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_BMSK                                                        0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_SHFT                                                        0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_BMSK                                                         0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_SHFT                                                         0x0

#define HWIO_GCC_GPLL1_L_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_RMSK                                                                   0xff
#define HWIO_GCC_GPLL1_L_VAL_IN          \
        in_dword(HWIO_GCC_GPLL1_L_VAL_ADDR)
#define HWIO_GCC_GPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_L_VAL_ADDR,m,v,HWIO_GCC_GPLL1_L_VAL_IN)
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_BMSK                                                             0xff
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_SHFT                                                              0x0

#define HWIO_GCC_GPLL1_M_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00020008)
#define HWIO_GCC_GPLL1_M_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020008)
#define HWIO_GCC_GPLL1_M_VAL_RMSK                                                                0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_IN          \
        in_dword(HWIO_GCC_GPLL1_M_VAL_ADDR)
#define HWIO_GCC_GPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_M_VAL_ADDR,m,v,HWIO_GCC_GPLL1_M_VAL_IN)
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_BMSK                                                          0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_SHFT                                                              0x0

#define HWIO_GCC_GPLL1_N_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002000c)
#define HWIO_GCC_GPLL1_N_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002000c)
#define HWIO_GCC_GPLL1_N_VAL_RMSK                                                                0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_IN          \
        in_dword(HWIO_GCC_GPLL1_N_VAL_ADDR)
#define HWIO_GCC_GPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_N_VAL_ADDR,m,v,HWIO_GCC_GPLL1_N_VAL_IN)
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_BMSK                                                          0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_SHFT                                                              0x0

#define HWIO_GCC_GPLL1_USER_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_IN          \
        in_dword(HWIO_GCC_GPLL1_USER_CTL_ADDR)
#define HWIO_GCC_GPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_IN)
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_25_BMSK                                        0xfe000000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_25_SHFT                                              0x19
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_BMSK                                                     0x1000000
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_SHFT                                                          0x18
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_21_BMSK                                          0xe00000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_21_SHFT                                              0x15
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_BMSK                                                    0x100000
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_SHFT                                                        0x14
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_13_BMSK                                           0xfe000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_13_SHFT                                               0xd
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_BMSK                                                0x1000
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_SHFT                                                   0xc
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_BMSK                                             0xc00
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_SHFT                                               0xa
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_BMSK                                                0x300
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_SHFT                                                  0x8
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_BMSK                                                     0x80
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_SHFT                                                      0x7
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_BMSK                                                0x60
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_SHFT                                                 0x5
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_BMSK                                                 0x10
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_SHFT                                                  0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                 0x8
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                 0x3
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_BIST_BMSK                                                  0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_BIST_SHFT                                                  0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_BMSK                                                   0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_SHFT                                                   0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                  0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                  0x0

#define HWIO_GCC_GPLL1_CONFIG_CTL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00020014)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020014)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL1_CONFIG_CTL_IN          \
        in_dword(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR)
#define HWIO_GCC_GPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL1_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS31_30_BMSK                                      0xc0000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS31_30_SHFT                                            0x1e
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_UP_BMSK                                           0x20000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_UP_SHFT                                                 0x1d
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_DOWN_BMSK                                         0x10000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_DOWN_SHFT                                               0x1c
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_FREQ_CTRL_BMSK                                         0xc000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_FREQ_CTRL_SHFT                                              0x1a
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_BMSK                                               0x3000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_SHFT                                                    0x18
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_EN_BMSK                                                 0x800000
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_EN_SHFT                                                     0x17
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT22_BMSK                                            0x400000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT22_SHFT                                                0x16
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_BMSK                                                  0x300000
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_SHFT                                                      0x14
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_BMSK                                                  0xc0000
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_SHFT                                                     0x12
#define HWIO_GCC_GPLL1_CONFIG_CTL_CUSEL_BMSK                                                     0x30000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CUSEL_SHFT                                                        0x10
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_MODE_BMSK                                                   0x8000
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_MODE_SHFT                                                      0xf
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT14_BMSK                                              0x4000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT14_SHFT                                                 0xe
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_BMSK                                                0x3000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_SHFT                                                   0xc
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_BMSK                                                 0x800
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_SHFT                                                   0xb
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS10_0_BMSK                                            0x7ff
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS10_0_SHFT                                              0x0

#define HWIO_GCC_GPLL1_TEST_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00020018)
#define HWIO_GCC_GPLL1_TEST_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020018)
#define HWIO_GCC_GPLL1_TEST_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL1_TEST_CTL_IN          \
        in_dword(HWIO_GCC_GPLL1_TEST_CTL_ADDR)
#define HWIO_GCC_GPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS31_15_BMSK                                        0xffff8000
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS31_15_SHFT                                               0xf
#define HWIO_GCC_GPLL1_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                           0x4000
#define HWIO_GCC_GPLL1_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                              0xe
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS13_10_BMSK                                            0x3c00
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS13_10_SHFT                                               0xa
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_BMSK                                                    0x200
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_SHFT                                                      0x9
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_BMSK                                                   0x100
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_SHFT                                                     0x8
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_BMSK                                                      0x80
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_SHFT                                                       0x7
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                                    0x40
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                                     0x6
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_BMSK                                                     0x30
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_SHFT                                                      0x4
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_BMSK                                                      0xc
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_SHFT                                                      0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_BMSK                                                       0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_SHFT                                                       0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_BMSK                                                       0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_SHFT                                                       0x0

#define HWIO_GCC_GPLL1_STATUS_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002001c)
#define HWIO_GCC_GPLL1_STATUS_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002001c)
#define HWIO_GCC_GPLL1_STATUS_RMSK                                                               0x3ffff
#define HWIO_GCC_GPLL1_STATUS_IN          \
        in_dword(HWIO_GCC_GPLL1_STATUS_ADDR)
#define HWIO_GCC_GPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, m)
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_BMSK                                               0x20000
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_SHFT                                                  0x11
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_BMSK                                                  0x10000
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_SHFT                                                     0x10
#define HWIO_GCC_GPLL1_STATUS_PLL_D_BMSK                                                          0xffff
#define HWIO_GCC_GPLL1_STATUS_PLL_D_SHFT                                                             0x0

#define HWIO_GCC_GPLL2_MODE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00025000)
#define HWIO_GCC_GPLL2_MODE_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025000)
#define HWIO_GCC_GPLL2_MODE_RMSK                                                              0xe0ffff0f
#define HWIO_GCC_GPLL2_MODE_IN          \
        in_dword(HWIO_GCC_GPLL2_MODE_ADDR)
#define HWIO_GCC_GPLL2_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, m)
#define HWIO_GCC_GPLL2_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_MODE_ADDR,v)
#define HWIO_GCC_GPLL2_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_MODE_ADDR,m,v,HWIO_GCC_GPLL2_MODE_IN)
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_BMSK                                                 0x80000000
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_SHFT                                                       0x1f
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_BMSK                                              0x40000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_SHFT                                                    0x1e
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_BMSK                                                0x20000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_SHFT                                                      0x1d
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                    0x800000
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                        0x17
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_BMSK                                                     0x400000
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_SHFT                                                         0x16
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_BMSK                                             0x200000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_SHFT                                                 0x15
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_BMSK                                               0x100000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_SHFT                                                   0x14
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_BMSK                                                  0xfc000
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_SHFT                                                      0xe
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_BMSK                                                   0x3f00
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_SHFT                                                      0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_BMSK                                                         0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_SHFT                                                         0x3
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_BMSK                                                         0x4
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_SHFT                                                         0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_BMSK                                                        0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_SHFT                                                        0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_BMSK                                                         0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_SHFT                                                         0x0

#define HWIO_GCC_GPLL2_L_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00025004)
#define HWIO_GCC_GPLL2_L_VAL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025004)
#define HWIO_GCC_GPLL2_L_VAL_RMSK                                                                 0xffff
#define HWIO_GCC_GPLL2_L_VAL_IN          \
        in_dword(HWIO_GCC_GPLL2_L_VAL_ADDR)
#define HWIO_GCC_GPLL2_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_L_VAL_ADDR,m,v,HWIO_GCC_GPLL2_L_VAL_IN)
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_BMSK                                                           0xffff
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_SHFT                                                              0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00025008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_RMSK                                                         0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_IN          \
        in_dword(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR)
#define HWIO_GCC_GPLL2_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_BMSK                                               0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_SHFT                                                      0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002500c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002500c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK                                                             0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_IN          \
        in_dword(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                   0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                    0x0

#define HWIO_GCC_GPLL2_USER_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00025010)
#define HWIO_GCC_GPLL2_USER_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025010)
#define HWIO_GCC_GPLL2_USER_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_IN          \
        in_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR)
#define HWIO_GCC_GPLL2_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_IN)
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_BMSK                                        0xf0000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_SHFT                                              0x1c
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_BMSK                                          0x8000000
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_SHFT                                               0x1b
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_BMSK                                         0x6000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_SHFT                                              0x19
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_BMSK                                                  0x1000000
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_SHFT                                                       0x18
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_BMSK                                          0xc00000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_SHFT                                              0x16
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_BMSK                                                    0x300000
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_SHFT                                                        0x14
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_BMSK                                           0xf8000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_SHFT                                               0xf
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_BMSK                                                0x7000
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_SHFT                                                   0xc
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_BMSK                                                0xf00
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_SHFT                                                  0x8
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_BMSK                                                     0x80
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_SHFT                                                      0x7
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_BMSK                                                0x60
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_SHFT                                                 0x5
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_BMSK                                                 0x10
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_SHFT                                                  0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                 0x8
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                 0x3
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                  0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                  0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_BMSK                                                   0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_SHFT                                                   0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                  0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                  0x0

#define HWIO_GCC_GPLL2_USER_CTL_U_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00025014)
#define HWIO_GCC_GPLL2_USER_CTL_U_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025014)
#define HWIO_GCC_GPLL2_USER_CTL_U_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_U_IN          \
        in_dword(HWIO_GCC_GPLL2_USER_CTL_U_ADDR)
#define HWIO_GCC_GPLL2_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_U_IN)
#define HWIO_GCC_GPLL2_USER_CTL_U_L_CALIBRATION_BMSK                                          0xffff0000
#define HWIO_GCC_GPLL2_USER_CTL_U_L_CALIBRATION_SHFT                                                0x10
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS15_12_BMSK                                          0xf000
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS15_12_SHFT                                             0xc
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                      0x800
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                        0xb
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_BMSK                                             0x700
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_SHFT                                               0x8
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_BMSK                                                          0x80
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_SHFT                                                           0x7
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_BMSK                                                  0x40
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_SHFT                                                   0x6
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_BMSK                                                   0x38
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_SHFT                                                    0x3
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_BMSK                                                      0x4
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_SHFT                                                      0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_BMSK                                                    0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_SHFT                                                    0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_BMSK                                                    0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_SHFT                                                    0x0

#define HWIO_GCC_GPLL2_CONFIG_CTL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00025018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_IN          \
        in_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR)
#define HWIO_GCC_GPLL2_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL2_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                0x80000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                      0x1f
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                     0x40000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                           0x1e
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                0x3c000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                      0x1a
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                    0x3800000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                         0x17
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                        0x700000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                            0x14
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                        0xff000
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                            0xc
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                        0xf00
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                          0x8
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                         0xc0
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                          0x6
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_BMSK                                                    0x30
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_SHFT                                                     0x4
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_BMSK                                                           0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_SHFT                                                           0x0

#define HWIO_GCC_GPLL2_TEST_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002501c)
#define HWIO_GCC_GPLL2_TEST_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002501c)
#define HWIO_GCC_GPLL2_TEST_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_IN          \
        in_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR)
#define HWIO_GCC_GPLL2_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_BMSK                                            0xe0000000
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                  0x1d
#define HWIO_GCC_GPLL2_TEST_CTL_DCO_BMSK                                                      0x10000000
#define HWIO_GCC_GPLL2_TEST_CTL_DCO_SHFT                                                            0x1c
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_BMSK                                              0xc000000
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_SHFT                                                   0x1a
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                     0x2000000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                          0x19
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_BMSK                                                  0x1f00000
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_SHFT                                                       0x14
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                           0x80000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                              0x13
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_BMSK                                                  0x7e000
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_SHFT                                                      0xd
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_BMSK                                              0x1000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_SHFT                                                 0xc
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_BMSK                                                  0x800
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_SHFT                                                    0xb
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_BMSK                                                     0x700
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_SHFT                                                       0x8
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_BMSK                                                       0x80
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_SHFT                                                        0x7
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_BMSK                                                    0x40
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_SHFT                                                     0x6
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_BMSK                                                     0x30
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_SHFT                                                      0x4
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_BMSK                                                      0xc
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_SHFT                                                      0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_BMSK                                                       0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_SHFT                                                       0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_BMSK                                                       0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_SHFT                                                       0x0

#define HWIO_GCC_GPLL2_TEST_CTL_U_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00025020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RMSK                                                        0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_U_IN          \
        in_dword(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR)
#define HWIO_GCC_GPLL2_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_26_BMSK                                      0xfc000000
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_26_SHFT                                            0x1a
#define HWIO_GCC_GPLL2_TEST_CTL_U_VCASCODE_SCALE_BMSK                                          0x3000000
#define HWIO_GCC_GPLL2_TEST_CTL_U_VCASCODE_SCALE_SHFT                                               0x18
#define HWIO_GCC_GPLL2_TEST_CTL_U_IDCO_SCALE_BMSK                                               0xc00000
#define HWIO_GCC_GPLL2_TEST_CTL_U_IDCO_SCALE_SHFT                                                   0x16
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_DET_COUNT_LIM_BMSK                                     0x300000
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_DET_COUNT_LIM_SHFT                                         0x14
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_PREVENTION_DIS_BMSK                                     0x80000
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_PREVENTION_DIS_SHFT                                        0x13
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_UPPER_BMSK                                      0x60000
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_UPPER_SHFT                                         0x11
#define HWIO_GCC_GPLL2_TEST_CTL_U_DITHER_ALPHA_SEL_BMSK                                          0x18000
#define HWIO_GCC_GPLL2_TEST_CTL_U_DITHER_ALPHA_SEL_SHFT                                              0xf
#define HWIO_GCC_GPLL2_TEST_CTL_U_BIT2_BIT3_CAL_SEL_BMSK                                          0x4000
#define HWIO_GCC_GPLL2_TEST_CTL_U_BIT2_BIT3_CAL_SEL_SHFT                                             0xe
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                      0x2000
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                         0xd
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                             0x1800
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                0xb
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                 0x600
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                   0x9
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_EN_BMSK                                                      0x100
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_EN_SHFT                                                        0x8
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_BMSK                                                    0xe0
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_SHFT                                                     0x5
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_BMSK                                                    0x10
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_SHFT                                                     0x4
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                  0x8
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                  0x3
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                              0x6
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                              0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                               0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                               0x0

#define HWIO_GCC_GPLL2_STATUS_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00025024)
#define HWIO_GCC_GPLL2_STATUS_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025024)
#define HWIO_GCC_GPLL2_STATUS_RMSK                                                             0x7ffffff
#define HWIO_GCC_GPLL2_STATUS_IN          \
        in_dword(HWIO_GCC_GPLL2_STATUS_ADDR)
#define HWIO_GCC_GPLL2_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, m)
#define HWIO_GCC_GPLL2_STATUS_STATUS_26_24_BMSK                                                0x7000000
#define HWIO_GCC_GPLL2_STATUS_STATUS_26_24_SHFT                                                     0x18
#define HWIO_GCC_GPLL2_STATUS_STATUS_23_BMSK                                                    0x800000
#define HWIO_GCC_GPLL2_STATUS_STATUS_23_SHFT                                                        0x17
#define HWIO_GCC_GPLL2_STATUS_STATUS_22_20_BMSK                                                 0x700000
#define HWIO_GCC_GPLL2_STATUS_STATUS_22_20_SHFT                                                     0x14
#define HWIO_GCC_GPLL2_STATUS_STATUS_19_17_BMSK                                                  0xe0000
#define HWIO_GCC_GPLL2_STATUS_STATUS_19_17_SHFT                                                     0x11
#define HWIO_GCC_GPLL2_STATUS_STATUS_16_12_BMSK                                                  0x1f000
#define HWIO_GCC_GPLL2_STATUS_STATUS_16_12_SHFT                                                      0xc
#define HWIO_GCC_GPLL2_STATUS_STATUS_11_6_BMSK                                                     0xfc0
#define HWIO_GCC_GPLL2_STATUS_STATUS_11_6_SHFT                                                       0x6
#define HWIO_GCC_GPLL2_STATUS_STATUS_5_BMSK                                                         0x20
#define HWIO_GCC_GPLL2_STATUS_STATUS_5_SHFT                                                          0x5
#define HWIO_GCC_GPLL2_STATUS_STATUS_4_2_BMSK                                                       0x1c
#define HWIO_GCC_GPLL2_STATUS_STATUS_4_2_SHFT                                                        0x2
#define HWIO_GCC_GPLL2_STATUS_STATUS_1_BMSK                                                          0x2
#define HWIO_GCC_GPLL2_STATUS_STATUS_1_SHFT                                                          0x1
#define HWIO_GCC_GPLL2_STATUS_STATUS_0_BMSK                                                          0x1
#define HWIO_GCC_GPLL2_STATUS_STATUS_0_SHFT                                                          0x0

#define HWIO_GCC_GPLL2_FREQ_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00025028)
#define HWIO_GCC_GPLL2_FREQ_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025028)
#define HWIO_GCC_GPLL2_FREQ_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_IN          \
        in_dword(HWIO_GCC_GPLL2_FREQ_CTL_ADDR)
#define HWIO_GCC_GPLL2_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL2_FREQ_CTL_IN)
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                       0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                              0x0

#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002502c)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002502c)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_RMSK                                                         0xff
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_IN          \
        in_dword(HWIO_GCC_GPLL2_SSC_UPDATE_RATE_ADDR)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_SSC_UPDATE_RATE_ADDR,m,v,HWIO_GCC_GPLL2_SSC_UPDATE_RATE_IN)
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                                         0xff
#define HWIO_GCC_GPLL2_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                                          0x0

#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00025030)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025030)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_RMSK                                                       0xffff
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_IN          \
        in_dword(HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_ADDR)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_IN)
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                                       0xffff
#define HWIO_GCC_GPLL2_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                                          0x0

#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00025034)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025034)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_RMSK                                                           0xff
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_IN          \
        in_dword(HWIO_GCC_GPLL2_SSC_NUM_STEPS_ADDR)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_NUM_STEPS_ADDR, m)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_SSC_NUM_STEPS_ADDR,v)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_SSC_NUM_STEPS_ADDR,m,v,HWIO_GCC_GPLL2_SSC_NUM_STEPS_IN)
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                                             0xff
#define HWIO_GCC_GPLL2_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                                              0x0

#define HWIO_GCC_BIMC_PLL_MODE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00023000)
#define HWIO_GCC_BIMC_PLL_MODE_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023000)
#define HWIO_GCC_BIMC_PLL_MODE_RMSK                                                           0xe0ffff0f
#define HWIO_GCC_BIMC_PLL_MODE_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_MODE_ADDR)
#define HWIO_GCC_BIMC_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_MODE_ADDR, m)
#define HWIO_GCC_BIMC_PLL_MODE_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_MODE_ADDR,v)
#define HWIO_GCC_BIMC_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_MODE_ADDR,m,v,HWIO_GCC_BIMC_PLL_MODE_IN)
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_DET_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_DET_SHFT                                                    0x1f
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                                           0x40000000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                                 0x1e
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACK_LATCH_BMSK                                             0x20000000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACK_LATCH_SHFT                                                   0x1d
#define HWIO_GCC_BIMC_PLL_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                 0x800000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                     0x17
#define HWIO_GCC_BIMC_PLL_MODE_PLL_UPDATE_BMSK                                                  0x400000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_UPDATE_SHFT                                                      0x16
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                          0x200000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                              0x15
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                            0x100000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                                0x14
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BIAS_COUNT_BMSK                                               0xfc000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BIAS_COUNT_SHFT                                                   0xe
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_COUNT_BMSK                                                0x3f00
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_COUNT_SHFT                                                   0x8
#define HWIO_GCC_BIMC_PLL_MODE_PLL_PLLTEST_BMSK                                                      0x8
#define HWIO_GCC_BIMC_PLL_MODE_PLL_PLLTEST_SHFT                                                      0x3
#define HWIO_GCC_BIMC_PLL_MODE_PLL_RESET_N_BMSK                                                      0x4
#define HWIO_GCC_BIMC_PLL_MODE_PLL_RESET_N_SHFT                                                      0x2
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BYPASSNL_BMSK                                                     0x2
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BYPASSNL_SHFT                                                     0x1
#define HWIO_GCC_BIMC_PLL_MODE_PLL_OUTCTRL_BMSK                                                      0x1
#define HWIO_GCC_BIMC_PLL_MODE_PLL_OUTCTRL_SHFT                                                      0x0

#define HWIO_GCC_BIMC_PLL_L_VAL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00023004)
#define HWIO_GCC_BIMC_PLL_L_VAL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023004)
#define HWIO_GCC_BIMC_PLL_L_VAL_RMSK                                                              0xffff
#define HWIO_GCC_BIMC_PLL_L_VAL_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_L_VAL_ADDR)
#define HWIO_GCC_BIMC_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_L_VAL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_L_VAL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_L_VAL_ADDR,m,v,HWIO_GCC_BIMC_PLL_L_VAL_IN)
#define HWIO_GCC_BIMC_PLL_L_VAL_PLL_L_BMSK                                                        0xffff
#define HWIO_GCC_BIMC_PLL_L_VAL_PLL_L_SHFT                                                           0x0

#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00023008)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023008)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_RMSK                                                      0xffffffff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR,m,v,HWIO_GCC_BIMC_PLL_ALPHA_VAL_IN)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_PLL_ALPHA_BMSK                                            0xffffffff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_PLL_ALPHA_SHFT                                                   0x0

#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002300c)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002300c)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_RMSK                                                          0xff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_IN)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                0xff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                 0x0

#define HWIO_GCC_BIMC_PLL_USER_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00023010)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023010)
#define HWIO_GCC_BIMC_PLL_USER_CTL_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_USER_CTL_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR)
#define HWIO_GCC_BIMC_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_USER_CTL_IN)
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS31_28_BMSK                                     0xf0000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS31_28_SHFT                                           0x1c
#define HWIO_GCC_BIMC_PLL_USER_CTL_SSC_MODE_CONTROL_BMSK                                       0x8000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_SSC_MODE_CONTROL_SHFT                                            0x1b
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS26_25_BMSK                                      0x6000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS26_25_SHFT                                           0x19
#define HWIO_GCC_BIMC_PLL_USER_CTL_ALPHA_EN_BMSK                                               0x1000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_ALPHA_EN_SHFT                                                    0x18
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS23_22_BMSK                                       0xc00000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS23_22_SHFT                                           0x16
#define HWIO_GCC_BIMC_PLL_USER_CTL_VCO_SEL_BMSK                                                 0x300000
#define HWIO_GCC_BIMC_PLL_USER_CTL_VCO_SEL_SHFT                                                     0x14
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS19_15_BMSK                                        0xf8000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS19_15_SHFT                                            0xf
#define HWIO_GCC_BIMC_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                                             0x7000
#define HWIO_GCC_BIMC_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                                0xc
#define HWIO_GCC_BIMC_PLL_USER_CTL_POST_DIV_RATIO_BMSK                                             0xf00
#define HWIO_GCC_BIMC_PLL_USER_CTL_POST_DIV_RATIO_SHFT                                               0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTPUT_INV_BMSK                                                  0x80
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTPUT_INV_SHFT                                                   0x7
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                                             0x60
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                                              0x5
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                                              0x10
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                                               0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                                              0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                                              0x3
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX2_BMSK                                               0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX2_SHFT                                               0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                                                0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                                                0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                                               0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                                               0x0

#define HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00023014)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023014)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR, m)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR,v)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR,m,v,HWIO_GCC_BIMC_PLL_USER_CTL_U_IN)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_L_CALIBRATION_BMSK                                       0xffff0000
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_L_CALIBRATION_SHFT                                             0x10
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_RESERVE_BITS15_12_BMSK                                       0xf000
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_RESERVE_BITS15_12_SHFT                                          0xc
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                   0x800
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                     0xb
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                                          0x700
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                                            0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_DSM_BMSK                                                       0x80
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_DSM_SHFT                                                        0x7
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_WRITE_STATE_BMSK                                               0x40
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_WRITE_STATE_SHFT                                                0x6
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TARGET_CTL_BMSK                                                0x38
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TARGET_CTL_SHFT                                                 0x3
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LOCK_DET_BMSK                                                   0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LOCK_DET_SHFT                                                   0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_FREEZE_PLL_BMSK                                                 0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_FREEZE_PLL_SHFT                                                 0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TOGGLE_DET_BMSK                                                 0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TOGGLE_DET_SHFT                                                 0x0

#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00023018)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023018)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_CONFIG_CTL_IN)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                             0x80000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                   0x1f
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                  0x40000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                        0x1e
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                             0x3c000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                   0x1a
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                 0x3800000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                      0x17
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                     0x700000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                         0x14
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                     0xff000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                         0xc
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                     0xf00
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                       0x8
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                      0xc0
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                       0x6
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_REF_CYCLE_BMSK                                                 0x30
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_REF_CYCLE_SHFT                                                  0x4
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_KFN_BMSK                                                        0xf
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_KFN_SHFT                                                        0x0

#define HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002301c)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002301c)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_TEST_CTL_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_TEST_CTL_IN)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BIAS_GEN_TRIM_BMSK                                         0xe0000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BIAS_GEN_TRIM_SHFT                                               0x1d
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DCO_BMSK                                                   0x10000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DCO_SHFT                                                         0x1c
#define HWIO_GCC_BIMC_PLL_TEST_CTL_PROCESS_CALB_BMSK                                           0xc000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_PROCESS_CALB_SHFT                                                0x1a
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                  0x2000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                       0x19
#define HWIO_GCC_BIMC_PLL_TEST_CTL_FINE_FCW_BMSK                                               0x1f00000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_FINE_FCW_SHFT                                                    0x14
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                        0x80000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                           0x13
#define HWIO_GCC_BIMC_PLL_TEST_CTL_COARSE_FCW_BMSK                                               0x7e000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_COARSE_FCW_SHFT                                                   0xd
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_COARSE_BMSK                                           0x1000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_COARSE_SHFT                                              0xc
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DISABLE_LFSR_BMSK                                               0x800
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                                 0xb
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_SEL_BMSK                                                  0x700
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_SEL_SHFT                                                    0x8
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_EN_BMSK                                                    0x80
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_EN_SHFT                                                     0x7
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BYP_TESTAMP_BMSK                                                 0x40
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BYP_TESTAMP_SHFT                                                  0x6
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_SEL_BMSK                                                  0x30
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_SEL_SHFT                                                   0x4
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_SEL_BMSK                                                   0xc
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_SEL_SHFT                                                   0x2
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_EN_BMSK                                                    0x2
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_EN_SHFT                                                    0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_EN_BMSK                                                    0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_EN_SHFT                                                    0x0

#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00023020)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023020)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_RMSK                                                     0xffffffff
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR,m,v,HWIO_GCC_BIMC_PLL_TEST_CTL_U_IN)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_RESERVE_BITS31_26_BMSK                                   0xfc000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_RESERVE_BITS31_26_SHFT                                         0x1a
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_VCASCODE_SCALE_BMSK                                       0x3000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_VCASCODE_SCALE_SHFT                                            0x18
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_IDCO_SCALE_BMSK                                            0xc00000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_IDCO_SCALE_SHFT                                                0x16
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_GLITCH_DET_COUNT_LIM_BMSK                                  0x300000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_GLITCH_DET_COUNT_LIM_SHFT                                      0x14
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_GLITCH_PREVENTION_DIS_BMSK                                  0x80000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_GLITCH_PREVENTION_DIS_SHFT                                     0x13
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DTEST_MODE_SEL_UPPER_BMSK                                   0x60000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DTEST_MODE_SEL_UPPER_SHFT                                      0x11
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DITHER_ALPHA_SEL_BMSK                                       0x18000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DITHER_ALPHA_SEL_SHFT                                           0xf
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_BIT2_BIT3_CAL_SEL_BMSK                                       0x4000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_BIT2_BIT3_CAL_SEL_SHFT                                          0xe
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                   0x2000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                      0xd
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                          0x1800
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                             0xb
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                                              0x600
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                0x9
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_EN_BMSK                                                   0x100
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_EN_SHFT                                                     0x8
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                                 0xe0
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                                  0x5
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_GEN_BMSK                                                 0x10
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_GEN_SHFT                                                  0x4
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                                               0x8
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                                               0x3
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                           0x6
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                           0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                            0x0

#define HWIO_GCC_BIMC_PLL_STATUS_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00023024)
#define HWIO_GCC_BIMC_PLL_STATUS_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023024)
#define HWIO_GCC_BIMC_PLL_STATUS_RMSK                                                          0x7ffffff
#define HWIO_GCC_BIMC_PLL_STATUS_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_STATUS_ADDR)
#define HWIO_GCC_BIMC_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_STATUS_ADDR, m)
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_26_24_BMSK                                             0x7000000
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_26_24_SHFT                                                  0x18
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_23_BMSK                                                 0x800000
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_23_SHFT                                                     0x17
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_22_20_BMSK                                              0x700000
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_22_20_SHFT                                                  0x14
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_19_17_BMSK                                               0xe0000
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_19_17_SHFT                                                  0x11
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_16_12_BMSK                                               0x1f000
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_16_12_SHFT                                                   0xc
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_11_6_BMSK                                                  0xfc0
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_11_6_SHFT                                                    0x6
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_5_BMSK                                                      0x20
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_5_SHFT                                                       0x5
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_4_2_BMSK                                                    0x1c
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_4_2_SHFT                                                     0x2
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_1_BMSK                                                       0x2
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_1_SHFT                                                       0x1
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_0_BMSK                                                       0x1
#define HWIO_GCC_BIMC_PLL_STATUS_STATUS_0_SHFT                                                       0x0

#define HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00023028)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023028)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_FREQ_CTL_IN)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                    0xffffffff
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                           0x0

#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002302c)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002302c)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_RMSK                                                      0xff
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_ADDR)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_ADDR,m,v,HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_IN)
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                                      0xff
#define HWIO_GCC_BIMC_PLL_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                                       0x0

#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00023030)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023030)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_RMSK                                                    0xffff
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_ADDR)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_IN)
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                                    0xffff
#define HWIO_GCC_BIMC_PLL_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                                       0x0

#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00023034)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023034)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_RMSK                                                        0xff
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_IN          \
        in_dword(HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_ADDR)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_ADDR, m)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_ADDR,v)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_ADDR,m,v,HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_IN)
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                                          0xff
#define HWIO_GCC_BIMC_PLL_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                                           0x0

#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_IN)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_IN)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_PCNOC_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_RMSK                                                                      0x1
#define HWIO_GCC_PCNOC_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BCR_ADDR)
#define HWIO_GCC_PCNOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BCR_IN)
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_PCNOC_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_PCNOC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00032024)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032024)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_RMSK                                                      0xf0008001
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_DDR_CFG_CBCR_IN)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_RPM_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_PCNOC_AT_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_PCNOC_AT_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_AT_CBCR_ADDR)
#define HWIO_GCC_PCNOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_AT_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_AT_CBCR_IN)
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0002702c)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002702c)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_ADDR)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00027030)
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027030)
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_RMSK                                                     0x80000000
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_APSS_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_APSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_PCNOC_APSS_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f

#define HWIO_GCC_PCNOC_USB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00027034)
#define HWIO_GCC_PCNOC_USB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027034)
#define HWIO_GCC_PCNOC_USB_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_PCNOC_USB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_USB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_USB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_USB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_USB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_USB_CBCR_IN)
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_PCNOC_USB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_PCNOC_XO_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00027038)
#define HWIO_GCC_PCNOC_XO_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027038)
#define HWIO_GCC_PCNOC_XO_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_PCNOC_XO_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_XO_CBCR_ADDR)
#define HWIO_GCC_PCNOC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_XO_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_XO_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_XO_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_XO_CBCR_IN)
#define HWIO_GCC_PCNOC_XO_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PCNOC_XO_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_PCNOC_XO_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_PCNOC_XO_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_PCNOC_EXTREF_CTL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002703c)
#define HWIO_GCC_PCNOC_EXTREF_CTL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002703c)
#define HWIO_GCC_PCNOC_EXTREF_CTL_RMSK                                                           0x30001
#define HWIO_GCC_PCNOC_EXTREF_CTL_IN          \
        in_dword(HWIO_GCC_PCNOC_EXTREF_CTL_ADDR)
#define HWIO_GCC_PCNOC_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_PCNOC_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_PCNOC_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_EXTREF_CTL_ADDR,m,v,HWIO_GCC_PCNOC_EXTREF_CTL_IN)
#define HWIO_GCC_PCNOC_EXTREF_CTL_DIVIDE_BMSK                                                    0x30000
#define HWIO_GCC_PCNOC_EXTREF_CTL_DIVIDE_SHFT                                                       0x10
#define HWIO_GCC_PCNOC_EXTREF_CTL_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PCNOC_EXTREF_CTL_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK                                                   0xf0008001
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                          0x70000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                0x1c
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                  0x8000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                     0xf
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_IMEM_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_RMSK                                                                       0x1
#define HWIO_GCC_IMEM_BCR_IN          \
        in_dword(HWIO_GCC_IMEM_BCR_ADDR)
#define HWIO_GCC_IMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, m)
#define HWIO_GCC_IMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_BCR_ADDR,v)
#define HWIO_GCC_IMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_BCR_ADDR,m,v,HWIO_GCC_IMEM_BCR_IN)
#define HWIO_GCC_IMEM_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_IMEM_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                           0xf000fff0
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                            0x4

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                       0xf0008001
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                        0xf0008001
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK                                                    0x80000003
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00049008)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049008)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_RMSK                                                      0xf0008001
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_Q6SS_AXIS_CBCR_ADDR)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6SS_AXIS_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6SS_AXIS_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6SS_AXIS_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6SS_AXIS_CBCR_IN)
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_MSS_Q6SS_AXIS_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0004900c)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004900c)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_RMSK                                                            0x7
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_IN          \
        in_dword(HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_ADDR)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_ADDR, m)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_ADDR,v)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_ADDR,m,v,HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_IN)
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_MUX_SEL_BMSK                                                    0x4
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_MUX_SEL_SHFT                                                    0x2
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_CLK_DIV_BMSK                                                    0x3
#define HWIO_GCC_MSS_Q6SS_BOOT_GPLL0_CLK_DIV_SHFT                                                    0x0

#define HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_RMSK                                                        0xf0008001
#define HWIO_GCC_RPM_CFG_XPU_CBCR_IN          \
        in_dword(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR, m)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR,v)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR,m,v,HWIO_GCC_RPM_CFG_XPU_CBCR_IN)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00029000)
#define HWIO_GCC_QDSS_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029000)
#define HWIO_GCC_QDSS_BCR_RMSK                                                                       0x1
#define HWIO_GCC_QDSS_BCR_IN          \
        in_dword(HWIO_GCC_QDSS_BCR_ADDR)
#define HWIO_GCC_QDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, m)
#define HWIO_GCC_QDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_BCR_ADDR,v)
#define HWIO_GCC_QDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_BCR_ADDR,m,v,HWIO_GCC_QDSS_BCR_IN)
#define HWIO_GCC_QDSS_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_QDSS_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                       0xf0008000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf

#define HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_QDSS_AT_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_QDSS_AT_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_RMSK                                                            0x80007ff1
#define HWIO_GCC_QDSS_AT_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_AT_CBCR_ADDR)
#define HWIO_GCC_QDSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_AT_CBCR_IN)
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_QDSS_STM_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00029064)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029064)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_RMSK                                                 0x80000013
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ADDR)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_QDSS_APB_TSCTR_CMD_RCGR_UPDATE_SHFT                                                 0x0

#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00029068)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029068)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_RMSK                                                      0x71f
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_ADDR)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_GCC_QDSS_APB_TSCTR_CFG_RCGR_SRC_DIV_SHFT                                                0x0

#define HWIO_GCC_QDSS_TSCTR_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_QDSS_TSCTR_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR)
#define HWIO_GCC_QDSS_TSCTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_TSCTR_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00029090)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029090)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_QDSS_TRIG_CMD_RCGR_ADDR)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRIG_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRIG_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRIG_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_QDSS_TRIG_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00029094)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029094)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_QDSS_TRIG_CFG_RCGR_ADDR)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRIG_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRIG_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRIG_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_QDSS_TRIG_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_GCC_QDSS_TRIG_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00029098)
#define HWIO_GCC_QDSS_TRIG_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029098)
#define HWIO_GCC_QDSS_TRIG_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_QDSS_TRIG_CBCR_IN          \
        in_dword(HWIO_GCC_QDSS_TRIG_CBCR_ADDR)
#define HWIO_GCC_QDSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRIG_CBCR_IN)
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_QPIC_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f000)
#define HWIO_GCC_QPIC_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f000)
#define HWIO_GCC_QPIC_BCR_RMSK                                                                       0x1
#define HWIO_GCC_QPIC_BCR_IN          \
        in_dword(HWIO_GCC_QPIC_BCR_ADDR)
#define HWIO_GCC_QPIC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_BCR_ADDR, m)
#define HWIO_GCC_QPIC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_BCR_ADDR,v)
#define HWIO_GCC_QPIC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_BCR_ADDR,m,v,HWIO_GCC_QPIC_BCR_IN)
#define HWIO_GCC_QPIC_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_QPIC_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_QPIC_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f004)
#define HWIO_GCC_QPIC_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f004)
#define HWIO_GCC_QPIC_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_QPIC_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_QPIC_CMD_RCGR_ADDR)
#define HWIO_GCC_QPIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_QPIC_CMD_RCGR_IN)
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_M_BMSK                                                         0x40
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_M_SHFT                                                          0x6
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_N_BMSK                                                         0x20
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_N_SHFT                                                          0x5
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_QPIC_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f008)
#define HWIO_GCC_QPIC_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f008)
#define HWIO_GCC_QPIC_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_QPIC_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_QPIC_CFG_RCGR_ADDR)
#define HWIO_GCC_QPIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_QPIC_CFG_RCGR_IN)
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_QPIC_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f00c)
#define HWIO_GCC_QPIC_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f00c)
#define HWIO_GCC_QPIC_M_RMSK                                                                        0xff
#define HWIO_GCC_QPIC_M_IN          \
        in_dword(HWIO_GCC_QPIC_M_ADDR)
#define HWIO_GCC_QPIC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_M_ADDR, m)
#define HWIO_GCC_QPIC_M_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_M_ADDR,v)
#define HWIO_GCC_QPIC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_M_ADDR,m,v,HWIO_GCC_QPIC_M_IN)
#define HWIO_GCC_QPIC_M_M_BMSK                                                                      0xff
#define HWIO_GCC_QPIC_M_M_SHFT                                                                       0x0

#define HWIO_GCC_QPIC_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f010)
#define HWIO_GCC_QPIC_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f010)
#define HWIO_GCC_QPIC_N_RMSK                                                                        0xff
#define HWIO_GCC_QPIC_N_IN          \
        in_dword(HWIO_GCC_QPIC_N_ADDR)
#define HWIO_GCC_QPIC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_N_ADDR, m)
#define HWIO_GCC_QPIC_N_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_N_ADDR,v)
#define HWIO_GCC_QPIC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_N_ADDR,m,v,HWIO_GCC_QPIC_N_IN)
#define HWIO_GCC_QPIC_N_NOT_N_MINUS_M_BMSK                                                          0xff
#define HWIO_GCC_QPIC_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_GCC_QPIC_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f014)
#define HWIO_GCC_QPIC_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f014)
#define HWIO_GCC_QPIC_D_RMSK                                                                        0xff
#define HWIO_GCC_QPIC_D_IN          \
        in_dword(HWIO_GCC_QPIC_D_ADDR)
#define HWIO_GCC_QPIC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_D_ADDR, m)
#define HWIO_GCC_QPIC_D_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_D_ADDR,v)
#define HWIO_GCC_QPIC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_D_ADDR,m,v,HWIO_GCC_QPIC_D_IN)
#define HWIO_GCC_QPIC_D_NOT_2D_BMSK                                                                 0xff
#define HWIO_GCC_QPIC_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_GCC_QPIC_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f018)
#define HWIO_GCC_QPIC_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f018)
#define HWIO_GCC_QPIC_CBCR_RMSK                                                               0x80007ff1
#define HWIO_GCC_QPIC_CBCR_IN          \
        in_dword(HWIO_GCC_QPIC_CBCR_ADDR)
#define HWIO_GCC_QPIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CBCR_ADDR,m,v,HWIO_GCC_QPIC_CBCR_IN)
#define HWIO_GCC_QPIC_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QPIC_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_QPIC_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_QPIC_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_QPIC_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_QPIC_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QPIC_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f01c)
#define HWIO_GCC_QPIC_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f01c)
#define HWIO_GCC_QPIC_AHB_CBCR_RMSK                                                           0xf000fff3
#define HWIO_GCC_QPIC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_QPIC_AHB_CBCR_ADDR)
#define HWIO_GCC_QPIC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_AHB_CBCR_ADDR,m,v,HWIO_GCC_QPIC_AHB_CBCR_IN)
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f020)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f020)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_QPIC_SYSTEM_CBCR_IN          \
        in_dword(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_QPIC_SYSTEM_CBCR_IN)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QPIC_IO_MACRO_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f024)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f024)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_IN          \
        in_dword(HWIO_GCC_QPIC_IO_MACRO_CBCR_ADDR)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_CBCR_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_CBCR_IN)
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QPIC_IO_MACRO_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f028)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f028)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_RMSK                                                  0x800000f3
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ADDR)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_IN)
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_D_BMSK                                                0x80
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_D_SHFT                                                 0x7
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_M_BMSK                                                0x40
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_M_SHFT                                                 0x6
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_N_BMSK                                                0x20
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_N_SHFT                                                 0x5
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_GCC_QPIC_IO_MACRO_CMD_RCGR_UPDATE_SHFT                                                  0x0

#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f02c)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f02c)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_RMSK                                                      0x371f
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_ADDR)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_IN)
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_MODE_BMSK                                                 0x3000
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_MODE_SHFT                                                    0xc
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_GCC_QPIC_IO_MACRO_CFG_RCGR_SRC_DIV_SHFT                                                 0x0

#define HWIO_GCC_QPIC_IO_MACRO_M_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f030)
#define HWIO_GCC_QPIC_IO_MACRO_M_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f030)
#define HWIO_GCC_QPIC_IO_MACRO_M_RMSK                                                               0xff
#define HWIO_GCC_QPIC_IO_MACRO_M_IN          \
        in_dword(HWIO_GCC_QPIC_IO_MACRO_M_ADDR)
#define HWIO_GCC_QPIC_IO_MACRO_M_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_M_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_M_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_M_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_M_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_M_IN)
#define HWIO_GCC_QPIC_IO_MACRO_M_M_BMSK                                                             0xff
#define HWIO_GCC_QPIC_IO_MACRO_M_M_SHFT                                                              0x0

#define HWIO_GCC_QPIC_IO_MACRO_N_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f034)
#define HWIO_GCC_QPIC_IO_MACRO_N_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f034)
#define HWIO_GCC_QPIC_IO_MACRO_N_RMSK                                                               0xff
#define HWIO_GCC_QPIC_IO_MACRO_N_IN          \
        in_dword(HWIO_GCC_QPIC_IO_MACRO_N_ADDR)
#define HWIO_GCC_QPIC_IO_MACRO_N_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_N_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_N_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_N_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_N_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_N_IN)
#define HWIO_GCC_QPIC_IO_MACRO_N_NOT_N_MINUS_M_BMSK                                                 0xff
#define HWIO_GCC_QPIC_IO_MACRO_N_NOT_N_MINUS_M_SHFT                                                  0x0

#define HWIO_GCC_QPIC_IO_MACRO_D_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f038)
#define HWIO_GCC_QPIC_IO_MACRO_D_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f038)
#define HWIO_GCC_QPIC_IO_MACRO_D_RMSK                                                               0xff
#define HWIO_GCC_QPIC_IO_MACRO_D_IN          \
        in_dword(HWIO_GCC_QPIC_IO_MACRO_D_ADDR)
#define HWIO_GCC_QPIC_IO_MACRO_D_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_IO_MACRO_D_ADDR, m)
#define HWIO_GCC_QPIC_IO_MACRO_D_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_IO_MACRO_D_ADDR,v)
#define HWIO_GCC_QPIC_IO_MACRO_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_IO_MACRO_D_ADDR,m,v,HWIO_GCC_QPIC_IO_MACRO_D_IN)
#define HWIO_GCC_QPIC_IO_MACRO_D_NOT_2D_BMSK                                                        0xff
#define HWIO_GCC_QPIC_IO_MACRO_D_NOT_2D_SHFT                                                         0x0

#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK                                                      0x80000002
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                     0x1

#define HWIO_GCC_USB_HS_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_RMSK                                                                     0x1
#define HWIO_GCC_USB_HS_BCR_IN          \
        in_dword(HWIO_GCC_USB_HS_BCR_ADDR)
#define HWIO_GCC_USB_HS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_BCR_ADDR,m,v,HWIO_GCC_USB_HS_BCR_IN)
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK                                                      0xf000fff1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_IN          \
        in_dword(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CBCR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00041030)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041030)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_RMSK                                                 0xf0008001
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_IN)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                        0x70000000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                              0x1c
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                0x8000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                   0xf
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK                                           0x80000001
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK                                                  0x80000013
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_SHFT                                                  0x0

#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK                                                       0x71f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_SHFT                                                 0x0

#define HWIO_GCC_USB2A_PHY_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_RMSK                                                                  0x1
#define HWIO_GCC_USB2A_PHY_BCR_IN          \
        in_dword(HWIO_GCC_USB2A_PHY_BCR_ADDR)
#define HWIO_GCC_USB2A_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_BCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_BCR_IN)
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00041034)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041034)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_RMSK                                                           0x1
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_IN          \
        in_dword(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR, m)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR,v)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR,m,v,HWIO_GCC_USB2_HS_PHY_ONLY_BCR_IN)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_SHFT                                                  0x0

#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00041038)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041038)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_RMSK                                                         0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_IN          \
        in_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR,m,v,HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_IN)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_QUSB2_PHY_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004103c)
#define HWIO_GCC_QUSB2_PHY_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004103c)
#define HWIO_GCC_QUSB2_PHY_BCR_RMSK                                                                  0x1
#define HWIO_GCC_QUSB2_PHY_BCR_IN          \
        in_dword(HWIO_GCC_QUSB2_PHY_BCR_ADDR)
#define HWIO_GCC_QUSB2_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUSB2_PHY_BCR_ADDR, m)
#define HWIO_GCC_QUSB2_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QUSB2_PHY_BCR_ADDR,v)
#define HWIO_GCC_QUSB2_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUSB2_PHY_BCR_ADDR,m,v,HWIO_GCC_QUSB2_PHY_BCR_IN)
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN          \
        in_dword(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_RMSK                                                                      0x1
#define HWIO_GCC_BLSP1_BCR_IN          \
        in_dword(HWIO_GCC_BLSP1_BCR_ADDR)
#define HWIO_GCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_BCR_IN)
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK                                                        0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                                      0x1f

#define HWIO_GCC_BLSP1_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_RMSK                                                          0xf000fff0
#define HWIO_GCC_BLSP1_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR)
#define HWIO_GCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_AHB_CBCR_IN)
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                                           0x4

#define HWIO_GCC_BLSP1_QUP1_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_RMSK                                                                 0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR)
#define HWIO_GCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_BCR_IN)
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK                                            0x80000013
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                 0x71f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK                                            0x80000013
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                 0x71f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK                                            0x80000013
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                 0x71f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK                                            0x80000013
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                 0x71f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK                                            0x800000f3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                          0x80
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                           0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                          0x40
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                           0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                          0x20
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                           0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                0x371f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                           0x3000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                              0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_BMSK                                                       0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                  0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART1_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_RMSK                                                                0x1
#define HWIO_GCC_BLSP1_UART1_BCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR)
#define HWIO_GCC_BLSP1_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_BCR_IN)
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                             0x40
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                              0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                             0x20
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                              0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                              0x0

#define HWIO_GCC_BLSP1_UART1_APPS_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_IN          \
        in_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR)
#define HWIO_GCC_BLSP1_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_BMSK                                                        0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART1_APPS_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_IN          \
        in_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR)
#define HWIO_GCC_BLSP1_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART1_APPS_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_IN          \
        in_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR)
#define HWIO_GCC_BLSP1_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_BMSK                                                   0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_QUP2_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_RMSK                                                                 0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR)
#define HWIO_GCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_BCR_IN)
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK                                            0x800000f3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                          0x80
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                           0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                          0x40
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                           0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                          0x20
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                           0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                0x371f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                           0x3000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                              0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_BMSK                                                       0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                  0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART2_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_RMSK                                                                0x1
#define HWIO_GCC_BLSP1_UART2_BCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR)
#define HWIO_GCC_BLSP1_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_BCR_IN)
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                             0x40
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                              0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                             0x20
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                              0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                              0x0

#define HWIO_GCC_BLSP1_UART2_APPS_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_IN          \
        in_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR)
#define HWIO_GCC_BLSP1_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_BMSK                                                        0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART2_APPS_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_IN          \
        in_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR)
#define HWIO_GCC_BLSP1_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART2_APPS_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_IN          \
        in_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR)
#define HWIO_GCC_BLSP1_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_BMSK                                                   0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_QUP3_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_RMSK                                                                 0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR)
#define HWIO_GCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_BCR_IN)
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK                                            0x800000f3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                          0x80
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                           0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                          0x40
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                           0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                          0x20
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                           0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                0x371f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                           0x3000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                              0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_BMSK                                                       0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                  0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART3_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00004038)
#define HWIO_GCC_BLSP1_UART3_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004038)
#define HWIO_GCC_BLSP1_UART3_BCR_RMSK                                                                0x1
#define HWIO_GCC_BLSP1_UART3_BCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART3_BCR_ADDR)
#define HWIO_GCC_BLSP1_UART3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_BCR_IN)
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000403c)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000403c)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00004040)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004040)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00004044)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004044)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_BMSK                                             0x40
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_SHFT                                              0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_BMSK                                             0x20
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_SHFT                                              0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00004048)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004048)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_SHFT                                              0x0

#define HWIO_GCC_BLSP1_UART3_APPS_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000404c)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000404c)
#define HWIO_GCC_BLSP1_UART3_APPS_M_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_IN          \
        in_dword(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR)
#define HWIO_GCC_BLSP1_UART3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_BMSK                                                        0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART3_APPS_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00004050)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004050)
#define HWIO_GCC_BLSP1_UART3_APPS_N_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_IN          \
        in_dword(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR)
#define HWIO_GCC_BLSP1_UART3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_N_NOT_N_MINUS_M_BMSK                                            0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART3_APPS_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00004054)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004054)
#define HWIO_GCC_BLSP1_UART3_APPS_D_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_IN          \
        in_dword(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR)
#define HWIO_GCC_BLSP1_UART3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_D_NOT_2D_BMSK                                                   0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_BLSP1_QUP4_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_RMSK                                                                 0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR)
#define HWIO_GCC_BLSP1_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_BCR_IN)
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK                                            0x800000f3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                          0x80
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                           0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                          0x40
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                           0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                          0x20
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                           0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                0x371f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                           0x3000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                              0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                           0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_BMSK                                                       0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                            0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN          \
        in_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                  0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART4_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00005038)
#define HWIO_GCC_BLSP1_UART4_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005038)
#define HWIO_GCC_BLSP1_UART4_BCR_RMSK                                                                0x1
#define HWIO_GCC_BLSP1_UART4_BCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART4_BCR_ADDR)
#define HWIO_GCC_BLSP1_UART4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_BCR_IN)
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000503c)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000503c)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00005040)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005040)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00005044)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005044)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_BMSK                                             0x40
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_SHFT                                              0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_BMSK                                             0x20
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_SHFT                                              0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00005048)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005048)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_SHFT                                              0x0

#define HWIO_GCC_BLSP1_UART4_APPS_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000504c)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000504c)
#define HWIO_GCC_BLSP1_UART4_APPS_M_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_IN          \
        in_dword(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR)
#define HWIO_GCC_BLSP1_UART4_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_BMSK                                                        0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART4_APPS_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00005050)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005050)
#define HWIO_GCC_BLSP1_UART4_APPS_N_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_IN          \
        in_dword(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR)
#define HWIO_GCC_BLSP1_UART4_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_N_NOT_N_MINUS_M_BMSK                                            0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART4_APPS_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00005054)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005054)
#define HWIO_GCC_BLSP1_UART4_APPS_D_RMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_IN          \
        in_dword(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR)
#define HWIO_GCC_BLSP1_UART4_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_D_NOT_2D_BMSK                                                   0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK                                                  0x80000013
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_SHFT                                                  0x0

#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK                                                        0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_SHFT                                                 0x0

#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_RMSK                                                   0xf0008001
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                          0x70000000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                0x1c
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                  0x8000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                     0xf
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_PDM_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00044000)
#define HWIO_GCC_PDM_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044000)
#define HWIO_GCC_PDM_BCR_RMSK                                                                        0x1
#define HWIO_GCC_PDM_BCR_IN          \
        in_dword(HWIO_GCC_PDM_BCR_ADDR)
#define HWIO_GCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, m)
#define HWIO_GCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_BCR_ADDR,v)
#define HWIO_GCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_BCR_ADDR,m,v,HWIO_GCC_PDM_BCR_IN)
#define HWIO_GCC_PDM_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_PDM_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                            0x80030001
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_BMSK                                                       0x30000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_SHFT                                                          0x10
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_PDM2_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword(HWIO_GCC_PDM2_CBCR_ADDR)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_PDM2_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_PDM2_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR)
#define HWIO_GCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CMD_RCGR_IN)
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_PDM2_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_PDM2_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR)
#define HWIO_GCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CFG_RCGR_IN)
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_PWM0_XO512_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00044018)
#define HWIO_GCC_PWM0_XO512_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044018)
#define HWIO_GCC_PWM0_XO512_CBCR_RMSK                                                         0x81ff0001
#define HWIO_GCC_PWM0_XO512_CBCR_IN          \
        in_dword(HWIO_GCC_PWM0_XO512_CBCR_ADDR)
#define HWIO_GCC_PWM0_XO512_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PWM0_XO512_CBCR_ADDR, m)
#define HWIO_GCC_PWM0_XO512_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PWM0_XO512_CBCR_ADDR,v)
#define HWIO_GCC_PWM0_XO512_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PWM0_XO512_CBCR_ADDR,m,v,HWIO_GCC_PWM0_XO512_CBCR_IN)
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_DIV_BMSK                                                  0x1ff0000
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_DIV_SHFT                                                       0x10
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_PWM0_XO512_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_PRNG_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00013000)
#define HWIO_GCC_PRNG_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013000)
#define HWIO_GCC_PRNG_BCR_RMSK                                                                       0x1
#define HWIO_GCC_PRNG_BCR_IN          \
        in_dword(HWIO_GCC_PRNG_BCR_ADDR)
#define HWIO_GCC_PRNG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, m)
#define HWIO_GCC_PRNG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_BCR_ADDR,v)
#define HWIO_GCC_PRNG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_BCR_ADDR,m,v,HWIO_GCC_PRNG_BCR_IN)
#define HWIO_GCC_PRNG_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_PRNG_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_PRNG_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00013020)
#define HWIO_GCC_PRNG_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013020)
#define HWIO_GCC_PRNG_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_PRNG_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_PRNG_CMD_RCGR_ADDR)
#define HWIO_GCC_PRNG_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PRNG_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PRNG_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_CMD_RCGR_ADDR,m,v,HWIO_GCC_PRNG_CMD_RCGR_IN)
#define HWIO_GCC_PRNG_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_PRNG_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_PRNG_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_PRNG_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_PRNG_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_PRNG_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_PRNG_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_PRNG_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_PRNG_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00013024)
#define HWIO_GCC_PRNG_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013024)
#define HWIO_GCC_PRNG_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_PRNG_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_PRNG_CFG_RCGR_ADDR)
#define HWIO_GCC_PRNG_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PRNG_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PRNG_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_CFG_RCGR_ADDR,m,v,HWIO_GCC_PRNG_CFG_RCGR_IN)
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_PRNG_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00013028)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013028)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_RMSK                                                    0xf0008001
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_IN          \
        in_dword(HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_ADDR)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                           0x70000000
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                 0x1c
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                   0x8000
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                      0xf
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_PRNG_AHB_BRIDGE_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_TCSR_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00028000)
#define HWIO_GCC_TCSR_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028000)
#define HWIO_GCC_TCSR_BCR_RMSK                                                                       0x1
#define HWIO_GCC_TCSR_BCR_IN          \
        in_dword(HWIO_GCC_TCSR_BCR_ADDR)
#define HWIO_GCC_TCSR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, m)
#define HWIO_GCC_TCSR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_BCR_ADDR,v)
#define HWIO_GCC_TCSR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_BCR_ADDR,m,v,HWIO_GCC_TCSR_BCR_IN)
#define HWIO_GCC_TCSR_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_TCSR_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BOOT_ROM_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BOOT_ROM_BCR_IN          \
        in_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR)
#define HWIO_GCC_BOOT_ROM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_BCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_BCR_IN)
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                       0xf000fff0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                        0x4

#define HWIO_GCC_MSG_RAM_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_RMSK                                                                    0x1
#define HWIO_GCC_MSG_RAM_BCR_IN          \
        in_dword(HWIO_GCC_MSG_RAM_BCR_ADDR)
#define HWIO_GCC_MSG_RAM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_BCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_BCR_ADDR,m,v,HWIO_GCC_MSG_RAM_BCR_IN)
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK                                                        0xf000fff0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSG_RAM_AHB_CBCR_IN)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_SHFT                                                         0x4

#define HWIO_GCC_TLMM_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00034000)
#define HWIO_GCC_TLMM_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034000)
#define HWIO_GCC_TLMM_BCR_RMSK                                                                       0x1
#define HWIO_GCC_TLMM_BCR_IN          \
        in_dword(HWIO_GCC_TLMM_BCR_ADDR)
#define HWIO_GCC_TLMM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, m)
#define HWIO_GCC_TLMM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_BCR_ADDR,v)
#define HWIO_GCC_TLMM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_BCR_ADDR,m,v,HWIO_GCC_TLMM_BCR_IN)
#define HWIO_GCC_TLMM_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_TLMM_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_TLMM_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_RMSK                                                           0xf0008000
#define HWIO_GCC_TLMM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR)
#define HWIO_GCC_TLMM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf

#define HWIO_GCC_TLMM_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                               0x80000000
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword(HWIO_GCC_TLMM_CBCR_ADDR)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                             0x1f

#define HWIO_GCC_MPM_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c000)
#define HWIO_GCC_MPM_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c000)
#define HWIO_GCC_MPM_BCR_RMSK                                                                        0x1
#define HWIO_GCC_MPM_BCR_IN          \
        in_dword(HWIO_GCC_MPM_BCR_ADDR)
#define HWIO_GCC_MPM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, m)
#define HWIO_GCC_MPM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_BCR_ADDR,v)
#define HWIO_GCC_MPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_BCR_ADDR,m,v,HWIO_GCC_MPM_BCR_IN)
#define HWIO_GCC_MPM_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_MPM_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_MPM_MISC_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c004)
#define HWIO_GCC_MPM_MISC_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c004)
#define HWIO_GCC_MPM_MISC_RMSK                                                                       0x7
#define HWIO_GCC_MPM_MISC_IN          \
        in_dword(HWIO_GCC_MPM_MISC_ADDR)
#define HWIO_GCC_MPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, m)
#define HWIO_GCC_MPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MPM_MISC_ADDR,v)
#define HWIO_GCC_MPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_MISC_ADDR,m,v,HWIO_GCC_MPM_MISC_IN)
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_BMSK                                                     0x4
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_SHFT                                                     0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_BMSK                                                         0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_SHFT                                                         0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_BMSK                                                        0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_SHFT                                                        0x0

#define HWIO_GCC_MPM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_RMSK                                                            0xf0008000
#define HWIO_GCC_MPM_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR)
#define HWIO_GCC_MPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MPM_AHB_CBCR_IN)
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf

#define HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK                                                      0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_IN          \
        in_dword(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                    0x1f

#define HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK                                                        0xf000fff0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_BUS_AHB_CBCR_IN)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_SHFT                                                         0x4

#define HWIO_GCC_RPM_SLEEP_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_RPM_SLEEP_CBCR_IN          \
        in_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR)
#define HWIO_GCC_RPM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_RPM_SLEEP_CBCR_IN)
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_RPM_TIMER_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_RMSK                                                          0x80000003
#define HWIO_GCC_RPM_TIMER_CBCR_IN          \
        in_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR)
#define HWIO_GCC_RPM_TIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, m)
#define HWIO_GCC_RPM_TIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR,v)
#define HWIO_GCC_RPM_TIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_TIMER_CBCR_ADDR,m,v,HWIO_GCC_RPM_TIMER_CBCR_IN)
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_SHFT                                                          0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_RPM_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_RPM_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR)
#define HWIO_GCC_RPM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CMD_RCGR_ADDR,m,v,HWIO_GCC_RPM_CMD_RCGR_IN)
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_RPM_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_RPM_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR)
#define HWIO_GCC_RPM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_RCGR_ADDR,m,v,HWIO_GCC_RPM_CFG_RCGR_IN)
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_RPM_MISC_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d028)
#define HWIO_GCC_RPM_MISC_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d028)
#define HWIO_GCC_RPM_MISC_RMSK                                                                      0xf1
#define HWIO_GCC_RPM_MISC_IN          \
        in_dword(HWIO_GCC_RPM_MISC_ADDR)
#define HWIO_GCC_RPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, m)
#define HWIO_GCC_RPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MISC_ADDR,v)
#define HWIO_GCC_RPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MISC_ADDR,m,v,HWIO_GCC_RPM_MISC_IN)
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_BMSK                                               0xf0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_SHFT                                                0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_BMSK                                                0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SHFT                                                0x0

#define HWIO_GCC_SEC_CTRL_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_RMSK                                                                   0x1
#define HWIO_GCC_SEC_CTRL_BCR_IN          \
        in_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR)
#define HWIO_GCC_SEC_CTRL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BCR_IN)
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_ACC_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_ACC_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR)
#define HWIO_GCC_ACC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ACC_CMD_RCGR_IN)
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_ACC_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_ACC_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR)
#define HWIO_GCC_ACC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ACC_CFG_RCGR_IN)
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_ACC_MISC_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_RMSK                                                                       0x1
#define HWIO_GCC_ACC_MISC_IN          \
        in_dword(HWIO_GCC_ACC_MISC_ADDR)
#define HWIO_GCC_ACC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, m)
#define HWIO_GCC_ACC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_ACC_MISC_ADDR,v)
#define HWIO_GCC_ACC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_MISC_ADDR,m,v,HWIO_GCC_ACC_MISC_IN)
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_BMSK                                                   0x1
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_SHFT                                                   0x0

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                       0x80007ff1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                       0xf0008001
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                     0x80000001
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                            0x80000001
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_SPMI_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_RMSK                                                                       0x1
#define HWIO_GCC_SPMI_BCR_IN          \
        in_dword(HWIO_GCC_SPMI_BCR_ADDR)
#define HWIO_GCC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, m)
#define HWIO_GCC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_BCR_ADDR,v)
#define HWIO_GCC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_BCR_ADDR,m,v,HWIO_GCC_SPMI_BCR_IN)
#define HWIO_GCC_SPMI_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_SPMI_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_SPMI_SER_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_SPMI_SER_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SPMI_SER_CBCR_IN          \
        in_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR)
#define HWIO_GCC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CBCR_ADDR,m,v,HWIO_GCC_SPMI_SER_CBCR_IN)
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_RMSK                                                     0xf0008000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf

#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_SPMI_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SPMI_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR)
#define HWIO_GCC_SPMI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_RMSK                                                                       0x1
#define HWIO_GCC_SPDM_BCR_IN          \
        in_dword(HWIO_GCC_SPDM_BCR_ADDR)
#define HWIO_GCC_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, m)
#define HWIO_GCC_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BCR_ADDR,v)
#define HWIO_GCC_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BCR_ADDR,m,v,HWIO_GCC_SPDM_BCR_IN)
#define HWIO_GCC_SPDM_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_SPDM_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                       0xf0008001
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_BIMC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PCNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_SPDM_RPM_CY_CBCR_IN          \
        in_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_RPM_CY_CBCR_IN)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CRYPTO_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_RMSK                                                                     0x1
#define HWIO_GCC_CRYPTO_BCR_IN          \
        in_dword(HWIO_GCC_CRYPTO_BCR_ADDR)
#define HWIO_GCC_CRYPTO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_BCR_ADDR, m)
#define HWIO_GCC_CRYPTO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_BCR_ADDR,v)
#define HWIO_GCC_CRYPTO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_BCR_ADDR,m,v,HWIO_GCC_CRYPTO_BCR_IN)
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_CRYPTO_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_CRYPTO_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR)
#define HWIO_GCC_CRYPTO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR,m,v,HWIO_GCC_CRYPTO_CMD_RCGR_IN)
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CRYPTO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_CRYPTO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_CRYPTO_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_CRYPTO_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR)
#define HWIO_GCC_CRYPTO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR,m,v,HWIO_GCC_CRYPTO_CFG_RCGR_IN)
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_CRYPTO_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_RMSK                                                             0x80007ff0
#define HWIO_GCC_CRYPTO_CBCR_IN          \
        in_dword(HWIO_GCC_CRYPTO_CBCR_ADDR)
#define HWIO_GCC_CRYPTO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CBCR_ADDR,v)
#define HWIO_GCC_CRYPTO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CBCR_ADDR,m,v,HWIO_GCC_CRYPTO_CBCR_IN)
#define HWIO_GCC_CRYPTO_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_CRYPTO_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_SHFT                                                              0x4

#define HWIO_GCC_CRYPTO_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_RMSK                                                         0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_CRYPTO_AXI_CBCR_ADDR)
#define HWIO_GCC_CRYPTO_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f

#define HWIO_GCC_CRYPTO_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_RMSK                                                         0xf0008000
#define HWIO_GCC_CRYPTO_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR)
#define HWIO_GCC_CRYPTO_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR,m,v,HWIO_GCC_CRYPTO_AHB_CBCR_IN)
#define HWIO_GCC_CRYPTO_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CRYPTO_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf

#define HWIO_GCC_GCC_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_GCC_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR)
#define HWIO_GCC_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_GCC_AHB_CBCR_IN)
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_GCC_XO_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_RMSK                                                         0x80000002
#define HWIO_GCC_GCC_XO_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR)
#define HWIO_GCC_GCC_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CMD_RCGR_IN)
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_SHFT                                                        0x1

#define HWIO_GCC_GCC_XO_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_GCC_XO_CBCR_IN          \
        in_dword(HWIO_GCC_GCC_XO_CBCR_ADDR)
#define HWIO_GCC_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_CBCR_IN)
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_GCC_XO_DIV4_CBCR_IN          \
        in_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_IN          \
        in_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_GCC_IM_SLEEP_CBCR_IN)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BIMC_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00031000)
#define HWIO_GCC_BIMC_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031000)
#define HWIO_GCC_BIMC_BCR_RMSK                                                                       0x1
#define HWIO_GCC_BIMC_BCR_IN          \
        in_dword(HWIO_GCC_BIMC_BCR_ADDR)
#define HWIO_GCC_BIMC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, m)
#define HWIO_GCC_BIMC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_BCR_ADDR,v)
#define HWIO_GCC_BIMC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_BCR_ADDR,m,v,HWIO_GCC_BIMC_BCR_IN)
#define HWIO_GCC_BIMC_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_BIMC_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_BIMC_GDSCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_RMSK                                                              0xf8ffffff
#define HWIO_GCC_BIMC_GDSCR_IN          \
        in_dword(HWIO_GCC_BIMC_GDSCR_ADDR)
#define HWIO_GCC_BIMC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, m)
#define HWIO_GCC_BIMC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSCR_ADDR,v)
#define HWIO_GCC_BIMC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSCR_ADDR,m,v,HWIO_GCC_BIMC_GDSCR_IN)
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_BMSK                                                   0x78000000
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_SHFT                                                         0x1b
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_BMSK                                                   0xf00000
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_SHFT                                                       0x14
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_BMSK                                                     0xf0000
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_SHFT                                                        0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_BMSK                                                     0xf000
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_SHFT                                                        0xc
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                  0x800
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                    0xb
#define HWIO_GCC_BIMC_GDSCR_RESTORE_BMSK                                                           0x400
#define HWIO_GCC_BIMC_GDSCR_RESTORE_SHFT                                                             0xa
#define HWIO_GCC_BIMC_GDSCR_SAVE_BMSK                                                              0x200
#define HWIO_GCC_BIMC_GDSCR_SAVE_SHFT                                                                0x9
#define HWIO_GCC_BIMC_GDSCR_RETAIN_BMSK                                                            0x100
#define HWIO_GCC_BIMC_GDSCR_RETAIN_SHFT                                                              0x8
#define HWIO_GCC_BIMC_GDSCR_EN_REST_BMSK                                                            0x80
#define HWIO_GCC_BIMC_GDSCR_EN_REST_SHFT                                                             0x7
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_BMSK                                                             0x40
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_SHFT                                                              0x6
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_BMSK                                                           0x20
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_SHFT                                                            0x5
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_BMSK                                                        0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_SHFT                                                         0x4
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_BMSK                                                             0x8
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_SHFT                                                             0x3
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_BMSK                                                         0x4
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_SHFT                                                         0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_BMSK                                                          0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_SHFT                                                          0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_SHFT                                                         0x0

#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK                                                    0x80000002
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_SHFT                                                   0x1

#define HWIO_GCC_BIMC_XO_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BIMC_XO_CBCR_IN          \
        in_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR)
#define HWIO_GCC_BIMC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_XO_CBCR_IN)
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK                                                       0xf0008001
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BIMC_SLEEP_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_BIMC_SLEEP_CBCR_IN          \
        in_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR)
#define HWIO_GCC_BIMC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SLEEP_CBCR_IN)
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00031024)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031024)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_RMSK                                                     0xf0008001
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_BIMC_PCNOC_AXI_CBCR_ADDR)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PCNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PCNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PCNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_PCNOC_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_BIMC_PCNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_BIMC_MISC_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00031018)
#define HWIO_GCC_BIMC_MISC_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031018)
#define HWIO_GCC_BIMC_MISC_RMSK                                                                 0x3f0f00
#define HWIO_GCC_BIMC_MISC_IN          \
        in_dword(HWIO_GCC_BIMC_MISC_ADDR)
#define HWIO_GCC_BIMC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, m)
#define HWIO_GCC_BIMC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MISC_ADDR,v)
#define HWIO_GCC_BIMC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MISC_ADDR,m,v,HWIO_GCC_BIMC_MISC_IN)
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_BMSK                                       0x3f0000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_SHFT                                           0x10
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_BMSK                                              0x800
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_SHFT                                                0xb
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_BMSK                                         0x400
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_SHFT                                           0xa
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_BMSK                                            0x200
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_SHFT                                              0x9
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_BMSK                                                 0x100
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_SHFT                                                   0x8

#define HWIO_GCC_BIMC_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_BIMC_CBCR_IN          \
        in_dword(HWIO_GCC_BIMC_CBCR_ADDR)
#define HWIO_GCC_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CBCR_IN)
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_RMSK                                                      0x80000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f

#define HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_DDR_DIM_CFG_CBCR_IN          \
        in_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_CFG_CBCR_IN)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN          \
        in_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_APSS_AXI_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00031050)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031050)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_APSS_AXI_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_APSS_AXI_CMD_RCGR_ADDR)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_APSS_AXI_CMD_RCGR_IN)
#define HWIO_GCC_APSS_AXI_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_APSS_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_APSS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_APSS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_APSS_AXI_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_APSS_AXI_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_APSS_AXI_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_APSS_AXI_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_APSS_AXI_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00031054)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031054)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_APSS_AXI_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_APSS_AXI_CFG_RCGR_ADDR)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_APSS_AXI_CFG_RCGR_IN)
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_APSS_AXI_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_RMSK                                               0x80000003
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_RMSK                                                0xf0008001
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                       0x70000000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                             0x1c
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                               0x8000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                  0xf
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_ULT_AUDIO_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_RMSK                                                                  0x1
#define HWIO_GCC_ULT_AUDIO_BCR_IN          \
        in_dword(HWIO_GCC_ULT_AUDIO_BCR_ADDR)
#define HWIO_GCC_ULT_AUDIO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULT_AUDIO_BCR_ADDR, m)
#define HWIO_GCC_ULT_AUDIO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_ULT_AUDIO_BCR_ADDR,v)
#define HWIO_GCC_ULT_AUDIO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULT_AUDIO_BCR_ADDR,m,v,HWIO_GCC_ULT_AUDIO_BCR_IN)
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_APSS_AHB_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_APSS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_APSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_APSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_APSS_AHB_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_APSS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_APSS_AHB_MISC_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_RMSK                                                                 0xf1
#define HWIO_GCC_APSS_AHB_MISC_IN          \
        in_dword(HWIO_GCC_APSS_AHB_MISC_ADDR)
#define HWIO_GCC_APSS_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_MISC_ADDR, m)
#define HWIO_GCC_APSS_AHB_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_MISC_ADDR,v)
#define HWIO_GCC_APSS_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_MISC_ADDR,m,v,HWIO_GCC_APSS_AHB_MISC_IN)
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_BMSK                                     0xf0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_SHFT                                      0x4
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_BMSK                                      0x1
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SHFT                                      0x0

#define HWIO_GCC_APSS_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_RMSK                                                           0xf0008000
#define HWIO_GCC_APSS_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_APSS_AHB_CBCR_ADDR)
#define HWIO_GCC_APSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_APSS_AHB_CBCR_IN)
#define HWIO_GCC_APSS_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_APSS_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf

#define HWIO_GCC_APSS_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_APSS_AXI_CBCR_IN          \
        in_dword(HWIO_GCC_APSS_AXI_CBCR_ADDR)
#define HWIO_GCC_APSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_APSS_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_APSS_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_A7SS_BOOT_GPLL0_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00046024)
#define HWIO_GCC_A7SS_BOOT_GPLL0_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046024)
#define HWIO_GCC_A7SS_BOOT_GPLL0_RMSK                                                                0x3
#define HWIO_GCC_A7SS_BOOT_GPLL0_IN          \
        in_dword(HWIO_GCC_A7SS_BOOT_GPLL0_ADDR)
#define HWIO_GCC_A7SS_BOOT_GPLL0_INM(m)      \
        in_dword_masked(HWIO_GCC_A7SS_BOOT_GPLL0_ADDR, m)
#define HWIO_GCC_A7SS_BOOT_GPLL0_OUT(v)      \
        out_dword(HWIO_GCC_A7SS_BOOT_GPLL0_ADDR,v)
#define HWIO_GCC_A7SS_BOOT_GPLL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_A7SS_BOOT_GPLL0_ADDR,m,v,HWIO_GCC_A7SS_BOOT_GPLL0_IN)
#define HWIO_GCC_A7SS_BOOT_GPLL0_CLK_DIV_BMSK                                                        0x3
#define HWIO_GCC_A7SS_BOOT_GPLL0_CLK_DIV_SHFT                                                        0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK                                                          0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                 0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                 0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                              0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_RMSK                                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_BMSK                                                0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_SHFT                                                0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00048050)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048050)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_RMSK                                                        0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_BLK_ARES_BMSK                                               0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_BCR_BLK_ARES_SHFT                                               0x0

#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00048054)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048054)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_RMSK                                            0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_GCC_DEHR_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_RMSK                                                                       0x1
#define HWIO_GCC_DEHR_BCR_IN          \
        in_dword(HWIO_GCC_DEHR_BCR_ADDR)
#define HWIO_GCC_DEHR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, m)
#define HWIO_GCC_DEHR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_BCR_ADDR,v)
#define HWIO_GCC_DEHR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_BCR_ADDR,m,v,HWIO_GCC_DEHR_BCR_IN)
#define HWIO_GCC_DEHR_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_DEHR_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_DEHR_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_RMSK                                                               0xf000fff1
#define HWIO_GCC_DEHR_CBCR_IN          \
        in_dword(HWIO_GCC_DEHR_CBCR_ADDR)
#define HWIO_GCC_DEHR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, m)
#define HWIO_GCC_DEHR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_CBCR_ADDR,v)
#define HWIO_GCC_DEHR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_CBCR_ADDR,m,v,HWIO_GCC_DEHR_CBCR_IN)
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_DEHR_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_DEHR_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_DEHR_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_DEHR_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_RMSK                                                  0xf0008001
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                         0x70000000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                               0x1c
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                 0x8000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                    0xf
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00012100)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012100)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_RMSK                                                   0xf0008001
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_ADDR)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                          0x70000000
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                0x1c
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                  0x8000
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                     0xf
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_BIMC_NOC_MPU_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_Q6_MPU_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00012104)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012104)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_Q6_MPU_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_Q6_MPU_AHB_CBCR_ADDR)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_Q6_MPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_Q6_MPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_Q6_MPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_Q6_MPU_AHB_CBCR_IN)
#define HWIO_GCC_Q6_MPU_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_Q6_MPU_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_Q6_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_Q6_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_Q6_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_Q6_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_Q6_MPU_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_Q6_MPU_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00012108)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012108)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_RMSK                                                 0xf0008001
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_ADDR)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_IN)
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                        0x70000000
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                              0x1c
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                0x8000
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                   0xf
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_MSS_NAV_CE_MPU_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001210c)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001210c)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_RMSK                                                 0xf0008001
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                        0x70000000
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                              0x1c
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                0x8000
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                   0xf
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_PCNOC_SNOC_MPU_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012110)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012110)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_RMSK                                             0xf0008001
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_ADDR)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                    0x70000000
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                          0x1c
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                            0x8000
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                               0xf
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_SNOC_BOOT_IMEM_MPU_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00012114)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012114)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_RMSK                                                      0xf0008001
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_Q6_VMIDMT_AHB_CBCR_ADDR)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_Q6_VMIDMT_AHB_CBCR_ADDR, m)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_Q6_VMIDMT_AHB_CBCR_ADDR,v)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_Q6_VMIDMT_AHB_CBCR_ADDR,m,v,HWIO_GCC_Q6_VMIDMT_AHB_CBCR_IN)
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_Q6_VMIDMT_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012118)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012118)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_RMSK                                              0xf0008001
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_ADDR)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_IN)
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                     0x70000000
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                           0x1c
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                             0x8000
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                0xf
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_MSS_NAV_CE_VMIDMT_AHB_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001211c)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001211c)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_RMSK                                             0xf0008001
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                    0x70000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                          0x1c
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                            0x8000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                               0xf
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT1_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012120)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012120)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_RMSK                                             0xf0008001
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                    0x70000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                          0x1c
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                            0x8000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                               0xf
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT2_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012124)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012124)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_RMSK                                             0xf0008001
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                    0x70000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                          0x1c
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                            0x8000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                               0xf
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT3_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012128)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012128)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_RMSK                                             0xf0008001
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_ADDR)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                    0x70000000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                          0x1c
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                            0x8000
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                               0xf
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_PCNOC_SNOC_VMIDMT4_AHB_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_RBCPR_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_RMSK                                                                      0x1
#define HWIO_GCC_RBCPR_BCR_IN          \
        in_dword(HWIO_GCC_RBCPR_BCR_ADDR)
#define HWIO_GCC_RBCPR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_BCR_ADDR,m,v,HWIO_GCC_RBCPR_BCR_IN)
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_RBCPR_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_RBCPR_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_CBCR_ADDR)
#define HWIO_GCC_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CBCR_IN)
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_RBCPR_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_RMSK                                                          0xf0008001
#define HWIO_GCC_RBCPR_AHB_CBCR_IN          \
        in_dword(HWIO_GCC_RBCPR_AHB_CBCR_ADDR)
#define HWIO_GCC_RBCPR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_RBCPR_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_RBCPR_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_RBCPR_CMD_RCGR_ADDR)
#define HWIO_GCC_RBCPR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_RBCPR_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_RBCPR_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_RBCPR_CFG_RCGR_ADDR)
#define HWIO_GCC_RBCPR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK                                                              0xf
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_BMSK                                                        0x8
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_SHFT                                                        0x3
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                     0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                     0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_BMSK                                                        0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_SHFT                                                        0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_BMSK                                                        0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_SHFT                                                        0x0

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK                                                 0x1bf7ff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                            0x100000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                                0x14
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                                 0x80000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                                    0x13
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                           0x10000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                              0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                             0x8000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                0xf
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                  0x4000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                     0xe
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                  0x2000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                     0xd
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x1000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0xc
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                  0x400
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0xa
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                0x200
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x9
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x100
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                     0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x80
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                 0x7
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                  0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                    0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                     0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                        0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                         0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                               0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                               0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                       0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                       0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                   0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                   0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                   0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                   0x0

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK                                                  0x1bf7ff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                       0x100000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                           0x14
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_BMSK                            0x80000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_SHFT                               0x13
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                            0x20000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                               0x11
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                      0x10000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                         0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                        0x8000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                           0xf
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                             0x4000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                0xe
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                             0x2000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                0xd
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                              0x1000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                 0xc
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                             0x400
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                               0xa
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                           0x200
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                             0x9
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                              0x100
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                           0x80
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                            0x7
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                            0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                             0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                               0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                   0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                    0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                          0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                          0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                  0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                  0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                              0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                              0x0

#define HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK                                                             0xf
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_BMSK                                                       0x8
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_SHFT                                                       0x3
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                    0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                    0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_BMSK                                                       0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_SHFT                                                       0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_BMSK                                                       0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_SHFT                                                       0x0

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0x1bf7ff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                           0x100000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                               0x14
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                                0x80000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                                   0x13
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x20000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                   0x11
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                          0x10000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                             0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                            0x8000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                               0xf
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                 0x2000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                    0xd
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                  0x1000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                     0xc
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x400
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                   0xa
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x200
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                 0x9
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                  0x100
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                    0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                               0x80
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                0x7
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                   0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                    0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                       0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                        0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                              0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                              0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                      0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                      0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                  0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                  0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                  0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                  0x0

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                 0x1bf7ff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                      0x100000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                          0x14
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_BMSK                           0x80000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_SHFT                              0x13
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                           0x20000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                              0x11
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                     0x10000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                        0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                       0x8000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                          0xf
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                            0x4000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                               0xe
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                            0x2000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                               0xd
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                             0x1000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                0xc
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                            0x400
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                              0xa
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                          0x200
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                            0x9
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                             0x100
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                               0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                          0x80
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                           0x7
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                           0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                            0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                              0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                               0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                  0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                   0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                 0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                 0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                             0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                             0x0

#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK                                                          0xf
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_BMSK                                                    0x8
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_SHFT                                                    0x3
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                 0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                 0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_BMSK                                                    0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_SHFT                                                    0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_BMSK                                                    0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_SHFT                                                    0x0

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK                                             0x1bf7ff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                        0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                            0x14
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                             0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                                0x13
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                             0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                0x11
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                       0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                          0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                         0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                            0xf
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                              0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                 0xe
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                              0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                 0xd
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                               0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                  0xc
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                              0x400
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                0xa
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                            0x200
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                              0x9
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                               0x100
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                 0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                            0x80
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                             0x7
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                             0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                              0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                 0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                    0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                     0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                           0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                           0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                   0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                   0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                               0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                               0x0

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK                                              0x1bf7ff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                   0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                       0x14
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_BMSK                        0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_SHFT                           0x13
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                        0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                           0x11
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                  0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                     0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                    0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                       0xf
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                         0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                            0xe
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                         0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                            0xd
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                          0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                             0xc
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                         0x400
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                           0xa
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                       0x200
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                         0x9
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                          0x100
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                            0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                       0x80
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                        0x7
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                        0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                         0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                           0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                            0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                               0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                      0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                      0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                              0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                              0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                          0x0

#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_RMSK                                                         0xf
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_BMSK                                                   0x8
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_SHFT                                                   0x3
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                0x4
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                0x2
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_BMSK                                                   0x2
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_SHFT                                                   0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_BMSK                                                   0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_SHFT                                                   0x0

#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OFFS                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK                                            0x1bf7ff
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                       0x100000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                           0x14
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                            0x80000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                               0x13
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                            0x20000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                               0x11
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                      0x10000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                         0x10
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                        0x8000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                           0xf
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                             0x4000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                0xe
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                             0x2000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                0xd
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                              0x1000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                 0xc
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                             0x400
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                               0xa
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                           0x200
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                             0x9
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                              0x100
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                0x8
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                           0x80
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                            0x7
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                            0x40
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                             0x6
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                               0x20
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                0x5
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                   0x10
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                    0x4
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                          0x8
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                          0x3
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                  0x4
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                  0x2
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                              0x2
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                              0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                              0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                              0x0

#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK                                             0x1bf7ff
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                  0x100000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                      0x14
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_BMSK                       0x80000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_SHFT                          0x13
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                       0x20000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                          0x11
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                 0x10000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                    0x10
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                   0x8000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                      0xf
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                        0x4000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                           0xe
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                        0x2000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                           0xd
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                         0x1000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                            0xc
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                        0x400
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                          0xa
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                      0x200
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                        0x9
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                         0x100
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                           0x8
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                      0x80
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                       0x7
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                       0x40
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                        0x6
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                          0x20
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                           0x5
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                              0x10
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                               0x4
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                     0x8
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                     0x3
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                             0x4
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                             0x2
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                         0x2
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                         0x0

#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK                                                           0xf
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_BMSK                                                     0x8
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_SHFT                                                     0x3
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                  0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                  0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_BMSK                                                     0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_SHFT                                                     0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_BMSK                                                     0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_SHFT                                                     0x0

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK                                              0x1bf7ff
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                         0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                             0x14
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                              0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                                 0x13
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                              0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                 0x11
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                        0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                           0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                          0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                             0xf
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                               0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                  0xe
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                               0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                  0xd
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                   0xc
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                               0x400
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                 0xa
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                             0x200
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                               0x9
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                0x100
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                  0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                             0x80
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                              0x7
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                              0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                               0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                 0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                  0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                     0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                      0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                            0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                            0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                    0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                    0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                0x0

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK                                               0x1bf7ff
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                    0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                        0x14
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_BMSK                         0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_QDSS_DAP_CLK_SLEEP_ENA_SHFT                            0x13
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                         0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                            0x11
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                   0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PCNOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                      0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                     0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                        0xf
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                          0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                             0xe
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                          0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                             0xd
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                           0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                              0xc
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                          0x400
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                            0xa
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                        0x200
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                          0x9
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                           0x100
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                             0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                        0x80
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                         0x7
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                         0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                          0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                            0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                             0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                 0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                       0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                       0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                               0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                               0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                           0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                           0x0

#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK                                                            0xf
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_BMSK                                                      0x8
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_SHFT                                                      0x3
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                   0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                   0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_BMSK                                                      0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_SHFT                                                      0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_BMSK                                                      0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_SHFT                                                      0x0

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK                                               0x1bf7ff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_BMSK                          0x100000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_CFG_AHB_CLK_ENA_SHFT                              0x14
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_BMSK                               0x80000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_QDSS_DAP_CLK_ENA_SHFT                                  0x13
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                               0x20000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                  0x11
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_BMSK                         0x10000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PCNOC_APSS_AHB_CLK_ENA_SHFT                            0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                           0x8000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                              0xf
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                0x4000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                   0xe
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                0x2000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                   0xd
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                 0x1000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                    0xc
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                              0x200
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                0x9
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                 0x100
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                   0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                              0x80
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                               0x7
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                               0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                  0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                   0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                      0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                       0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                             0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                             0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                     0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                     0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                 0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                 0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                 0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                 0x0

#define HWIO_GCC_MSS_RESTART_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e000)
#define HWIO_GCC_MSS_RESTART_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e000)
#define HWIO_GCC_MSS_RESTART_RMSK                                                                    0x1
#define HWIO_GCC_MSS_RESTART_IN          \
        in_dword(HWIO_GCC_MSS_RESTART_ADDR)
#define HWIO_GCC_MSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, m)
#define HWIO_GCC_MSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_MSS_RESTART_ADDR,v)
#define HWIO_GCC_MSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_RESTART_ADDR,m,v,HWIO_GCC_MSS_RESTART_IN)
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_BMSK                                                        0x1
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_SHFT                                                        0x0

#define HWIO_GCC_RESET_DEBUG_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_RMSK                                                               0xffffff
#define HWIO_GCC_RESET_DEBUG_IN          \
        in_dword(HWIO_GCC_RESET_DEBUG_ADDR)
#define HWIO_GCC_RESET_DEBUG_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ADDR, m)
#define HWIO_GCC_RESET_DEBUG_OUT(v)      \
        out_dword(HWIO_GCC_RESET_DEBUG_ADDR,v)
#define HWIO_GCC_RESET_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_DEBUG_ADDR,m,v,HWIO_GCC_RESET_DEBUG_IN)
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_BMSK                                                 0x800000
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_SHFT                                                     0x17
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_BMSK                                                   0x400000
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_SHFT                                                       0x16
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_BMSK                                       0x200000
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_SHFT                                           0x15
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_BMSK                                        0x100000
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_SHFT                                            0x14
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_BMSK                                      0x80000
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_SHFT                                         0x13
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_BMSK                                   0x40000
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_SHFT                                      0x12
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_BMSK                                           0x20000
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_SHFT                                              0x11
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_BMSK                                                   0x10000
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_SHFT                                                      0x10
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_BMSK                                                    0x8000
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_SHFT                                                       0xf
#define HWIO_GCC_RESET_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_BMSK                                        0x7fff
#define HWIO_GCC_RESET_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_SHFT                                           0x0

#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK                                                       0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN          \
        in_dword(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_BMSK                             0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_SHFT                                0x0

#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RMSK                                                0xffffffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_IN          \
        in_dword(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_IN)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RESERVE_BITS31_16_BMSK                              0xffff0000
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RESERVE_BITS31_16_SHFT                                    0x10
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_STOP_CAPTURE_DEBUG_TIMER_VAL_BMSK                       0xffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_STOP_CAPTURE_DEBUG_TIMER_VAL_SHFT                          0x0

#define HWIO_GCC_RESET_STATUS_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00015008)
#define HWIO_GCC_RESET_STATUS_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015008)
#define HWIO_GCC_RESET_STATUS_RMSK                                                                  0x3f
#define HWIO_GCC_RESET_STATUS_IN          \
        in_dword(HWIO_GCC_RESET_STATUS_ADDR)
#define HWIO_GCC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, m)
#define HWIO_GCC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_STATUS_ADDR,v)
#define HWIO_GCC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_STATUS_ADDR,m,v,HWIO_GCC_RESET_STATUS_IN)
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_STATUS_BMSK                                        0x20
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_STATUS_SHFT                                         0x5
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_STATUS_BMSK                                       0x10
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_STATUS_SHFT                                        0x4
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_BMSK                                               0x8
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_SHFT                                               0x3
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_BMSK                                                       0x4
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_SHFT                                                       0x2
#define HWIO_GCC_RESET_STATUS_DEBUG_RESET_STATUS_BMSK                                                0x3
#define HWIO_GCC_RESET_STATUS_DEBUG_RESET_STATUS_SHFT                                                0x0

#define HWIO_GCC_SW_SRST_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001500c)
#define HWIO_GCC_SW_SRST_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001500c)
#define HWIO_GCC_SW_SRST_RMSK                                                                        0x1
#define HWIO_GCC_SW_SRST_IN          \
        in_dword(HWIO_GCC_SW_SRST_ADDR)
#define HWIO_GCC_SW_SRST_INM(m)      \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, m)
#define HWIO_GCC_SW_SRST_OUT(v)      \
        out_dword(HWIO_GCC_SW_SRST_ADDR,v)
#define HWIO_GCC_SW_SRST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SW_SRST_ADDR,m,v,HWIO_GCC_SW_SRST_IN)
#define HWIO_GCC_SW_SRST_SW_SRST_BMSK                                                                0x1
#define HWIO_GCC_SW_SRST_SW_SRST_SHFT                                                                0x0

#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00015014)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015014)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_RMSK                                                        0x7fff
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_IN          \
        in_dword(HWIO_GCC_PRE_PREP_DEBUG_TIMER_ADDR)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_PRE_PREP_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_PRE_PREP_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRE_PREP_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_PRE_PREP_DEBUG_TIMER_IN)
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_PRE_PREP_DEBUG_TIMER_VAL_BMSK                               0x7fff
#define HWIO_GCC_PRE_PREP_DEBUG_TIMER_PRE_PREP_DEBUG_TIMER_VAL_SHFT                                  0x0

#define HWIO_GCC_PRE_PREP_SELECT_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00015018)
#define HWIO_GCC_PRE_PREP_SELECT_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015018)
#define HWIO_GCC_PRE_PREP_SELECT_RMSK                                                                0x7
#define HWIO_GCC_PRE_PREP_SELECT_IN          \
        in_dword(HWIO_GCC_PRE_PREP_SELECT_ADDR)
#define HWIO_GCC_PRE_PREP_SELECT_INM(m)      \
        in_dword_masked(HWIO_GCC_PRE_PREP_SELECT_ADDR, m)
#define HWIO_GCC_PRE_PREP_SELECT_OUT(v)      \
        out_dword(HWIO_GCC_PRE_PREP_SELECT_ADDR,v)
#define HWIO_GCC_PRE_PREP_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRE_PREP_SELECT_ADDR,m,v,HWIO_GCC_PRE_PREP_SELECT_IN)
#define HWIO_GCC_PRE_PREP_SELECT_Q6_PER_PREP_SEL_BMSK                                                0x4
#define HWIO_GCC_PRE_PREP_SELECT_Q6_PER_PREP_SEL_SHFT                                                0x2
#define HWIO_GCC_PRE_PREP_SELECT_VOLTAGE_SENSOR_PER_PREP_SEL_BMSK                                    0x2
#define HWIO_GCC_PRE_PREP_SELECT_VOLTAGE_SENSOR_PER_PREP_SEL_SHFT                                    0x1
#define HWIO_GCC_PRE_PREP_SELECT_DCC_PER_PREP_SEL_BMSK                                               0x1
#define HWIO_GCC_PRE_PREP_SELECT_DCC_PER_PREP_SEL_SHFT                                               0x0

#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001501c)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001501c)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_RMSK                                                        0xff
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_IN          \
        in_dword(HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_ADDR)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_ADDR, m)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_OUT(v)      \
        out_dword(HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_ADDR,v)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_ADDR,m,v,HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_IN)
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_VIRTUAL_SRST_TIMER_VAL_BMSK                                 0xff
#define HWIO_GCC_VIRTUAL_SRST_TIMER_VAL_VIRTUAL_SRST_TIMER_VAL_SHFT                                  0x0

#define HWIO_GCC_PROC_HALT_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001301c)
#define HWIO_GCC_PROC_HALT_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001301c)
#define HWIO_GCC_PROC_HALT_RMSK                                                                      0x1
#define HWIO_GCC_PROC_HALT_IN          \
        in_dword(HWIO_GCC_PROC_HALT_ADDR)
#define HWIO_GCC_PROC_HALT_INM(m)      \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, m)
#define HWIO_GCC_PROC_HALT_OUT(v)      \
        out_dword(HWIO_GCC_PROC_HALT_ADDR,v)
#define HWIO_GCC_PROC_HALT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PROC_HALT_ADDR,m,v,HWIO_GCC_PROC_HALT_IN)
#define HWIO_GCC_PROC_HALT_PROC_HALT_BMSK                                                            0x1
#define HWIO_GCC_PROC_HALT_PROC_HALT_SHFT                                                            0x0

#define HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK                                                       0xffc1f1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_IN          \
        in_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_GCC_GCC_DEBUG_CLK_CTL_IN)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_BMSK                                        0xe0000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_SHFT                                              0x1d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_BMSK                                      0x1c000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_SHFT                                            0x1a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_BMSK                                      0x3800000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_SHFT                                           0x17
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_EN_BMSK                                        0x400000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_EN_SHFT                                            0x16
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_BMSK                                               0x10000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_SHFT                                                  0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_BMSK                                                  0xf000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_SHFT                                                     0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                    0x1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                      0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK                                                     0x1fffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN          \
        in_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,v)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,m,v,HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_BMSK                                              0x100000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_SHFT                                                  0x14
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_BMSK                                     0xfffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_SHFT                                         0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK                                                 0x3ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_IN          \
        in_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_BMSK                                0x2000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_SHFT                                     0x19
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_BMSK                                     0x1ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_SHFT                                           0x0

#define HWIO_GCC_PLLTEST_PAD_CFG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_RMSK                                                           0xffbfbf
#define HWIO_GCC_PLLTEST_PAD_CFG_IN          \
        in_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR)
#define HWIO_GCC_PLLTEST_PAD_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, m)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT(v)      \
        out_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,v)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,m,v,HWIO_GCC_PLLTEST_PAD_CFG_IN)
#define HWIO_GCC_PLLTEST_PAD_CFG_PLLTEST_DIV_BYPASS_BMSK                                        0x800000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLLTEST_DIV_BYPASS_SHFT                                            0x17
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_BMSK                                          0x700000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_SHFT                                              0x14
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_BMSK                                                0xc0000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_SHFT                                                   0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_BMSK                                                0x30000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_SHFT                                                   0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_BMSK                                                  0x8000
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_SHFT                                                     0xf
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_BMSK                                                       0x2000
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_SHFT                                                          0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_BMSK                                                     0x1000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_SHFT                                                        0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_BMSK                                                    0x800
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_SHFT                                                      0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_BMSK                                                    0x400
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_SHFT                                                      0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_BMSK                                                   0x380
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_SHFT                                                     0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BMSK                                                       0x3f
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SHFT                                                        0x0

#define HWIO_GCC_JITTER_PROBE_CFG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_RMSK                                                             0x1ff
#define HWIO_GCC_JITTER_PROBE_CFG_IN          \
        in_dword(HWIO_GCC_JITTER_PROBE_CFG_ADDR)
#define HWIO_GCC_JITTER_PROBE_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_CFG_OUT(v)      \
        out_dword(HWIO_GCC_JITTER_PROBE_CFG_ADDR,v)
#define HWIO_GCC_JITTER_PROBE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JITTER_PROBE_CFG_ADDR,m,v,HWIO_GCC_JITTER_PROBE_CFG_IN)
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_BMSK                                             0x100
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_SHFT                                               0x8
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_BMSK                                                 0xff
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_SHFT                                                  0x0

#define HWIO_GCC_JITTER_PROBE_VAL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_RMSK                                                              0xff
#define HWIO_GCC_JITTER_PROBE_VAL_IN          \
        in_dword(HWIO_GCC_JITTER_PROBE_VAL_ADDR)
#define HWIO_GCC_JITTER_PROBE_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_BMSK                                                  0xff
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_SHFT                                                   0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00008000)
#define HWIO_GCC_GP1_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008000)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword(HWIO_GCC_GP1_CBCR_ADDR)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GP1_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_GP1_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR)
#define HWIO_GCC_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP1_CMD_RCGR_IN)
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_BMSK                                                          0x40
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_SHFT                                                           0x6
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_BMSK                                                          0x20
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_SHFT                                                           0x5
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_GP1_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_GP1_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR)
#define HWIO_GCC_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP1_CFG_RCGR_IN)
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_GP1_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000800c)
#define HWIO_GCC_GP1_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000800c)
#define HWIO_GCC_GP1_M_RMSK                                                                         0xff
#define HWIO_GCC_GP1_M_IN          \
        in_dword(HWIO_GCC_GP1_M_ADDR)
#define HWIO_GCC_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, m)
#define HWIO_GCC_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_GP1_M_ADDR,v)
#define HWIO_GCC_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_M_ADDR,m,v,HWIO_GCC_GP1_M_IN)
#define HWIO_GCC_GP1_M_M_BMSK                                                                       0xff
#define HWIO_GCC_GP1_M_M_SHFT                                                                        0x0

#define HWIO_GCC_GP1_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00008010)
#define HWIO_GCC_GP1_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008010)
#define HWIO_GCC_GP1_N_RMSK                                                                         0xff
#define HWIO_GCC_GP1_N_IN          \
        in_dword(HWIO_GCC_GP1_N_ADDR)
#define HWIO_GCC_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, m)
#define HWIO_GCC_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_GP1_N_ADDR,v)
#define HWIO_GCC_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_N_ADDR,m,v,HWIO_GCC_GP1_N_IN)
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_GP1_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00008014)
#define HWIO_GCC_GP1_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008014)
#define HWIO_GCC_GP1_D_RMSK                                                                         0xff
#define HWIO_GCC_GP1_D_IN          \
        in_dword(HWIO_GCC_GP1_D_ADDR)
#define HWIO_GCC_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, m)
#define HWIO_GCC_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_GP1_D_ADDR,v)
#define HWIO_GCC_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_D_ADDR,m,v,HWIO_GCC_GP1_D_IN)
#define HWIO_GCC_GP1_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_GP1_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00009000)
#define HWIO_GCC_GP2_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009000)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword(HWIO_GCC_GP2_CBCR_ADDR)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GP2_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_GP2_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR)
#define HWIO_GCC_GP2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP2_CMD_RCGR_IN)
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_BMSK                                                          0x40
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_SHFT                                                           0x6
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_BMSK                                                          0x20
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_SHFT                                                           0x5
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_GP2_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_GP2_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR)
#define HWIO_GCC_GP2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP2_CFG_RCGR_IN)
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_GP2_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000900c)
#define HWIO_GCC_GP2_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000900c)
#define HWIO_GCC_GP2_M_RMSK                                                                         0xff
#define HWIO_GCC_GP2_M_IN          \
        in_dword(HWIO_GCC_GP2_M_ADDR)
#define HWIO_GCC_GP2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, m)
#define HWIO_GCC_GP2_M_OUT(v)      \
        out_dword(HWIO_GCC_GP2_M_ADDR,v)
#define HWIO_GCC_GP2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_M_ADDR,m,v,HWIO_GCC_GP2_M_IN)
#define HWIO_GCC_GP2_M_M_BMSK                                                                       0xff
#define HWIO_GCC_GP2_M_M_SHFT                                                                        0x0

#define HWIO_GCC_GP2_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00009010)
#define HWIO_GCC_GP2_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009010)
#define HWIO_GCC_GP2_N_RMSK                                                                         0xff
#define HWIO_GCC_GP2_N_IN          \
        in_dword(HWIO_GCC_GP2_N_ADDR)
#define HWIO_GCC_GP2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, m)
#define HWIO_GCC_GP2_N_OUT(v)      \
        out_dword(HWIO_GCC_GP2_N_ADDR,v)
#define HWIO_GCC_GP2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_N_ADDR,m,v,HWIO_GCC_GP2_N_IN)
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_GP2_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00009014)
#define HWIO_GCC_GP2_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009014)
#define HWIO_GCC_GP2_D_RMSK                                                                         0xff
#define HWIO_GCC_GP2_D_IN          \
        in_dword(HWIO_GCC_GP2_D_ADDR)
#define HWIO_GCC_GP2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, m)
#define HWIO_GCC_GP2_D_OUT(v)      \
        out_dword(HWIO_GCC_GP2_D_ADDR,v)
#define HWIO_GCC_GP2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_D_ADDR,m,v,HWIO_GCC_GP2_D_IN)
#define HWIO_GCC_GP2_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_GP2_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword(HWIO_GCC_GP3_CBCR_ADDR)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GP3_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_GP3_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR)
#define HWIO_GCC_GP3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP3_CMD_RCGR_IN)
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_BMSK                                                          0x40
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_SHFT                                                           0x6
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_BMSK                                                          0x20
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_SHFT                                                           0x5
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_GP3_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_GP3_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR)
#define HWIO_GCC_GP3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP3_CFG_RCGR_IN)
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_GP3_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a00c)
#define HWIO_GCC_GP3_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_GCC_GP3_M_RMSK                                                                         0xff
#define HWIO_GCC_GP3_M_IN          \
        in_dword(HWIO_GCC_GP3_M_ADDR)
#define HWIO_GCC_GP3_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, m)
#define HWIO_GCC_GP3_M_OUT(v)      \
        out_dword(HWIO_GCC_GP3_M_ADDR,v)
#define HWIO_GCC_GP3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_M_ADDR,m,v,HWIO_GCC_GP3_M_IN)
#define HWIO_GCC_GP3_M_M_BMSK                                                                       0xff
#define HWIO_GCC_GP3_M_M_SHFT                                                                        0x0

#define HWIO_GCC_GP3_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a010)
#define HWIO_GCC_GP3_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_GCC_GP3_N_RMSK                                                                         0xff
#define HWIO_GCC_GP3_N_IN          \
        in_dword(HWIO_GCC_GP3_N_ADDR)
#define HWIO_GCC_GP3_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, m)
#define HWIO_GCC_GP3_N_OUT(v)      \
        out_dword(HWIO_GCC_GP3_N_ADDR,v)
#define HWIO_GCC_GP3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_N_ADDR,m,v,HWIO_GCC_GP3_N_IN)
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_GP3_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a014)
#define HWIO_GCC_GP3_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_GCC_GP3_D_RMSK                                                                         0xff
#define HWIO_GCC_GP3_D_IN          \
        in_dword(HWIO_GCC_GP3_D_ADDR)
#define HWIO_GCC_GP3_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, m)
#define HWIO_GCC_GP3_D_OUT(v)      \
        out_dword(HWIO_GCC_GP3_D_ADDR,v)
#define HWIO_GCC_GP3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_D_ADDR,m,v,HWIO_GCC_GP3_D_IN)
#define HWIO_GCC_GP3_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_GP3_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_APSS_MISC_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00060000)
#define HWIO_GCC_APSS_MISC_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00060000)
#define HWIO_GCC_APSS_MISC_RMSK                                                                      0xf
#define HWIO_GCC_APSS_MISC_IN          \
        in_dword(HWIO_GCC_APSS_MISC_ADDR)
#define HWIO_GCC_APSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_MISC_ADDR, m)
#define HWIO_GCC_APSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APSS_MISC_ADDR,v)
#define HWIO_GCC_APSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_MISC_ADDR,m,v,HWIO_GCC_APSS_MISC_IN)
#define HWIO_GCC_APSS_MISC_AUX3_CLK_ENABLE_BMSK                                                      0x8
#define HWIO_GCC_APSS_MISC_AUX3_CLK_ENABLE_SHFT                                                      0x3
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_BMSK                                                      0x4
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_SHFT                                                      0x2
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_BMSK                                                      0x2
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_SHFT                                                      0x1
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_BMSK                                                    0x1
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_SHFT                                                    0x0

#define HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_RMSK                                                             0x1
#define HWIO_GCC_TIC_MODE_APSS_BOOT_IN          \
        in_dword(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR, m)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OUT(v)      \
        out_dword(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR,v)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR,m,v,HWIO_GCC_TIC_MODE_APSS_BOOT_IN)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_BMSK                                       0x1
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_SHFT                                       0x0

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                             0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK                                                             0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN          \
        in_dword(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, m)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,v)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,m,v,HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_BMSK                                              0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_SHFT                                              0x0

#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000008)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_RMSK                                                     0xffffffff
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_IN          \
        in_dword(HWIO_GCC_S1LM_MODEM_DIV_VOTE_ADDR)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_S1LM_MODEM_DIV_VOTE_ADDR, m)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_S1LM_MODEM_DIV_VOTE_ADDR,v)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_S1LM_MODEM_DIV_VOTE_ADDR,m,v,HWIO_GCC_S1LM_MODEM_DIV_VOTE_IN)
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_SPARE_BITS_BMSK                                          0xfffffffe
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_SPARE_BITS_SHFT                                                 0x1
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_S1LM_MODEM_DIV_VOTE_BMSK                                        0x1
#define HWIO_GCC_S1LM_MODEM_DIV_VOTE_S1LM_MODEM_DIV_VOTE_SHFT                                        0x0

#define HWIO_GCC_GCC_SPARE1_REG_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_RMSK                                                          0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_IN          \
        in_dword(HWIO_GCC_GCC_SPARE1_REG_ADDR)
#define HWIO_GCC_GCC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE1_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE1_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE1_REG_IN)
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_BMSK                                               0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_SHFT                                                      0x0

#define HWIO_GCC_S1LM_APPS_DIV_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e000)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e000)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_RMSK                                                      0xffffffff
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_IN          \
        in_dword(HWIO_GCC_S1LM_APPS_DIV_VOTE_ADDR)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_S1LM_APPS_DIV_VOTE_ADDR, m)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_S1LM_APPS_DIV_VOTE_ADDR,v)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_S1LM_APPS_DIV_VOTE_ADDR,m,v,HWIO_GCC_S1LM_APPS_DIV_VOTE_IN)
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_SPARE_BITS31_18_BMSK                                      0xfffc0000
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_SPARE_BITS31_18_SHFT                                            0x12
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_SW_OVERRIDE_BMSK                               0x20000
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_SW_OVERRIDE_SHFT                                  0x11
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_HW_SW_OVERRIDE_EN_CHICKEN_BIT_BMSK             0x10000
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_HW_SW_OVERRIDE_EN_CHICKEN_BIT_SHFT                0x10
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_SPARE_BITS15_1_BMSK                                           0xfffe
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_SPARE_BITS15_1_SHFT                                              0x1
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_VOTE_BMSK                                          0x1
#define HWIO_GCC_S1LM_APPS_DIV_VOTE_S1LM_APPS_DIV_VOTE_SHFT                                          0x0

#define HWIO_GCC_GCC_SPARE3_REG_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_RMSK                                                          0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_IN          \
        in_dword(HWIO_GCC_GCC_SPARE3_REG_ADDR)
#define HWIO_GCC_GCC_SPARE3_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE3_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE3_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE3_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE3_REG_IN)
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_BMSK                                               0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_SHFT                                                      0x0

#define HWIO_GCC_AUDIO_CORE_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_RMSK                                                          0x80000007
#define HWIO_GCC_AUDIO_CORE_BCR_IN          \
        in_dword(HWIO_GCC_AUDIO_CORE_BCR_ADDR)
#define HWIO_GCC_AUDIO_CORE_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AUDIO_CORE_BCR_ADDR, m)
#define HWIO_GCC_AUDIO_CORE_BCR_OUT(v)      \
        out_dword(HWIO_GCC_AUDIO_CORE_BCR_ADDR,v)
#define HWIO_GCC_AUDIO_CORE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AUDIO_CORE_BCR_ADDR,m,v,HWIO_GCC_AUDIO_CORE_BCR_IN)
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_STATUS_BMSK                                               0x80000000
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_STATUS_SHFT                                                     0x1f
#define HWIO_GCC_AUDIO_CORE_BCR_FORCE_RESET_BMSK                                                     0x4
#define HWIO_GCC_AUDIO_CORE_BCR_FORCE_RESET_SHFT                                                     0x2
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_EN_BMSK                                                          0x2
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_EN_SHFT                                                          0x1
#define HWIO_GCC_AUDIO_CORE_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_AUDIO_CORE_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_RMSK                                         0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_D_BMSK                                       0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_D_SHFT                                        0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_N_BMSK                                       0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_N_SHFT                                        0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_M_BMSK                                       0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_M_SHFT                                        0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_RMSK                                             0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_MODE_BMSK                                        0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_MODE_SHFT                                           0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_M_BMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_M_SHFT                                                     0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_NOT_N_MINUS_M_BMSK                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_NOT_N_MINUS_M_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_NOT_2D_BMSK                                               0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_NOT_2D_SHFT                                                0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_RMSK                                             0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_RMSK                                         0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_D_BMSK                                       0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_D_SHFT                                        0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_N_BMSK                                       0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_N_SHFT                                        0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_M_BMSK                                       0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_M_SHFT                                        0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_RMSK                                             0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_MODE_BMSK                                        0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_MODE_SHFT                                           0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_M_BMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_M_SHFT                                                     0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_NOT_N_MINUS_M_BMSK                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_NOT_N_MINUS_M_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_NOT_2D_BMSK                                               0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_NOT_2D_SHFT                                                0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_RMSK                                             0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_N_BMSK                                                  0x40
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_N_SHFT                                                   0x6
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_M_BMSK                                                  0x20
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_M_SHFT                                                   0x5
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_RMSK                                             0x800000f3
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_D_BMSK                                           0x80
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_D_SHFT                                            0x7
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_N_BMSK                                           0x40
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_N_SHFT                                            0x6
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_M_BMSK                                           0x20
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_M_SHFT                                            0x5
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_RMSK                                                 0x371f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_MODE_BMSK                                            0x3000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_MODE_SHFT                                               0xc
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_M_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_M_BMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_M_SHFT                                                         0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_N_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_NOT_N_MINUS_M_BMSK                                            0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_NOT_N_MINUS_M_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_D_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_NOT_2D_BMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_NOT_2D_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OFFS                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_RMSK                                    0x80007ff1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_CORE_ON_BMSK                      0x4000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_CORE_ON_SHFT                         0xe
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                    0x2000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                       0xd
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                   0x1000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                      0xc
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_WAKEUP_BMSK                                  0xf00
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_WAKEUP_SHFT                                    0x8
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_SLEEP_BMSK                                    0xf0
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_SLEEP_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OFFS                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_RMSK                                        0x80000003
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_HW_CTL_BMSK                                        0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_HW_CTL_SHFT                                        0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c050)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c050)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_RMSK                                                    0x80000003
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_STC_XO_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_HW_CTL_BMSK                                                    0x2
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_HW_CTL_SHFT                                                    0x1
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OFFS                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_RMSK                                    0x80000003
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_HW_CTL_BMSK                                    0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_HW_CTL_SHFT                                    0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_RMSK                                         0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_D_BMSK                                       0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_D_SHFT                                        0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_N_BMSK                                       0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_N_SHFT                                        0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_M_BMSK                                       0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_M_SHFT                                        0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_RMSK                                             0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_MODE_BMSK                                        0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_MODE_SHFT                                           0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_M_BMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_M_SHFT                                                     0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_NOT_N_MINUS_M_BMSK                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_NOT_N_MINUS_M_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_RMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_NOT_2D_BMSK                                               0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_NOT_2D_SHFT                                                0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_RMSK                                             0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_HW_CTL_BMSK                                             0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_HW_CTL_SHFT                                             0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f0)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f0)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_RMSK                                           0x800000f3
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_D_BMSK                                         0x80
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_D_SHFT                                          0x7
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_N_BMSK                                         0x40
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_N_SHFT                                          0x6
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_M_BMSK                                         0x20
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_M_SHFT                                          0x5
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                  0x10
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                   0x4
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_EN_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_EN_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_UPDATE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_UPDATE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f4)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f4)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_RMSK                                               0x371f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_MODE_BMSK                                          0x3000
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_MODE_SHFT                                             0xc
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_SEL_BMSK                                        0x700
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_SEL_SHFT                                          0x8
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_DIV_BMSK                                         0x1f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_DIV_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f8)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f8)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_M_BMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_M_SHFT                                                       0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0fc)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0fc)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_NOT_N_MINUS_M_BMSK                                          0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_NOT_N_MINUS_M_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c100)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c100)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_NOT_2D_BMSK                                                 0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_NOT_2D_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c104)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c104)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_RMSK                                               0x80000003
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c108)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c108)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_RMSK                                       0x800000f3
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_BMSK                              0x80000000
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_SHFT                                    0x1f
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_D_BMSK                                     0x80
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_D_SHFT                                      0x7
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_N_BMSK                                     0x40
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_N_SHFT                                      0x6
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_M_BMSK                                     0x20
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_M_SHFT                                      0x5
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                              0x10
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                               0x4
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ROOT_EN_BMSK                                      0x2
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_ROOT_EN_SHFT                                      0x1
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_UPDATE_BMSK                                       0x1
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CMD_RCGR_UPDATE_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c10c)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c10c)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_RMSK                                           0x371f
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_MODE_BMSK                                      0x3000
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_MODE_SHFT                                         0xc
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_SRC_SEL_BMSK                                    0x700
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_SRC_SEL_SHFT                                      0x8
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_SRC_DIV_BMSK                                     0x1f
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CFG_RCGR_SRC_DIV_SHFT                                      0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c110)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c110)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_ADDR)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_M_BMSK                                                  0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_M_M_SHFT                                                   0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c114)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c114)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_ADDR)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_NOT_N_MINUS_M_BMSK                                      0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_N_NOT_N_MINUS_M_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c118)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c118)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_ADDR)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_NOT_2D_BMSK                                             0xff
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_D_NOT_2D_SHFT                                              0x0

#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c11c)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c11c)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_RMSK                                           0x80000003
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_HW_CTL_BMSK                                           0x2
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_HW_CTL_SHFT                                           0x1
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_ULTAUDIO_SEC_PCM_DATA_OE_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c120)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c120)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_RMSK                                       0x800000f3
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_BMSK                              0x80000000
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_SHFT                                    0x1f
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_D_BMSK                                     0x80
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_D_SHFT                                      0x7
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_N_BMSK                                     0x40
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_N_SHFT                                      0x6
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_M_BMSK                                     0x20
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_M_SHFT                                      0x5
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                              0x10
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                               0x4
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ROOT_EN_BMSK                                      0x2
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_ROOT_EN_SHFT                                      0x1
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_UPDATE_BMSK                                       0x1
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CMD_RCGR_UPDATE_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c124)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c124)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_RMSK                                           0x371f
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_MODE_BMSK                                      0x3000
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_MODE_SHFT                                         0xc
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_SRC_SEL_BMSK                                    0x700
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_SRC_SEL_SHFT                                      0x8
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_SRC_DIV_BMSK                                     0x1f
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CFG_RCGR_SRC_DIV_SHFT                                      0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c128)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c128)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_ADDR)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_M_BMSK                                                  0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_M_M_SHFT                                                   0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c12c)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c12c)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_ADDR)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_NOT_N_MINUS_M_BMSK                                      0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_N_NOT_N_MINUS_M_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c130)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c130)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_RMSK                                                    0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_ADDR)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_NOT_2D_BMSK                                             0xff
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_D_NOT_2D_SHFT                                              0x0

#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c134)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c134)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_RMSK                                           0x80000003
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_HW_CTL_BMSK                                           0x2
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_HW_CTL_SHFT                                           0x1
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_ULTAUDIO_TER_PCM_DATA_OE_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0d8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0d8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_RMSK                                             0x800000f3
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_D_BMSK                                           0x80
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_D_SHFT                                            0x7
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_N_BMSK                                           0x40
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_N_SHFT                                            0x6
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_M_BMSK                                           0x20
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_M_SHFT                                            0x5
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0dc)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0dc)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_RMSK                                                 0x371f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_MODE_BMSK                                            0x3000
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_MODE_SHFT                                               0xc
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e0)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e0)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_M_BMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_M_SHFT                                                         0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e4)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e4)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_NOT_N_MINUS_M_BMSK                                            0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_NOT_N_MINUS_M_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_NOT_2D_BMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_NOT_2D_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0ec)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0ec)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_IN          \
        in_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b8)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b8)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_RMSK                                                            0x1
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_IN          \
        in_dword(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_INM(m)      \
        in_dword_masked(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR, m)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_OUT(v)      \
        out_dword(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR,v)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR,m,v,HWIO_GCC_AUDIO_REF_CLOCK_SEL_IN)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_REF_CLK_SEL_BMSK                                                0x1
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_REF_CLK_SEL_SHFT                                                0x0

#define HWIO_GCC_ECC_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00051000)
#define HWIO_GCC_ECC_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051000)
#define HWIO_GCC_ECC_BCR_RMSK                                                                        0x1
#define HWIO_GCC_ECC_BCR_IN          \
        in_dword(HWIO_GCC_ECC_BCR_ADDR)
#define HWIO_GCC_ECC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ECC_BCR_ADDR, m)
#define HWIO_GCC_ECC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_ECC_BCR_ADDR,v)
#define HWIO_GCC_ECC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ECC_BCR_ADDR,m,v,HWIO_GCC_ECC_BCR_IN)
#define HWIO_GCC_ECC_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_ECC_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_ECC_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00051004)
#define HWIO_GCC_ECC_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051004)
#define HWIO_GCC_ECC_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_ECC_CMD_RCGR_IN          \
        in_dword(HWIO_GCC_ECC_CMD_RCGR_ADDR)
#define HWIO_GCC_ECC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ECC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ECC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ECC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ECC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ECC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ECC_CMD_RCGR_IN)
#define HWIO_GCC_ECC_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_ECC_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_ECC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_ECC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_ECC_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_ECC_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_ECC_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_ECC_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_ECC_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00051008)
#define HWIO_GCC_ECC_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051008)
#define HWIO_GCC_ECC_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_ECC_CFG_RCGR_IN          \
        in_dword(HWIO_GCC_ECC_CFG_RCGR_ADDR)
#define HWIO_GCC_ECC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ECC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ECC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ECC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ECC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ECC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ECC_CFG_RCGR_IN)
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_ECC_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_ECC_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_ECC_CORE_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005100c)
#define HWIO_GCC_ECC_CORE_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005100c)
#define HWIO_GCC_ECC_CORE_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_ECC_CORE_CBCR_IN          \
        in_dword(HWIO_GCC_ECC_CORE_CBCR_ADDR)
#define HWIO_GCC_ECC_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ECC_CORE_CBCR_ADDR, m)
#define HWIO_GCC_ECC_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ECC_CORE_CBCR_ADDR,v)
#define HWIO_GCC_ECC_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ECC_CORE_CBCR_ADDR,m,v,HWIO_GCC_ECC_CORE_CBCR_IN)
#define HWIO_GCC_ECC_CORE_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_ECC_CORE_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_ECC_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_ECC_CORE_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_ECC_CORE_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_ECC_CORE_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_ECC_CORE_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_ECC_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00051010)
#define HWIO_GCC_ECC_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00051010)
#define HWIO_GCC_ECC_CBCR_RMSK                                                                0xf0008001
#define HWIO_GCC_ECC_CBCR_IN          \
        in_dword(HWIO_GCC_ECC_CBCR_ADDR)
#define HWIO_GCC_ECC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ECC_CBCR_ADDR, m)
#define HWIO_GCC_ECC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ECC_CBCR_ADDR,v)
#define HWIO_GCC_ECC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ECC_CBCR_ADDR,m,v,HWIO_GCC_ECC_CBCR_IN)
#define HWIO_GCC_ECC_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_ECC_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_ECC_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_ECC_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_ECC_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_ECC_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_ECC_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_ECC_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_DCC_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00052000)
#define HWIO_GCC_DCC_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052000)
#define HWIO_GCC_DCC_BCR_RMSK                                                                        0x1
#define HWIO_GCC_DCC_BCR_IN          \
        in_dword(HWIO_GCC_DCC_BCR_ADDR)
#define HWIO_GCC_DCC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_BCR_ADDR, m)
#define HWIO_GCC_DCC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_BCR_ADDR,v)
#define HWIO_GCC_DCC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_BCR_ADDR,m,v,HWIO_GCC_DCC_BCR_IN)
#define HWIO_GCC_DCC_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_DCC_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_DCC_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00052004)
#define HWIO_GCC_DCC_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052004)
#define HWIO_GCC_DCC_CBCR_RMSK                                                                0xf000fff1
#define HWIO_GCC_DCC_CBCR_IN          \
        in_dword(HWIO_GCC_DCC_CBCR_ADDR)
#define HWIO_GCC_DCC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_CBCR_ADDR, m)
#define HWIO_GCC_DCC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_CBCR_ADDR,v)
#define HWIO_GCC_DCC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_CBCR_ADDR,m,v,HWIO_GCC_DCC_CBCR_IN)
#define HWIO_GCC_DCC_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DCC_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DCC_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_DCC_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_DCC_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_DCC_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_DCC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_DCC_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_DCC_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_DCC_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_DCC_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_DCC_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DCC_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_DCC_XO_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00052008)
#define HWIO_GCC_DCC_XO_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052008)
#define HWIO_GCC_DCC_XO_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_DCC_XO_CBCR_IN          \
        in_dword(HWIO_GCC_DCC_XO_CBCR_ADDR)
#define HWIO_GCC_DCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_DCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_DCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_XO_CBCR_ADDR,m,v,HWIO_GCC_DCC_XO_CBCR_IN)
#define HWIO_GCC_DCC_XO_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_DCC_XO_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_DCC_XO_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_DCC_XO_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_QZIP_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00053000)
#define HWIO_GCC_QZIP_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053000)
#define HWIO_GCC_QZIP_CBCR_RMSK                                                               0x80007ff1
#define HWIO_GCC_QZIP_CBCR_IN          \
        in_dword(HWIO_GCC_QZIP_CBCR_ADDR)
#define HWIO_GCC_QZIP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QZIP_CBCR_ADDR, m)
#define HWIO_GCC_QZIP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QZIP_CBCR_ADDR,v)
#define HWIO_GCC_QZIP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QZIP_CBCR_ADDR,m,v,HWIO_GCC_QZIP_CBCR_IN)
#define HWIO_GCC_QZIP_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QZIP_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_QZIP_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_QZIP_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_QZIP_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_QZIP_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_QZIP_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_QZIP_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QZIP_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPARE1_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00054000)
#define HWIO_GCC_SPARE1_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054000)
#define HWIO_GCC_SPARE1_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_SPARE1_REG_IN          \
        in_dword(HWIO_GCC_SPARE1_REG_ADDR)
#define HWIO_GCC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE1_REG_ADDR, m)
#define HWIO_GCC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_GCC_SPARE1_REG_ADDR,v)
#define HWIO_GCC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE1_REG_ADDR,m,v,HWIO_GCC_SPARE1_REG_IN)
#define HWIO_GCC_SPARE1_REG_SPARE_FIELD_BMSK                                                  0xffffffff
#define HWIO_GCC_SPARE1_REG_SPARE_FIELD_SHFT                                                         0x0

#define HWIO_GCC_SPARE2_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00055000)
#define HWIO_GCC_SPARE2_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055000)
#define HWIO_GCC_SPARE2_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_SPARE2_REG_IN          \
        in_dword(HWIO_GCC_SPARE2_REG_ADDR)
#define HWIO_GCC_SPARE2_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE2_REG_ADDR, m)
#define HWIO_GCC_SPARE2_REG_OUT(v)      \
        out_dword(HWIO_GCC_SPARE2_REG_ADDR,v)
#define HWIO_GCC_SPARE2_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE2_REG_ADDR,m,v,HWIO_GCC_SPARE2_REG_IN)
#define HWIO_GCC_SPARE2_REG_SPARE_FIELD_BMSK                                                  0xffffffff
#define HWIO_GCC_SPARE2_REG_SPARE_FIELD_SHFT                                                         0x0

#define HWIO_GCC_SPARE3_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00056000)
#define HWIO_GCC_SPARE3_REG_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056000)
#define HWIO_GCC_SPARE3_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_SPARE3_REG_IN          \
        in_dword(HWIO_GCC_SPARE3_REG_ADDR)
#define HWIO_GCC_SPARE3_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE3_REG_ADDR, m)
#define HWIO_GCC_SPARE3_REG_OUT(v)      \
        out_dword(HWIO_GCC_SPARE3_REG_ADDR,v)
#define HWIO_GCC_SPARE3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE3_REG_ADDR,m,v,HWIO_GCC_SPARE3_REG_IN)
#define HWIO_GCC_SPARE3_REG_SPARE_FIELD_BMSK                                                  0xffffffff
#define HWIO_GCC_SPARE3_REG_SPARE_FIELD_SHFT                                                         0x0

/*----------------------------------------------------------------------------
 * MODULE: MPM2_SLP_CNTR
 *--------------------------------------------------------------------------*/

#define MPM2_SLP_CNTR_REG_BASE                                    (MPM2_MPM_BASE      + 0x00003000)
#define MPM2_SLP_CNTR_REG_BASE_SIZE                               0x1000
#define MPM2_SLP_CNTR_REG_BASE_USED                               0x0
#define MPM2_SLP_CNTR_REG_BASE_OFFS                               0x00003000

#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_ADDR               (MPM2_SLP_CNTR_REG_BASE      + 0x00000000)
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_OFFS               (MPM2_SLP_CNTR_REG_BASE_OFFS + 0x00000000)
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_RMSK               0xffffffff
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_IN          \
        in_dword(HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_ADDR)
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_ADDR, m)
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_DATA_BMSK          0xffffffff
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_DATA_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MPM2_PSHOLD
 *--------------------------------------------------------------------------*/

#define MPM2_PSHOLD_REG_BASE                                                    (MPM2_MPM_BASE      + 0x0000b000)
#define MPM2_PSHOLD_REG_BASE_SIZE                                               0x1000
#define MPM2_PSHOLD_REG_BASE_USED                                               0x24
#define MPM2_PSHOLD_REG_BASE_OFFS                                               0x0000b000

#define HWIO_MPM2_MPM_PS_HOLD_ADDR                                              (MPM2_PSHOLD_REG_BASE      + 0x00000000)
#define HWIO_MPM2_MPM_PS_HOLD_OFFS                                              (MPM2_PSHOLD_REG_BASE_OFFS + 0x00000000)
#define HWIO_MPM2_MPM_PS_HOLD_RMSK                                                     0x1
#define HWIO_MPM2_MPM_PS_HOLD_IN          \
        in_dword(HWIO_MPM2_MPM_PS_HOLD_ADDR)
#define HWIO_MPM2_MPM_PS_HOLD_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_PS_HOLD_ADDR, m)
#define HWIO_MPM2_MPM_PS_HOLD_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_PS_HOLD_ADDR,v)
#define HWIO_MPM2_MPM_PS_HOLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_PS_HOLD_ADDR,m,v,HWIO_MPM2_MPM_PS_HOLD_IN)
#define HWIO_MPM2_MPM_PS_HOLD_PSHOLD_BMSK                                              0x1
#define HWIO_MPM2_MPM_PS_HOLD_PSHOLD_SHFT                                              0x0

#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_ADDR                                (MPM2_PSHOLD_REG_BASE      + 0x00000004)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_OFFS                                (MPM2_PSHOLD_REG_BASE_OFFS + 0x00000004)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_RMSK                                       0x1
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_IN          \
        in_dword(HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_ADDR)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_ADDR, m)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_ADDR,v)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_ADDR,m,v,HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_IN)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_DDR_PHY_FREEZEIO_EBI1_BMSK                 0x1
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_DDR_PHY_FREEZEIO_EBI1_SHFT                 0x0

#define HWIO_MPM2_PONOFF_CLAMP_MEM_STATUS_ADDR_ADDR                             (MPM2_PSHOLD_REG_BASE      + 0x00000020)
#define HWIO_MPM2_PONOFF_CLAMP_MEM_STATUS_ADDR_OFFS                             (MPM2_PSHOLD_REG_BASE_OFFS + 0x00000020)
#define HWIO_MPM2_PONOFF_CLAMP_MEM_STATUS_ADDR_RMSK                                    0x1
#define HWIO_MPM2_PONOFF_CLAMP_MEM_STATUS_ADDR_IN          \
        in_dword(HWIO_MPM2_PONOFF_CLAMP_MEM_STATUS_ADDR_ADDR)
#define HWIO_MPM2_PONOFF_CLAMP_MEM_STATUS_ADDR_INM(m)      \
        in_dword_masked(HWIO_MPM2_PONOFF_CLAMP_MEM_STATUS_ADDR_ADDR, m)
#define HWIO_MPM2_PONOFF_CLAMP_MEM_STATUS_ADDR_STATUS_BMSK                             0x1
#define HWIO_MPM2_PONOFF_CLAMP_MEM_STATUS_ADDR_STATUS_SHFT                             0x0

#define HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_ADDR                                    (MPM2_PSHOLD_REG_BASE      + 0x00000024)
#define HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_OFFS                                    (MPM2_PSHOLD_REG_BASE_OFFS + 0x00000024)
#define HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_RMSK                                           0x1
#define HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_IN          \
        in_dword(HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_ADDR)
#define HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_INM(m)      \
        in_dword_masked(HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_ADDR, m)
#define HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_OUT(v)      \
        out_dword(HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_ADDR,v)
#define HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_ADDR,m,v,HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_IN)
#define HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_RESET_BMSK                                     0x1
#define HWIO_MPM2_CLAMP_CTRL_PONOFF_PHY_RESET_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_REGS_REG_BASE                                                                                            (CORE_TOP_CSR_BASE      + 0x00037000)
#define TCSR_TCSR_REGS_REG_BASE_SIZE                                                                                       0x21000
#define TCSR_TCSR_REGS_REG_BASE_USED                                                                                       0x20000
#define TCSR_TCSR_REGS_REG_BASE_OFFS                                                                                       0x00037000

#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00000100)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000100)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_RMSK                                                                                0x10001
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_IN          \
        in_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_NSEN_INIT_BMSK                                                   0x10000
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_NSEN_INIT_SHFT                                                      0x10
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_EN_TZ_BMSK                                                           0x1
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_INIT_BIMC_CFG_QRIB_XPU2_EN_TZ_SHFT                                                           0x0

#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00000104)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000104)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_RMSK                                                                               0x10001
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_IN          \
        in_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_NSEN_INIT_BMSK                                                 0x10000
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_NSEN_INIT_SHFT                                                    0x10
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_EN_TZ_BMSK                                                         0x1
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_INIT_BIMC_QXS0_QRIB_XPU2_EN_TZ_SHFT                                                         0x0

#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00000380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_RMSK                                                                        0x10001
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_NSEN_INIT_BMSK                                   0x10000
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_NSEN_INIT_SHFT                                      0x10
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_EN_TZ_BMSK                                           0x1
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_EN_TZ_SHFT                                           0x0

#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00000384)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000384)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_RMSK                                                                     0x10001
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_NSEN_INIT_BMSK                             0x10000
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_NSEN_INIT_SHFT                                0x10
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_EN_TZ_BMSK                                     0x1
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_EN_TZ_SHFT                                     0x0

#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00001000)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001000)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_RMSK                                                                              0xffffffff
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_IN          \
        in_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_BIMC_CFG_QRIB_XPU2_ACR_BMSK                                                       0xffffffff
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_ACR_BIMC_CFG_QRIB_XPU2_ACR_SHFT                                                              0x0

#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00001004)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001004)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_RMSK                                                                         0x10001
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BMSK                                          0x10000
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_SHFT                                             0x10
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                                        0x1
#define HWIO_TCSR_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_BIMC_CFG_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                                        0x0

#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00001008)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001008)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_RMSK                                                                             0xffffffff
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_IN          \
        in_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_BIMC_QXS0_QRIB_XPU2_ACR_BMSK                                                     0xffffffff
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_ACR_BIMC_QXS0_QRIB_XPU2_ACR_SHFT                                                            0x0

#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000100c)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000100c)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_RMSK                                                                        0x10001
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BMSK                                        0x10000
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_SHFT                                           0x10
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                                      0x1
#define HWIO_TCSR_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_BIMC_QXS0_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                                      0x0

#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00001380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001380)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_RMSK                                                                      0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_BMSK                                       0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_MMSS_VENUS0_VBIF_QRIB_XPU2_ACR_SHFT                                              0x0

#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00001384)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001384)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_RMSK                                                                 0x10001
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_BMSK                          0x10000
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_SHFT                             0x10
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                        0x1
#define HWIO_TCSR_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_VBIF_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                        0x0

#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00001390)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001390)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_RMSK                                                                   0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_IN)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_BMSK                                 0xffffffff
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_ACR_SHFT                                        0x0

#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00001394)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_OFFS                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001394)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_RMSK                                                              0x10001
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_IN          \
        in_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR, m)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR,v)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_ADDR,m,v,HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_IN)
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_BMSK                    0x10000
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_SHFT                       0x10
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_EN_HV_BMSK                  0x1
#define HWIO_TCSR_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_MMSS_VENUS0_WRAPPER_QRIB_XPU2_VMIDEN_INIT_EN_HV_SHFT                  0x0

#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00002000)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002000)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RMSK                                                                               0xbffbfb7b
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ADDR)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSS_Q6_MPU_CFG_NON_SECURE_INTR_BMSK                                                0x80000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSS_Q6_MPU_CFG_NON_SECURE_INTR_SHFT                                                      0x1f
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSSNAVCE_MPU_CFG_NON_SECURE_INTR_BMSK                                              0x20000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSSNAVCE_MPU_CFG_NON_SECURE_INTR_SHFT                                                    0x1d
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_DCC_XPU_NON_SECURE_INT_BMSK                                                        0x10000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_DCC_XPU_NON_SECURE_INT_SHFT                                                              0x1c
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PKA_XPU_NON_SEC_ERROR_IRQ_BMSK                                                      0x8000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PKA_XPU_NON_SEC_ERROR_IRQ_SHFT                                                           0x1b
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BLSP1_XPU2_NON_SEC_INTR_BMSK                                                        0x4000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BLSP1_XPU2_NON_SEC_INTR_SHFT                                                             0x1a
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QDSS_BAM_APU_NON_SEC_ERROR_IRQ_BMSK                                                 0x2000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QDSS_BAM_APU_NON_SEC_ERROR_IRQ_SHFT                                                      0x19
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BOOT_IMEM_MPU_NON_SECURE_INTR_BMSK                                                  0x1000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BOOT_IMEM_MPU_NON_SECURE_INTR_SHFT                                                       0x18
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_XPUO_NON_SECURE_INTR_BMSK                                                            0x800000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_XPUO_NON_SECURE_INTR_SHFT                                                                0x17
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QPIC_XPU2_NON_SEC_ERROR_NANDC_IRQ_BMSK                                               0x400000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QPIC_XPU2_NON_SEC_ERROR_NANDC_IRQ_SHFT                                                   0x16
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_CFG_XPU2_NON_SEC_INTR_BMSK                                                       0x200000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_CFG_XPU2_NON_SEC_INTR_SHFT                                                           0x15
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PCNOC_SNOC_XPU2_NON_SEC_INTR_BMSK                                                    0x100000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PCNOC_SNOC_XPU2_NON_SEC_INTR_SHFT                                                        0x14
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PCNOC_CFG_XPU2_NON_SEC_INTR_BMSK                                                      0x80000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PCNOC_CFG_XPU2_NON_SEC_INTR_SHFT                                                         0x13
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_OCIMEM_XPU2_NON_SEC_INTR_BMSK                                                         0x20000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_OCIMEM_XPU2_NON_SEC_INTR_SHFT                                                            0x11
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SEC_CTRL_XPU2_NON_SEC_INTR_BMSK                                                       0x10000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_SEC_CTRL_XPU2_NON_SEC_INTR_SHFT                                                          0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_DEHR_XPU2_NON_SEC_INTR_BMSK                                                            0x8000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_DEHR_XPU2_NON_SEC_INTR_SHFT                                                               0xf
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MPM_XPU2_NON_SEC_INTR_BMSK                                                             0x4000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MPM_XPU2_NON_SEC_INTR_SHFT                                                                0xe
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BOOTROM_XPU2_NON_SEC_INTR_BMSK                                                         0x2000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BOOTROM_XPU2_NON_SEC_INTR_SHFT                                                            0xd
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_CRYPTO0_BAM_XPU2_NON_SEC_INTR_BMSK                                                     0x1000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_CRYPTO0_BAM_XPU2_NON_SEC_INTR_SHFT                                                        0xc
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TCSR_XPU2_NON_SEC_INTR_BMSK                                                             0x800
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TCSR_XPU2_NON_SEC_INTR_SHFT                                                               0xb
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TLMM_XPU2_NON_SEC_INTR_BMSK                                                             0x200
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_TLMM_XPU2_NON_SEC_INTR_SHFT                                                               0x9
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QPIC_XPU2_NON_SEC_INTR_BMSK                                                             0x100
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_QPIC_XPU2_NON_SEC_INTR_SHFT                                                               0x8
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PMIC_ARB_XPU2_NON_SEC_INTR_BMSK                                                          0x40
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_PMIC_ARB_XPU2_NON_SEC_INTR_SHFT                                                           0x6
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_CH0_XPU2_NON_SEC_INTR_BMSK                                                          0x20
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_CH0_XPU2_NON_SEC_INTR_SHFT                                                           0x5
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_MPU_CFG_NON_SEC_INTR_BMSK                                                           0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_BIMC_MPU_CFG_NON_SEC_INTR_SHFT                                                            0x4
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_GCC_XPU2_NON_SEC_INTR_BMSK                                                                0x8
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_GCC_XPU2_NON_SEC_INTR_SHFT                                                                0x3
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_XPU2_NON_SEC_INTR_BMSK                                                                0x2
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_RPM_XPU2_NON_SEC_INTR_SHFT                                                                0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSS_XPU2_NON_SEC_INTR_BMSK                                                                0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_MSS_XPU2_NON_SEC_INTR_SHFT                                                                0x0

#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00002040)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002040)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RMSK                                                                        0xbffbfb7b
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSS_Q6_MPU_CFG_NON_SECURE_INTR_ENABLE_BMSK                                  0x80000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSS_Q6_MPU_CFG_NON_SECURE_INTR_ENABLE_SHFT                                        0x1f
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSSNAVCE_MPU_CFG_NON_SECURE_INTR_ENABLE_BMSK                                0x20000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSSNAVCE_MPU_CFG_NON_SECURE_INTR_ENABLE_SHFT                                      0x1d
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SECURE_INT_ENABLE_BMSK                                          0x10000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SECURE_INT_ENABLE_SHFT                                                0x1c
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PKA_XPU_NON_SEC_ERROR_IRQ_ENABLE_BMSK                                        0x8000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PKA_XPU_NON_SEC_ERROR_IRQ_ENABLE_SHFT                                             0x1b
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BLSP1_XPU2_NON_SEC_INTR_ENABLE_BMSK                                          0x4000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BLSP1_XPU2_NON_SEC_INTR_ENABLE_SHFT                                               0x1a
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QDSS_BAM_APU_NON_SEC_ERROR_IRQ_ENABLE_BMSK                                   0x2000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QDSS_BAM_APU_NON_SEC_ERROR_IRQ_ENABLE_SHFT                                        0x19
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BOOT_IMEM_MPU_NON_SECURE_INTR_ENABLE_BMSK                                    0x1000000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BOOT_IMEM_MPU_NON_SECURE_INTR_ENABLE_SHFT                                         0x18
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_XPUO_NON_SECURE_INTR_ENABLE_BMSK                                              0x800000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_XPUO_NON_SECURE_INTR_ENABLE_SHFT                                                  0x17
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QPIC_XPU2_NON_SEC_ERROR_NANDC_IRQ_ENABLE_BMSK                                 0x400000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QPIC_XPU2_NON_SEC_ERROR_NANDC_IRQ_ENABLE_SHFT                                     0x16
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_CFG_XPU2_NON_SEC_INTR_ENABLE_BMSK                                         0x200000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_CFG_XPU2_NON_SEC_INTR_ENABLE_SHFT                                             0x15
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PCNOC_SNOC_XPU2_NON_SEC_INTR_ENABLE_BMSK                                      0x100000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PCNOC_SNOC_XPU2_NON_SEC_INTR_ENABLE_SHFT                                          0x14
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_NON_SEC_INTR_ENABLE_BMSK                                        0x80000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_NON_SEC_INTR_ENABLE_SHFT                                           0x13
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OCIMEM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                           0x20000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_OCIMEM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                              0x11
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_NON_SEC_INTR_ENABLE_BMSK                                         0x10000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_NON_SEC_INTR_ENABLE_SHFT                                            0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_DEHR_XPU2_NON_SEC_INTR_ENABLE_BMSK                                              0x8000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_DEHR_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0xf
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MPM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                               0x4000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MPM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                  0xe
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BOOTROM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                           0x2000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BOOTROM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                              0xd
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                       0x1000
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                          0xc
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TCSR_XPU2_NON_SEC_INTR_ENABLE_BMSK                                               0x800
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TCSR_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0xb
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TLMM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                               0x200
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_TLMM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0x9
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QPIC_XPU2_NON_SEC_INTR_ENABLE_BMSK                                               0x100
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_QPIC_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                 0x8
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_NON_SEC_INTR_ENABLE_BMSK                                            0x40
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_NON_SEC_INTR_ENABLE_SHFT                                             0x6
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_NON_SEC_INTR_ENABLE_BMSK                                            0x20
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_NON_SEC_INTR_ENABLE_SHFT                                             0x5
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_MPU_CFG_NON_SEC_INTR_ENABLE_BMSK                                             0x10
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_BIMC_MPU_CFG_NON_SEC_INTR_ENABLE_SHFT                                              0x4
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_GCC_XPU2_NON_SEC_INTR_ENABLE_BMSK                                                  0x8
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_GCC_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                  0x3
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_XPU2_NON_SEC_INTR_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_RPM_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSS_XPU2_NON_SEC_INTR_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_SS_XPU2_NON_SEC_INTR0_ENABLE_MSS_XPU2_NON_SEC_INTR_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK                                                                       0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_MSS_Q6_MPU_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                 0x80000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_MSS_Q6_MPU_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                       0x1f
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                        0x40000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                              0x1e
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_MSSNAVCE_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                   0x20000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_MSSNAVCE_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                         0x1d
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                        0x10000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                              0x1c
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                         0x8000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                              0x1b
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                         0x4000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                              0x1a
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_VMIDO_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                        0x800000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_VMIDO_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                            0x17
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                       0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                        0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                         0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                          0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_BAM_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                         0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_BAM_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                          0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QPIC_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                             0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QPIC_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                              0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                              0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                              0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                           0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                           0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                              0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                              0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_CLIENT_NON_SEC_INTR_BMSK                                               0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_CLIENT_NON_SEC_INTR_SHFT                                               0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                                0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                   0x80000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                         0x1f
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK          0x40000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                0x1e
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                     0x20000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                           0x1d
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK          0x10000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                0x1c
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK           0x8000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                0x1b
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK           0x4000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                0x1a
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_VMIDO_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                          0x800000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_VMIDO_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                              0x17
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                         0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                          0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                           0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                            0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                           0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                            0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QPIC_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                               0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QPIC_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                                0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                                0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                                0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                             0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                             0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                                0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                                0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BMSK                                 0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SHFT                                 0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00002090)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002090)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK                                                                          0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_MSS_Q6_MPU_VMIDMT_CFG_NON_SEC_INTR_BMSK                                       0x80000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_MSS_Q6_MPU_VMIDMT_CFG_NON_SEC_INTR_SHFT                                             0x1f
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_NON_SEC_INTR_BMSK                              0x40000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_NON_SEC_INTR_SHFT                                    0x1e
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_MSSNAVCE_VMIDMT_CFG_NON_SEC_INTR_BMSK                                         0x20000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_MSSNAVCE_VMIDMT_CFG_NON_SEC_INTR_SHFT                                               0x1d
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_NON_SEC_INTR_BMSK                              0x10000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_NON_SEC_INTR_SHFT                                    0x1c
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_NON_SEC_INTR_BMSK                               0x8000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_NON_SEC_INTR_SHFT                                    0x1b
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_NON_SEC_INTR_BMSK                               0x4000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_NON_SEC_INTR_SHFT                                    0x1a
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_VMIDO_VMIDMT_CFG_NON_SEC_INTR_BMSK                                              0x800000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_VMIDO_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                  0x17
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_CFG_NON_SEC_INTR_BMSK                                             0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_CFG_NON_SEC_INTR_SHFT                                              0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_CFG_NON_SEC_INTR_BMSK                                               0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_BAM_VMIDMT_CFG_NON_SEC_INTR_BMSK                                               0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_BAM_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QPIC_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                   0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QPIC_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                    0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_DEHR_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                    0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_DEHR_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                    0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                 0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                 0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                    0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                    0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_CFG_NON_SEC_INTR_BMSK                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_CFG_NON_SEC_INTR_SHFT                                                     0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x000020d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x000020d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                   0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                         0x80000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                               0x1f
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                0x40000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                      0x1e
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                           0x20000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                 0x1d
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                0x10000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                      0x1c
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                 0x8000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                      0x1b
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                 0x4000000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                      0x1a
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_VMIDO_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                0x800000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_VMIDO_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                    0x17
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                               0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                 0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                  0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                 0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                  0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QPIC_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                     0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QPIC_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                      0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                      0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                      0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                      0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                      0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_MUTEX_REG_RESET_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00002800)
#define HWIO_TCSR_MUTEX_REG_RESET_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002800)
#define HWIO_TCSR_MUTEX_REG_RESET_RMSK                                                                                            0x1
#define HWIO_TCSR_MUTEX_REG_RESET_IN          \
        in_dword(HWIO_TCSR_MUTEX_REG_RESET_ADDR)
#define HWIO_TCSR_MUTEX_REG_RESET_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_RESET_ADDR, m)
#define HWIO_TCSR_MUTEX_REG_RESET_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_REG_RESET_ADDR,v)
#define HWIO_TCSR_MUTEX_REG_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_REG_RESET_ADDR,m,v,HWIO_TCSR_MUTEX_REG_RESET_IN)
#define HWIO_TCSR_MUTEX_REG_RESET_MUTEX_RESET_BMSK                                                                                0x1
#define HWIO_TCSR_MUTEX_REG_RESET_MUTEX_RESET_SHFT                                                                                0x0

#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00002400)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002400)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RMSK                                                                                   0xbffbfb7b
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_SEC_INTR0_ADDR)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSS_Q6_MPU_CFG_SECURE_INTR_BMSK                                                        0x80000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSS_Q6_MPU_CFG_SECURE_INTR_SHFT                                                              0x1f
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSSNAVCE_MPU_CFG_SECURE_INTR_BMSK                                                      0x20000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSSNAVCE_MPU_CFG_SECURE_INTR_SHFT                                                            0x1d
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_DCC_XPU_SECURE_INT_BMSK                                                                0x10000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_DCC_XPU_SECURE_INT_SHFT                                                                      0x1c
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PKA_XPU_SEC_ERROR_IRQ_BMSK                                                              0x8000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PKA_XPU_SEC_ERROR_IRQ_SHFT                                                                   0x1b
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BLSP1_XPU2_SEC_INTR_BMSK                                                                0x4000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BLSP1_XPU2_SEC_INTR_SHFT                                                                     0x1a
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QDSS_BAM_APU_SEC_ERROR_IRQ_BMSK                                                         0x2000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QDSS_BAM_APU_SEC_ERROR_IRQ_SHFT                                                              0x19
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BOOT_IMEM_MPU_SECURE_INTR_BMSK                                                          0x1000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BOOT_IMEM_MPU_SECURE_INTR_SHFT                                                               0x18
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_XPUO_SECURE_INTR_BMSK                                                                    0x800000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_XPUO_SECURE_INTR_SHFT                                                                        0x17
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QPIC_XPU2_SEC_ERROR_NANDC_IRQ_BMSK                                                       0x400000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QPIC_XPU2_SEC_ERROR_NANDC_IRQ_SHFT                                                           0x16
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_CFG_XPU2_SEC_INTR_BMSK                                                               0x200000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_CFG_XPU2_SEC_INTR_SHFT                                                                   0x15
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PCNOC_SNOC_XPU2_SEC_INTR_BMSK                                                            0x100000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PCNOC_SNOC_XPU2_SEC_INTR_SHFT                                                                0x14
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PCNOC_CFG_XPU2_SEC_INTR_BMSK                                                              0x80000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PCNOC_CFG_XPU2_SEC_INTR_SHFT                                                                 0x13
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_OCIMEM_XPU2_SEC_INTR_BMSK                                                                 0x20000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_OCIMEM_XPU2_SEC_INTR_SHFT                                                                    0x11
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SEC_CTRL_XPU2_SEC_INTR_BMSK                                                               0x10000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_SEC_CTRL_XPU2_SEC_INTR_SHFT                                                                  0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_DEHR_XPU2_SEC_INTR_BMSK                                                                    0x8000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_DEHR_XPU2_SEC_INTR_SHFT                                                                       0xf
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MPM_XPU2_SEC_INTR_BMSK                                                                     0x4000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MPM_XPU2_SEC_INTR_SHFT                                                                        0xe
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BOOTROM_XPU2_SEC_INTR_BMSK                                                                 0x2000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BOOTROM_XPU2_SEC_INTR_SHFT                                                                    0xd
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_CRYPTO0_BAM_XPU2_SEC_INTR_BMSK                                                             0x1000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_CRYPTO0_BAM_XPU2_SEC_INTR_SHFT                                                                0xc
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TCSR_XPU2_SEC_INTR_BMSK                                                                     0x800
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TCSR_XPU2_SEC_INTR_SHFT                                                                       0xb
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TLMM_XPU2_SEC_INTR_BMSK                                                                     0x200
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_TLMM_XPU2_SEC_INTR_SHFT                                                                       0x9
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QPIC_XPU2_SEC_INTR_BMSK                                                                     0x100
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_QPIC_XPU2_SEC_INTR_SHFT                                                                       0x8
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PMIC_ARB_XPU2_SEC_INTR_BMSK                                                                  0x40
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_PMIC_ARB_XPU2_SEC_INTR_SHFT                                                                   0x6
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_CH0_XPU2_SEC_INTR_BMSK                                                                  0x20
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_CH0_XPU2_SEC_INTR_SHFT                                                                   0x5
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_MPU_CFG_SEC_INTR_BMSK                                                                   0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_BIMC_MPU_CFG_SEC_INTR_SHFT                                                                    0x4
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_GCC_XPU2_SEC_INTR_BMSK                                                                        0x8
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_GCC_XPU2_SEC_INTR_SHFT                                                                        0x3
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_XPU2_SEC_INTR_BMSK                                                                        0x2
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_RPM_XPU2_SEC_INTR_SHFT                                                                        0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSS_XPU2_SEC_INTR_BMSK                                                                        0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_MSS_XPU2_SEC_INTR_SHFT                                                                        0x0

#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00002440)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002440)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RMSK                                                                            0xbffbfb7b
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSS_Q6_MPU_CFG_SECURE_INTR_ENABLE_BMSK                                          0x80000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSS_Q6_MPU_CFG_SECURE_INTR_ENABLE_SHFT                                                0x1f
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSSNAVCE_MPU_CFG_SECURE_INTR_ENABLE_BMSK                                        0x20000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSSNAVCE_MPU_CFG_SECURE_INTR_ENABLE_SHFT                                              0x1d
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_DCC_XPU_SECURE_INT_ENABLE_BMSK                                                  0x10000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_DCC_XPU_SECURE_INT_ENABLE_SHFT                                                        0x1c
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PKA_XPU_SEC_ERROR_IRQ_ENABLE_BMSK                                                0x8000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PKA_XPU_SEC_ERROR_IRQ_ENABLE_SHFT                                                     0x1b
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BLSP1_XPU2_SEC_INTR_ENABLE_BMSK                                                  0x4000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BLSP1_XPU2_SEC_INTR_ENABLE_SHFT                                                       0x1a
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QDSS_BAM_APU_SEC_ERROR_IRQ_ENABLE_BMSK                                           0x2000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QDSS_BAM_APU_SEC_ERROR_IRQ_ENABLE_SHFT                                                0x19
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BOOT_IMEM_MPU_SECURE_INTR_ENABLE_BMSK                                            0x1000000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BOOT_IMEM_MPU_SECURE_INTR_ENABLE_SHFT                                                 0x18
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_XPUO_SECURE_INTR_ENABLE_BMSK                                                      0x800000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_XPUO_SECURE_INTR_ENABLE_SHFT                                                          0x17
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QPIC_XPU2_SEC_ERROR_NANDC_IRQ_ENABLE_BMSK                                         0x400000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QPIC_XPU2_SEC_ERROR_NANDC_IRQ_ENABLE_SHFT                                             0x16
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_CFG_XPU2_SEC_INTR_ENABLE_BMSK                                                 0x200000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_CFG_XPU2_SEC_INTR_ENABLE_SHFT                                                     0x15
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PCNOC_SNOC_XPU2_SEC_INTR_ENABLE_BMSK                                              0x100000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PCNOC_SNOC_XPU2_SEC_INTR_ENABLE_SHFT                                                  0x14
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_SEC_INTR_ENABLE_BMSK                                                0x80000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PCNOC_CFG_XPU2_SEC_INTR_ENABLE_SHFT                                                   0x13
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OCIMEM_XPU2_SEC_INTR_ENABLE_BMSK                                                   0x20000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_OCIMEM_XPU2_SEC_INTR_ENABLE_SHFT                                                      0x11
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_SEC_INTR_ENABLE_BMSK                                                 0x10000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_SEC_CTRL_XPU2_SEC_INTR_ENABLE_SHFT                                                    0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_DEHR_XPU2_SEC_INTR_ENABLE_BMSK                                                      0x8000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_DEHR_XPU2_SEC_INTR_ENABLE_SHFT                                                         0xf
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MPM_XPU2_SEC_INTR_ENABLE_BMSK                                                       0x4000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MPM_XPU2_SEC_INTR_ENABLE_SHFT                                                          0xe
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BOOTROM_XPU2_SEC_INTR_ENABLE_BMSK                                                   0x2000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BOOTROM_XPU2_SEC_INTR_ENABLE_SHFT                                                      0xd
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_SEC_INTR_ENABLE_BMSK                                               0x1000
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU2_SEC_INTR_ENABLE_SHFT                                                  0xc
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TCSR_XPU2_SEC_INTR_ENABLE_BMSK                                                       0x800
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TCSR_XPU2_SEC_INTR_ENABLE_SHFT                                                         0xb
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TLMM_XPU2_SEC_INTR_ENABLE_BMSK                                                       0x200
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_TLMM_XPU2_SEC_INTR_ENABLE_SHFT                                                         0x9
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QPIC_XPU2_SEC_INTR_ENABLE_BMSK                                                       0x100
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_QPIC_XPU2_SEC_INTR_ENABLE_SHFT                                                         0x8
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_SEC_INTR_ENABLE_BMSK                                                    0x40
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_PMIC_ARB_XPU2_SEC_INTR_ENABLE_SHFT                                                     0x6
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_SEC_INTR_ENABLE_BMSK                                                    0x20
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_CH0_XPU2_SEC_INTR_ENABLE_SHFT                                                     0x5
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_MPU_CFG_SEC_INTR_ENABLE_BMSK                                                     0x10
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_BIMC_MPU_CFG_SEC_INTR_ENABLE_SHFT                                                      0x4
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_GCC_XPU2_SEC_INTR_ENABLE_BMSK                                                          0x8
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_GCC_XPU2_SEC_INTR_ENABLE_SHFT                                                          0x3
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_XPU2_SEC_INTR_ENABLE_BMSK                                                          0x2
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_RPM_XPU2_SEC_INTR_ENABLE_SHFT                                                          0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSS_XPU2_SEC_INTR_ENABLE_BMSK                                                          0x1
#define HWIO_TCSR_SS_XPU2_SEC_INTR0_ENABLE_MSS_XPU2_SEC_INTR_ENABLE_SHFT                                                          0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00002410)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002410)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK                                                                           0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_MSS_Q6_MPU_VMIDMT_CLIENT_SEC_INTR_BMSK                                         0x80000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_MSS_Q6_MPU_VMIDMT_CLIENT_SEC_INTR_SHFT                                               0x1f
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_SEC_INTR_BMSK                                0x40000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_SEC_INTR_SHFT                                      0x1e
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_MSSNAVCE_VMIDMT_CLIENT_SEC_INTR_BMSK                                           0x20000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_MSSNAVCE_VMIDMT_CLIENT_SEC_INTR_SHFT                                                 0x1d
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_SEC_INTR_BMSK                                0x10000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_SEC_INTR_SHFT                                      0x1c
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_SEC_INTR_BMSK                                 0x8000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_SEC_INTR_SHFT                                      0x1b
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_SEC_INTR_BMSK                                 0x4000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_SEC_INTR_SHFT                                      0x1a
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_VMIDO_VMIDMT_CLIENT_SEC_INTR_BMSK                                                0x800000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_VMIDO_VMIDMT_CLIENT_SEC_INTR_SHFT                                                    0x17
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_CLIENT_SEC_INTR_BMSK                                               0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_CLIENT_SEC_INTR_SHFT                                                0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_CLIENT_SEC_INTR_BMSK                                                 0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_CLIENT_SEC_INTR_SHFT                                                  0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_BAM_VMIDMT_CLIENT_SEC_INTR_BMSK                                                 0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_BAM_VMIDMT_CLIENT_SEC_INTR_SHFT                                                  0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QPIC_VMIDMT_CLIENT_SEC_INTR_BMSK                                                     0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QPIC_VMIDMT_CLIENT_SEC_INTR_SHFT                                                      0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_DEHR_VMIDMT_CLIENT_SEC_INTR_BMSK                                                      0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_DEHR_VMIDMT_CLIENT_SEC_INTR_SHFT                                                      0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_BMSK                                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_SHFT                                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP_VMIDMT_CLIENT_SEC_INTR_BMSK                                                      0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP_VMIDMT_CLIENT_SEC_INTR_SHFT                                                      0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_CLIENT_SEC_INTR_BMSK                                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_CLIENT_SEC_INTR_SHFT                                                       0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00002450)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002450)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK                                                                    0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                           0x80000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                 0x1f
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                  0x40000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                        0x1e
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                             0x20000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                   0x1d
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                  0x10000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                        0x1c
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                   0x8000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                        0x1b
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                   0x4000000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                        0x1a
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_VMIDO_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                  0x800000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_VMIDO_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                      0x17
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                 0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                  0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                   0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                    0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                   0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                    0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QPIC_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                       0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QPIC_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                        0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                        0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_DEHR_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                        0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                     0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                        0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                        0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_SEC_INTR_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_SEC_INTR_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00002490)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002490)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK                                                                              0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_MSS_Q6_MPU_VMIDMT_CFG_SEC_INTR_BMSK                                               0x80000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_MSS_Q6_MPU_VMIDMT_CFG_SEC_INTR_SHFT                                                     0x1f
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_SEC_INTR_BMSK                                      0x40000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_SEC_INTR_SHFT                                            0x1e
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_MSSNAVCE_VMIDMT_CFG_SEC_INTR_BMSK                                                 0x20000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_MSSNAVCE_VMIDMT_CFG_SEC_INTR_SHFT                                                       0x1d
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_SEC_INTR_BMSK                                      0x10000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_SEC_INTR_SHFT                                            0x1c
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_SEC_INTR_BMSK                                       0x8000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_SEC_INTR_SHFT                                            0x1b
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_SEC_INTR_BMSK                                       0x4000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_SEC_INTR_SHFT                                            0x1a
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_VMIDO_VMIDMT_CFG_SEC_INTR_BMSK                                                      0x800000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_VMIDO_VMIDMT_CFG_SEC_INTR_SHFT                                                          0x17
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_CFG_SEC_INTR_BMSK                                                     0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_CFG_SEC_INTR_SHFT                                                      0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_CFG_SEC_INTR_BMSK                                                       0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_CFG_SEC_INTR_SHFT                                                        0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_BAM_VMIDMT_CFG_SEC_INTR_BMSK                                                       0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_BAM_VMIDMT_CFG_SEC_INTR_SHFT                                                        0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QPIC_VMIDMT_CFG_SEC_INTR_BMSK                                                           0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QPIC_VMIDMT_CFG_SEC_INTR_SHFT                                                            0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_DEHR_VMIDMT_CFG_SEC_INTR_BMSK                                                            0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_DEHR_VMIDMT_CFG_SEC_INTR_SHFT                                                            0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_CFG_SEC_INTR_BMSK                                                         0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_CFG_SEC_INTR_SHFT                                                         0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP_VMIDMT_CFG_SEC_INTR_BMSK                                                            0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP_VMIDMT_CFG_SEC_INTR_SHFT                                                            0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_CFG_SEC_INTR_BMSK                                                             0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_CFG_SEC_INTR_SHFT                                                             0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x000024d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x000024d0)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK                                                                       0xfc8000ff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                 0x80000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_MSS_Q6_MPU_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                       0x1f
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                        0x40000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_4_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                              0x1e
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                   0x20000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_MSSNAVCE_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                         0x1d
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                        0x10000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_3_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                              0x1c
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                         0x8000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_2_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                              0x1b
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                         0x4000000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_PCNOC_SNOC_VMIDMT_1_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                              0x1a
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_VMIDO_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                        0x800000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_VMIDO_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                            0x17
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                       0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                        0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                         0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                          0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QPIC_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                             0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QPIC_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                              0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                              0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_DEHR_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                              0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                           0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                           0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                              0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                              0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_SEC_INTR_ENABLE_BMSK                                               0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_CFG_SEC_INTR_ENABLE_SHFT                                               0x0

#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00003000)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003000)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RMSK                                                                                   0xbffbfb6b
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_MSA_INTR0_ADDR)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_MSA_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MSS_Q6_MPU_CFG_MSA_INTR_BMSK                                                           0x80000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MSS_Q6_MPU_CFG_MSA_INTR_SHFT                                                                 0x1f
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MSSNAVCE_MPU_CFG_MSA_INTR_BMSK                                                         0x20000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MSSNAVCE_MPU_CFG_MSA_INTR_SHFT                                                               0x1d
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_DCC_XPU_MSA_INT_BMSK                                                                   0x10000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_DCC_XPU_MSA_INT_SHFT                                                                         0x1c
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PKA_XPU_MSA_ERROR_IRQ_BMSK                                                              0x8000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PKA_XPU_MSA_ERROR_IRQ_SHFT                                                                   0x1b
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BLSP1_XPU2_MSA_INTR_BMSK                                                                0x4000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BLSP1_XPU2_MSA_INTR_SHFT                                                                     0x1a
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QDSS_BAM_APU_MSA_ERROR_IRQ_BMSK                                                         0x2000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QDSS_BAM_APU_MSA_ERROR_IRQ_SHFT                                                              0x19
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BOOT_IMEM_MPU_MSA_INTR_BMSK                                                             0x1000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BOOT_IMEM_MPU_MSA_INTR_SHFT                                                                  0x18
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_XPUO_MSA_INTR_BMSK                                                                       0x800000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_XPUO_MSA_INTR_SHFT                                                                           0x17
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QPIC_XPU2_MSA_ERROR_NANDC_IRQ_BMSK                                                       0x400000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QPIC_XPU2_MSA_ERROR_NANDC_IRQ_SHFT                                                           0x16
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_CFG_XPU2_MSA_INTR_BMSK                                                               0x200000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_CFG_XPU2_MSA_INTR_SHFT                                                                   0x15
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PCNOC_SNOC_XPU2_MSA_INTR_BMSK                                                            0x100000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PCNOC_SNOC_XPU2_MSA_INTR_SHFT                                                                0x14
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PCNOC_CFG_XPU2_MSA_INTR_BMSK                                                              0x80000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PCNOC_CFG_XPU2_MSA_INTR_SHFT                                                                 0x13
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_OCIMEM_XPU2_MSA_INTR_BMSK                                                                 0x20000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_OCIMEM_XPU2_MSA_INTR_SHFT                                                                    0x11
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SEC_CTRL_XPU2_MSA_INTR_BMSK                                                               0x10000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_SEC_CTRL_XPU2_MSA_INTR_SHFT                                                                  0x10
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_DEHR_XPU2_MSA_INTR_BMSK                                                                    0x8000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_DEHR_XPU2_MSA_INTR_SHFT                                                                       0xf
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MPM_XPU2_MSA_INTR_BMSK                                                                     0x4000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_MPM_XPU2_MSA_INTR_SHFT                                                                        0xe
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BOOTROM_XPU2_MSA_INTR_BMSK                                                                 0x2000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BOOTROM_XPU2_MSA_INTR_SHFT                                                                    0xd
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_CRYPTO0_BAM_XPU2_MSA_INTR_BMSK                                                             0x1000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_CRYPTO0_BAM_XPU2_MSA_INTR_SHFT                                                                0xc
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TCSR_XPU2_MSA_INTR_BMSK                                                                     0x800
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TCSR_XPU2_MSA_INTR_SHFT                                                                       0xb
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TLMM_XPU2_MSA_INTR_BMSK                                                                     0x200
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_TLMM_XPU2_MSA_INTR_SHFT                                                                       0x9
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QPIC_XPU2_MSA_INTR_BMSK                                                                     0x100
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_QPIC_XPU2_MSA_INTR_SHFT                                                                       0x8
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PMIC_ARB_XPU2_MSA_INTR_BMSK                                                                  0x40
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_PMIC_ARB_XPU2_MSA_INTR_SHFT                                                                   0x6
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_CH0_XPU2_MSA_INTR_BMSK                                                                  0x20
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_CH0_XPU2_MSA_INTR_SHFT                                                                   0x5
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_GCC_XPU2_MSA_INTR_BMSK                                                                        0x8
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_GCC_XPU2_MSA_INTR_SHFT                                                                        0x3
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_XPU2_MSA_INTR_BMSK                                                                        0x2
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_RPM_XPU2_MSA_INTR_SHFT                                                                        0x1
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_MPU_CFG_MSA_INTR_BMSK                                                                    0x1
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_BIMC_MPU_CFG_MSA_INTR_SHFT                                                                    0x0

#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00003010)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003010)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RMSK                                                                            0xfffbfb6b
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_IN          \
        in_dword(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MSS_Q6_MPU_CFG_MSA_INTR_ENABLE_BMSK                                             0x80000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MSS_Q6_MPU_CFG_MSA_INTR_ENABLE_SHFT                                                   0x1f
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_SNOC_MPU_MSA_INTR_ENABLE_BMSK                                             0x40000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_SNOC_MPU_MSA_INTR_ENABLE_SHFT                                                   0x1e
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MSSNAVCE_MPU_CFG_MSA_INTR_ENABLE_BMSK                                           0x20000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MSSNAVCE_MPU_CFG_MSA_INTR_ENABLE_SHFT                                                 0x1d
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_DCC_XPU_MSA_INT_ENABLE_BMSK                                                     0x10000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_DCC_XPU_MSA_INT_ENABLE_SHFT                                                           0x1c
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PKA_XPU_MSA_ERROR_IRQ_ENABLE_BMSK                                                0x8000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PKA_XPU_MSA_ERROR_IRQ_ENABLE_SHFT                                                     0x1b
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BLSP1_XPU2_MSA_INTR_ENABLE_BMSK                                                  0x4000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BLSP1_XPU2_MSA_INTR_ENABLE_SHFT                                                       0x1a
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QDSS_BAM_APU_MSA_ERROR_IRQ_ENABLE_BMSK                                           0x2000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QDSS_BAM_APU_MSA_ERROR_IRQ_ENABLE_SHFT                                                0x19
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BOOT_IMEM_MPU_MSA_INTR_ENABLE_BMSK                                               0x1000000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BOOT_IMEM_MPU_MSA_INTR_ENABLE_SHFT                                                    0x18
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_XPUO_MSA_INTR_ENABLE_BMSK                                                         0x800000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_XPUO_MSA_INTR_ENABLE_SHFT                                                             0x17
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QPIC_XPU2_MSA_ERROR_NANDC_IRQ_ENABLE_BMSK                                         0x400000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QPIC_XPU2_MSA_ERROR_NANDC_IRQ_ENABLE_SHFT                                             0x16
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_CFG_XPU2_MSA_INTR_ENABLE_BMSK                                                 0x200000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_CFG_XPU2_MSA_INTR_ENABLE_SHFT                                                     0x15
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_SNOC_XPU2_MSA_INTR_ENABLE_BMSK                                              0x100000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_SNOC_XPU2_MSA_INTR_ENABLE_SHFT                                                  0x14
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_CFG_XPU2_MSA_INTR_ENABLE_BMSK                                                0x80000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PCNOC_CFG_XPU2_MSA_INTR_ENABLE_SHFT                                                   0x13
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OCIMEM_XPU2_MSA_INTR_ENABLE_BMSK                                                   0x20000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_OCIMEM_XPU2_MSA_INTR_ENABLE_SHFT                                                      0x11
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SEC_CTRL_XPU2_MSA_INTR_ENABLE_BMSK                                                 0x10000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_SEC_CTRL_XPU2_MSA_INTR_ENABLE_SHFT                                                    0x10
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_DEHR_XPU2_MSA_INTR_ENABLE_BMSK                                                      0x8000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_DEHR_XPU2_MSA_INTR_ENABLE_SHFT                                                         0xf
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MPM_XPU2_MSA_INTR_ENABLE_BMSK                                                       0x4000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_MPM_XPU2_MSA_INTR_ENABLE_SHFT                                                          0xe
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BOOTROM_XPU2_MSA_INTR_ENABLE_BMSK                                                   0x2000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BOOTROM_XPU2_MSA_INTR_ENABLE_SHFT                                                      0xd
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_CRYPTO0_BAM_XPU2_MSA_INTR_ENABLE_BMSK                                               0x1000
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_CRYPTO0_BAM_XPU2_MSA_INTR_ENABLE_SHFT                                                  0xc
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TCSR_XPU2_MSA_INTR_ENABLE_BMSK                                                       0x800
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TCSR_XPU2_MSA_INTR_ENABLE_SHFT                                                         0xb
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TLMM_XPU2_MSA_INTR_ENABLE_BMSK                                                       0x200
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_TLMM_XPU2_MSA_INTR_ENABLE_SHFT                                                         0x9
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QPIC_XPU2_MSA_INTR_ENABLE_BMSK                                                       0x100
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_QPIC_XPU2_MSA_INTR_ENABLE_SHFT                                                         0x8
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PMIC_ARB_XPU2_MSA_INTR_ENABLE_BMSK                                                    0x40
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_PMIC_ARB_XPU2_MSA_INTR_ENABLE_SHFT                                                     0x6
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_CH0_XPU2_MSA_INTR_ENABLE_BMSK                                                    0x20
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_CH0_XPU2_MSA_INTR_ENABLE_SHFT                                                     0x5
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_GCC_XPU2_MSA_INTR_ENABLE_BMSK                                                          0x8
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_GCC_XPU2_MSA_INTR_ENABLE_SHFT                                                          0x3
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_XPU2_MSA_INTR_ENABLE_BMSK                                                          0x2
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_RPM_XPU2_MSA_INTR_ENABLE_SHFT                                                          0x1
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_MPU_CFG_MSA_INTR_ENABLE_BMSK                                                      0x1
#define HWIO_TCSR_SS_XPU2_MSA_INTR0_ENABLE_BIMC_MPU_CFG_MSA_INTR_ENABLE_SHFT                                                      0x0

#define HWIO_TCSR_MSA_BIT_REG_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00003100)
#define HWIO_TCSR_MSA_BIT_REG_OFFS                                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003100)
#define HWIO_TCSR_MSA_BIT_REG_RMSK                                                                                                0x1
#define HWIO_TCSR_MSA_BIT_REG_IN          \
        in_dword(HWIO_TCSR_MSA_BIT_REG_ADDR)
#define HWIO_TCSR_MSA_BIT_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSA_BIT_REG_ADDR, m)
#define HWIO_TCSR_MSA_BIT_REG_OUT(v)      \
        out_dword(HWIO_TCSR_MSA_BIT_REG_ADDR,v)
#define HWIO_TCSR_MSA_BIT_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSA_BIT_REG_ADDR,m,v,HWIO_TCSR_MSA_BIT_REG_IN)
#define HWIO_TCSR_MSA_BIT_REG_MSA_BIT_REG_BMSK                                                                                    0x1
#define HWIO_TCSR_MSA_BIT_REG_MSA_BIT_REG_SHFT                                                                                    0x0

#define HWIO_TCSR_TCSR_CLK_EN_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000407c)
#define HWIO_TCSR_TCSR_CLK_EN_OFFS                                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000407c)
#define HWIO_TCSR_TCSR_CLK_EN_RMSK                                                                                                0x1
#define HWIO_TCSR_TCSR_CLK_EN_IN          \
        in_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR)
#define HWIO_TCSR_TCSR_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, m)
#define HWIO_TCSR_TCSR_CLK_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR,v)
#define HWIO_TCSR_TCSR_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_CLK_EN_ADDR,m,v,HWIO_TCSR_TCSR_CLK_EN_IN)
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_BMSK                                                                                    0x1
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_SHFT                                                                                    0x0

#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00005000)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005000)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK                                                                                       0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN          \
        in_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_BMSK                                                                  0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_SHFT                                                                  0x0

#define HWIO_TCSR_XPU_NSEN_STATUS_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00005004)
#define HWIO_TCSR_XPU_NSEN_STATUS_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005004)
#define HWIO_TCSR_XPU_NSEN_STATUS_RMSK                                                                                            0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_IN          \
        in_dword(HWIO_TCSR_XPU_NSEN_STATUS_ADDR)
#define HWIO_TCSR_XPU_NSEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU2_NSEN_STATUS_BMSK                                                                      0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU2_NSEN_STATUS_SHFT                                                                      0x1

#define HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00005008)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005008)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK                                                                                          0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_IN          \
        in_dword(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU2_VMIDEN_STATUS_BMSK                                                                  0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU2_VMIDEN_STATUS_SHFT                                                                  0x1

#define HWIO_TCSR_XPU_MSAEN_STATUS_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000500c)
#define HWIO_TCSR_XPU_MSAEN_STATUS_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000500c)
#define HWIO_TCSR_XPU_MSAEN_STATUS_RMSK                                                                                           0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_IN          \
        in_dword(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR)
#define HWIO_TCSR_XPU_MSAEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU2_MSAEN_STATUS_BMSK                                                                    0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU2_MSAEN_STATUS_SHFT                                                                    0x1

#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00005014)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005014)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_RMSK                                                                                   0xff
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_IN          \
        in_dword(HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_ADDR)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_ADDR, m)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_OUT(v)      \
        out_dword(HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_ADDR,v)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_ADDR,m,v,HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_IN)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_MDP3_TIMEOUT_VAL_L_BMSK                                                                0xff
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_0_ADDR_MDP3_TIMEOUT_VAL_L_SHFT                                                                 0x0

#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00005018)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005018)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_RMSK                                                                                   0xff
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_IN          \
        in_dword(HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_ADDR)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_ADDR, m)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_OUT(v)      \
        out_dword(HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_ADDR,v)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_ADDR,m,v,HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_IN)
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_MDP3_TIMEOUT_VAL_H_BMSK                                                                0xff
#define HWIO_TCSR_MDP3_TIMEOUT_VAL_1_ADDR_MDP3_TIMEOUT_VAL_H_SHFT                                                                 0x0

#define HWIO_TCSR_MDP3_TIMEOUT_EN_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000501c)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000501c)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_RMSK                                                                                            0x1
#define HWIO_TCSR_MDP3_TIMEOUT_EN_IN          \
        in_dword(HWIO_TCSR_MDP3_TIMEOUT_EN_ADDR)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_MDP3_TIMEOUT_EN_ADDR, m)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_OUT(v)      \
        out_dword(HWIO_TCSR_MDP3_TIMEOUT_EN_ADDR,v)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MDP3_TIMEOUT_EN_ADDR,m,v,HWIO_TCSR_MDP3_TIMEOUT_EN_IN)
#define HWIO_TCSR_MDP3_TIMEOUT_EN_MDP3_TIMEOUT_EN_BMSK                                                                            0x1
#define HWIO_TCSR_MDP3_TIMEOUT_EN_MDP3_TIMEOUT_EN_SHFT                                                                            0x0

#define HWIO_TCSR_TZ_WONCE_n_ADDR(n)                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00006000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_OFFS(n)                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_MAXn                                                                                                  15
#define HWIO_TCSR_TZ_WONCE_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), HWIO_TCSR_TZ_WONCE_n_RMSK)
#define HWIO_TCSR_TZ_WONCE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), mask)
#define HWIO_TCSR_TZ_WONCE_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TZ_WONCE_n_ADDR(n),val)
#define HWIO_TCSR_TZ_WONCE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TZ_WONCE_n_ADDR(n),mask,val,HWIO_TCSR_TZ_WONCE_n_INI(n))
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_BMSK                                                                         0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_SHFT                                                                                0x0

#define HWIO_TCSR_GCC_CLK_MUX_SEL_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x000060f0)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x000060f0)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_RMSK                                                                                          0x8f1
#define HWIO_TCSR_GCC_CLK_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_GCC_CLK_MUX_SEL_ADDR)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_GCC_CLK_MUX_SEL_ADDR, m)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_GCC_CLK_MUX_SEL_ADDR,v)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_GCC_CLK_MUX_SEL_ADDR,m,v,HWIO_TCSR_GCC_CLK_MUX_SEL_IN)
#define HWIO_TCSR_GCC_CLK_MUX_SEL_TPRONTS_SEL_BMSK                                                                              0x800
#define HWIO_TCSR_GCC_CLK_MUX_SEL_TPRONTS_SEL_SHFT                                                                                0xb
#define HWIO_TCSR_GCC_CLK_MUX_SEL_VMID_REG_BMSK                                                                                  0xf0
#define HWIO_TCSR_GCC_CLK_MUX_SEL_VMID_REG_SHFT                                                                                   0x4
#define HWIO_TCSR_GCC_CLK_MUX_SEL_CLK_MUX_SEL_BMSK                                                                                0x1
#define HWIO_TCSR_GCC_CLK_MUX_SEL_CLK_MUX_SEL_SHFT                                                                                0x0

#define HWIO_TCSR_BOOT_MISC_DETECT_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00006100)
#define HWIO_TCSR_BOOT_MISC_DETECT_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006100)
#define HWIO_TCSR_BOOT_MISC_DETECT_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_BOOT_MISC_DETECT_IN          \
        in_dword(HWIO_TCSR_BOOT_MISC_DETECT_ADDR)
#define HWIO_TCSR_BOOT_MISC_DETECT_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_MISC_DETECT_ADDR, m)
#define HWIO_TCSR_BOOT_MISC_DETECT_OUT(v)      \
        out_dword(HWIO_TCSR_BOOT_MISC_DETECT_ADDR,v)
#define HWIO_TCSR_BOOT_MISC_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BOOT_MISC_DETECT_ADDR,m,v,HWIO_TCSR_BOOT_MISC_DETECT_IN)
#define HWIO_TCSR_BOOT_MISC_DETECT_BOOT_MISC_DETECT_BMSK                                                                   0xffffffff
#define HWIO_TCSR_BOOT_MISC_DETECT_BOOT_MISC_DETECT_SHFT                                                                          0x0

#define HWIO_TCSR_APSS_VMID_ADDR                                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00006110)
#define HWIO_TCSR_APSS_VMID_OFFS                                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006110)
#define HWIO_TCSR_APSS_VMID_RMSK                                                                                                 0x1f
#define HWIO_TCSR_APSS_VMID_IN          \
        in_dword(HWIO_TCSR_APSS_VMID_ADDR)
#define HWIO_TCSR_APSS_VMID_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_VMID_ADDR, m)
#define HWIO_TCSR_APSS_VMID_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_VMID_ADDR,v)
#define HWIO_TCSR_APSS_VMID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_VMID_ADDR,m,v,HWIO_TCSR_APSS_VMID_IN)
#define HWIO_TCSR_APSS_VMID_APSS_VMID_BMSK                                                                                       0x1f
#define HWIO_TCSR_APSS_VMID_APSS_VMID_SHFT                                                                                        0x0

#define HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00007000)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007000)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RMSK                                                                                      0x1f1fffe
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_IN          \
        in_dword(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR, m)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR,v)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_RPM_IRQ_EN_ADDR,m,v,HWIO_TCSR_MMSS_RPM_IRQ_EN_IN)
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_VENUS0_IRQ_BMSK                                                                0x1000000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_VENUS0_IRQ_SHFT                                                                     0x18
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ10_BMSK                                                                0x800000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ10_SHFT                                                                    0x17
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ11_BMSK                                                                0x400000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ11_SHFT                                                                    0x16
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ12_BMSK                                                                0x200000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ12_SHFT                                                                    0x15
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_MDSS_IRQ_BMSK                                                                   0x100000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_MDSS_IRQ_SHFT                                                                       0x14
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ3_BMSK                                                                 0x10000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ3_SHFT                                                                    0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ2_BMSK                                                                  0x8000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ2_SHFT                                                                     0xf
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ1_BMSK                                                                  0x4000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ1_SHFT                                                                     0xe
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ0_BMSK                                                                  0x2000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_GC_SYS_IRQ0_SHFT                                                                     0xd
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ0_BMSK                                                                   0x1000
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ0_SHFT                                                                      0xc
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ1_BMSK                                                                    0x800
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ1_SHFT                                                                      0xb
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ2_BMSK                                                                    0x400
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ2_SHFT                                                                      0xa
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ3_BMSK                                                                    0x200
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ3_SHFT                                                                      0x9
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ4_BMSK                                                                    0x100
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ4_SHFT                                                                      0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ5_BMSK                                                                     0x80
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ5_SHFT                                                                      0x7
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ6_BMSK                                                                     0x40
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ6_SHFT                                                                      0x6
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ7_BMSK                                                                     0x20
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ7_SHFT                                                                      0x5
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ8_BMSK                                                                     0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ8_SHFT                                                                      0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ9_BMSK                                                                      0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CAMSS_IRQ9_SHFT                                                                      0x3
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_0_IRQ_BMSK                                                                    0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_0_IRQ_SHFT                                                                    0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_1_IRQ_BMSK                                                                    0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_EN_RPM_IRQ_EN_CSIPHY_1_IRQ_SHFT                                                                    0x1

#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00007004)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007004)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RMSK                                                                                   0x1f1fffe
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_IN          \
        in_dword(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR, m)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR,v)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_ADDR,m,v,HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_IN)
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_VENUS0_IRQ_BMSK                                                          0x1000000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_VENUS0_IRQ_SHFT                                                               0x18
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ10_BMSK                                                          0x800000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ10_SHFT                                                              0x17
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ11_BMSK                                                          0x400000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ11_SHFT                                                              0x16
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ12_BMSK                                                          0x200000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ12_SHFT                                                              0x15
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_MDSS_IRQ_BMSK                                                             0x100000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_MDSS_IRQ_SHFT                                                                 0x14
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ3_BMSK                                                           0x10000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ3_SHFT                                                              0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ2_BMSK                                                            0x8000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ2_SHFT                                                               0xf
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ1_BMSK                                                            0x4000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ1_SHFT                                                               0xe
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ0_BMSK                                                            0x2000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_GC_SYS_IRQ0_SHFT                                                               0xd
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ0_BMSK                                                             0x1000
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ0_SHFT                                                                0xc
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ1_BMSK                                                              0x800
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ1_SHFT                                                                0xb
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ2_BMSK                                                              0x400
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ2_SHFT                                                                0xa
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ3_BMSK                                                              0x200
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ3_SHFT                                                                0x9
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ4_BMSK                                                              0x100
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ4_SHFT                                                                0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ5_BMSK                                                               0x80
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ5_SHFT                                                                0x7
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ6_BMSK                                                               0x40
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ6_SHFT                                                                0x6
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ7_BMSK                                                               0x20
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ7_SHFT                                                                0x5
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ8_BMSK                                                               0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ8_SHFT                                                                0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ9_BMSK                                                                0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CAMSS_IRQ9_SHFT                                                                0x3
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_0_IRQ_BMSK                                                              0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_0_IRQ_SHFT                                                              0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_1_IRQ_BMSK                                                              0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_CLEAR_RPM_IRQ_CLEAR_CSIPHY_1_IRQ_SHFT                                                              0x1

#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00007008)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007008)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RMSK                                                                                  0x1f1fffe
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_IN          \
        in_dword(HWIO_TCSR_MMSS_RPM_IRQ_STATUS_ADDR)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_RPM_IRQ_STATUS_ADDR, m)
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_VENUS0_IRQ_BMSK                                                        0x1000000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_VENUS0_IRQ_SHFT                                                             0x18
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ10_BMSK                                                        0x800000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ10_SHFT                                                            0x17
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ11_BMSK                                                        0x400000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ11_SHFT                                                            0x16
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ12_BMSK                                                        0x200000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ12_SHFT                                                            0x15
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_MDSS_IRQ_BMSK                                                           0x100000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_MDSS_IRQ_SHFT                                                               0x14
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ3_BMSK                                                         0x10000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ3_SHFT                                                            0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ2_BMSK                                                          0x8000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ2_SHFT                                                             0xf
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ1_BMSK                                                          0x4000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ1_SHFT                                                             0xe
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ0_BMSK                                                          0x2000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_GC_SYS_IRQ0_SHFT                                                             0xd
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ0_BMSK                                                           0x1000
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ0_SHFT                                                              0xc
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ1_BMSK                                                            0x800
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ1_SHFT                                                              0xb
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ2_BMSK                                                            0x400
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ2_SHFT                                                              0xa
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ3_BMSK                                                            0x200
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ3_SHFT                                                              0x9
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ4_BMSK                                                            0x100
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ4_SHFT                                                              0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ5_BMSK                                                             0x80
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ5_SHFT                                                              0x7
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ6_BMSK                                                             0x40
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ6_SHFT                                                              0x6
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ7_BMSK                                                             0x20
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ7_SHFT                                                              0x5
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ8_BMSK                                                             0x10
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ8_SHFT                                                              0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ9_BMSK                                                              0x8
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CAMSS_IRQ9_SHFT                                                              0x3
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_0_IRQ_BMSK                                                            0x4
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_0_IRQ_SHFT                                                            0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_1_IRQ_BMSK                                                            0x2
#define HWIO_TCSR_MMSS_RPM_IRQ_STATUS_RPM_IRQ_STATUS_CSIPHY_1_IRQ_SHFT                                                            0x1

#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00007010)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007010)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_RMSK                                                                        0xffffffff
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_IN          \
        in_dword(HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_ADDR)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_ADDR, m)
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_OXILI_GC_SYS_AHB_STATUS_BMSK                                                0xffffffff
#define HWIO_TCSR_MMSS_OXILI_GC_SYS_AHB_STATUS_OXILI_GC_SYS_AHB_STATUS_SHFT                                                       0x0

#define HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00007014)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007014)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_RMSK                                                                                         0xf
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_IN          \
        in_dword(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR, m)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR,v)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_OXILI_CMD_REG_ADDR,m,v,HWIO_TCSR_MMSS_OXILI_CMD_REG_IN)
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OXILI_CMD_BMSK                                                                               0xf
#define HWIO_TCSR_MMSS_OXILI_CMD_REG_OXILI_CMD_SHFT                                                                               0x0

#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007020)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007020)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_RMSK                                                                                 0x83ff
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_IN          \
        in_dword(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR, m)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR,v)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_ADDR,m,v,HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_IN)
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLAMP_EN_BMSK                                                                   0x8000
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLAMP_EN_SHFT                                                                      0xf
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_EN_BMSK                                                                    0x200
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_EN_SHFT                                                                      0x9
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_ULPS_REQUEST_BMSK                                                          0x100
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_CLKLN_ULPS_REQUEST_SHFT                                                            0x8
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_EN_BMSK                                                                      0x80
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_EN_SHFT                                                                       0x7
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_ULPS_REQUEST_BMSK                                                            0x40
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN0_ULPS_REQUEST_SHFT                                                             0x6
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_EN_BMSK                                                                      0x20
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_EN_SHFT                                                                       0x5
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_ULPS_REQUEST_BMSK                                                            0x10
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN1_ULPS_REQUEST_SHFT                                                             0x4
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_EN_BMSK                                                                       0x8
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_EN_SHFT                                                                       0x3
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_ULPS_REQUEST_BMSK                                                             0x4
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN2_ULPS_REQUEST_SHFT                                                             0x2
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_EN_BMSK                                                                       0x2
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_EN_SHFT                                                                       0x1
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_ULPS_REQUEST_BMSK                                                             0x1
#define HWIO_TCSR_MMSS_DSI_ULP_CLAMP_CTRL_DSI0_DLN3_ULPS_REQUEST_SHFT                                                             0x0

#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00007024)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007024)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_RMSK                                                                                     0x1
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_IN          \
        in_dword(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR, m)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR,v)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_ADDR,m,v,HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_IN)
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_DSI_PHYRESET_CTRL_BMSK                                                                   0x1
#define HWIO_TCSR_MMSS_DSI_PHYRESET_CTRL_DSI_PHYRESET_CTRL_SHFT                                                                   0x0

#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00007030)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007030)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_RMSK                                                                                    0xff
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_IN          \
        in_dword(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR, m)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR,v)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_ADDR,m,v,HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_IN)
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_WAKEUP_COUNTER_BMSK                                                                     0xf0
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_WAKEUP_COUNTER_SHFT                                                                      0x4
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_TO_SLEEP_COUNTER_BMSK                                                                    0xf
#define HWIO_TCSR_MMSS_IMEM_FSCGC_TIMERS_TO_SLEEP_COUNTER_SHFT                                                                    0x0

#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00007034)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007034)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_RMSK                                                                            0xffffff
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_IN          \
        in_dword(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR, m)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR,v)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_ADDR,m,v,HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_IN)
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_HALT_CLOCK_BMSK                                                                 0xff0000
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_HALT_CLOCK_SHFT                                                                     0x10
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_CORE_ON_BMSK                                                                      0xff00
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_CORE_ON_SHFT                                                                         0x8
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_PERIF_ON_BMSK                                                                       0xff
#define HWIO_TCSR_MMSS_IMEM_EX_FSCGC_CONTROL_PERIF_ON_SHFT                                                                        0x0

#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00007038)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007038)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_RMSK                                                                                       0x7
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_IN          \
        in_dword(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR, m)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR,v)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_ADDR,m,v,HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_IN)
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CLK_EN_BMSK                                                                         0x4
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CLK_EN_SHFT                                                                         0x2
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CONFIG_BMSK                                                                         0x3
#define HWIO_TCSR_MMSS_IMEM_RAM_CONFIG_EX_RAM_CONFIG_SHFT                                                                         0x0

#define HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00008000)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008000)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_RMSK                                                                                        0x3ff
#define HWIO_TCSR_TBU_BYPASS_ENABLE_IN          \
        in_dword(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR, m)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR,v)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR,m,v,HWIO_TCSR_TBU_BYPASS_ENABLE_IN)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_TBU_BYPASS_ENABLE_BMSK                                                                      0x3ff
#define HWIO_TCSR_TBU_BYPASS_ENABLE_TBU_BYPASS_ENABLE_SHFT                                                                        0x0

#define HWIO_TCSR_SPARE_REG8_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00008004)
#define HWIO_TCSR_SPARE_REG8_OFFS                                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008004)
#define HWIO_TCSR_SPARE_REG8_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG8_IN          \
        in_dword(HWIO_TCSR_SPARE_REG8_ADDR)
#define HWIO_TCSR_SPARE_REG8_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG8_ADDR, m)
#define HWIO_TCSR_SPARE_REG8_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG8_ADDR,v)
#define HWIO_TCSR_SPARE_REG8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG8_ADDR,m,v,HWIO_TCSR_SPARE_REG8_IN)
#define HWIO_TCSR_SPARE_REG8_SPARE_REG8_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG8_SPARE_REG8_SHFT                                                                                      0x0

#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00009000)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00009000)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RMSK                                                                                0xffffffff
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_IN          \
        in_dword(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_INM(m)      \
        in_dword_masked(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, m)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_OUT(v)      \
        out_dword(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,v)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,m,v,HWIO_TCSR_RESET_DEBUG_SW_ENTRY_IN)
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RESET_DEBUG_SW_ENTRY_BMSK                                                           0xffffffff
#define HWIO_TCSR_RESET_DEBUG_SW_ENTRY_RESET_DEBUG_SW_ENTRY_SHFT                                                                  0x0

#define HWIO_TCSR_QPDI_DISABLE_CFG_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_RMSK                                                                                         0x303
#define HWIO_TCSR_QPDI_DISABLE_CFG_IN          \
        in_dword(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR)
#define HWIO_TCSR_QPDI_DISABLE_CFG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, m)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUT(v)      \
        out_dword(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,v)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,m,v,HWIO_TCSR_QPDI_DISABLE_CFG_IN)
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_BMSK                                                                       0x200
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_SHFT                                                                         0x9
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_BMSK                                                                       0x100
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_SHFT                                                                         0x8
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_BMSK                                                                    0x2
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_SHFT                                                                    0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_BMSK                                                                          0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_SHFT                                                                          0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000b080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK                                                                                0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR,m,v,HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HDHPLLSP127_BMSK                                                           0xfc000000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HDHPLLSP127_SHFT                                                                 0x1a
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HPLVRF_BMSK                                                                 0x3f00000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_HPLVRF_SHFT                                                                      0x14
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_1_BMSK                                                                0xf0000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_1_SHFT                                                                   0x10
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_STDSP155_BMSK                                                                  0xf000
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_STDSP155_SHFT                                                                     0xc
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_2_BMSK                                                                  0xf00
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLRF240_2_SHFT                                                                    0x8
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLPDP155_BMSK                                                                    0xf0
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_LLPDP155_SHFT                                                                     0x4
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_UHD_LLSP155_BMSK                                                                  0xf
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_UHD_LLSP155_SHFT                                                                  0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000b084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK                                                                                  0xffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR,m,v,HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_SPARE_BMSK                                                                   0xfffff0
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_SPARE_SHFT                                                                        0x4
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_UHDLLPDP155_BMSK                                                                  0xf
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_UHDLLPDP155_SHFT                                                                  0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b090)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b090)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_RMSK                                                                                  0x3fffffff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDCX_ACC_0_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDCX_ACC_0_IN)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP5_BMSK                                                                      0x3f000000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP5_SHFT                                                                            0x18
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP4_BMSK                                                                        0xfc0000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP4_SHFT                                                                            0x12
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP3_BMSK                                                                         0x3f000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP3_SHFT                                                                             0xc
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP2_BMSK                                                                           0xfc0
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP2_SHFT                                                                             0x6
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP1_BMSK                                                                            0x3f
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_0_CUSTOM_TYP1_SHFT                                                                             0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b094)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b094)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_RMSK                                                                                  0x3fffffff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDCX_ACC_1_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDCX_ACC_1_IN)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP10_BMSK                                                                     0x3f000000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP10_SHFT                                                                           0x18
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP9_BMSK                                                                        0xfc0000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP9_SHFT                                                                            0x12
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP8_BMSK                                                                         0x3f000
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP8_SHFT                                                                             0xc
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP7_BMSK                                                                           0xfc0
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP7_SHFT                                                                             0x6
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP6_BMSK                                                                            0x3f
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_1_CUSTOM_TYP6_SHFT                                                                             0x0

#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000b100)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b100)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_RMSK                                                                                          0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_IN          \
        in_dword(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR, m)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR,v)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ACC_SEL_VDDCX_ADDR,m,v,HWIO_TCSR_MEM_ACC_SEL_VDDCX_IN)
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_MEM_ACC_SEL_VDDCX_BMSK                                                                        0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDCX_MEM_ACC_SEL_VDDCX_SHFT                                                                        0x0

#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000f000)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f000)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_RMSK                                                                         0xffffffff
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_IN          \
        in_dword(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_ADDR)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_ADDR, m)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_ADDR,v)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_ADDR,m,v,HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_IN)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_SPARE_APU_REG0_BMSK                                                          0xfffffffe
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_SPARE_APU_REG0_SHFT                                                                 0x1
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_TCSR_S1LM_MODEM_TO_APPS_INT_BMSK                                                    0x1
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_TCSR_S1LM_MODEM_TO_APPS_INT_SHFT                                                    0x0

#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000f004)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f004)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_RMSK                                                                    0xffffffff
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_IN          \
        in_dword(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_ADDR)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_ADDR, m)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_ADDR,v)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_ADDR,m,v,HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_IN)
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_BMSK                                   0xffffffff
#define HWIO_TCSR_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_TCSR_S1LM_MODEM_TO_APPS_INT_DATA_SHFT                                          0x0

#define HWIO_TCSR_SPARE_APU_REG2_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000f008)
#define HWIO_TCSR_SPARE_APU_REG2_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f008)
#define HWIO_TCSR_SPARE_APU_REG2_RMSK                                                                                      0xffffffff
#define HWIO_TCSR_SPARE_APU_REG2_IN          \
        in_dword(HWIO_TCSR_SPARE_APU_REG2_ADDR)
#define HWIO_TCSR_SPARE_APU_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_APU_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_APU_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_APU_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_APU_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_APU_REG2_ADDR,m,v,HWIO_TCSR_SPARE_APU_REG2_IN)
#define HWIO_TCSR_SPARE_APU_REG2_SPARE_APU_REG2_BMSK                                                                       0xffffffff
#define HWIO_TCSR_SPARE_APU_REG2_SPARE_APU_REG2_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_APU_REG3_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000f00c)
#define HWIO_TCSR_SPARE_APU_REG3_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f00c)
#define HWIO_TCSR_SPARE_APU_REG3_RMSK                                                                                      0xffffffff
#define HWIO_TCSR_SPARE_APU_REG3_IN          \
        in_dword(HWIO_TCSR_SPARE_APU_REG3_ADDR)
#define HWIO_TCSR_SPARE_APU_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_APU_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_APU_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_APU_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_APU_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_APU_REG3_ADDR,m,v,HWIO_TCSR_SPARE_APU_REG3_IN)
#define HWIO_TCSR_SPARE_APU_REG3_SPARE_APU_REG3_BMSK                                                                       0xffffffff
#define HWIO_TCSR_SPARE_APU_REG3_SPARE_APU_REG3_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG4_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000e000)
#define HWIO_TCSR_SPARE_REG4_OFFS                                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e000)
#define HWIO_TCSR_SPARE_REG4_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG4_IN          \
        in_dword(HWIO_TCSR_SPARE_REG4_ADDR)
#define HWIO_TCSR_SPARE_REG4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, m)
#define HWIO_TCSR_SPARE_REG4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG4_ADDR,v)
#define HWIO_TCSR_SPARE_REG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG4_ADDR,m,v,HWIO_TCSR_SPARE_REG4_IN)
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_SHFT                                                                                      0x0

#define HWIO_TCSR_SPARE_REG5_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000e004)
#define HWIO_TCSR_SPARE_REG5_OFFS                                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e004)
#define HWIO_TCSR_SPARE_REG5_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG5_IN          \
        in_dword(HWIO_TCSR_SPARE_REG5_ADDR)
#define HWIO_TCSR_SPARE_REG5_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, m)
#define HWIO_TCSR_SPARE_REG5_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG5_ADDR,v)
#define HWIO_TCSR_SPARE_REG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG5_ADDR,m,v,HWIO_TCSR_SPARE_REG5_IN)
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_SHFT                                                                                      0x0

#define HWIO_TCSR_SPARE_REG6_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000e008)
#define HWIO_TCSR_SPARE_REG6_OFFS                                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e008)
#define HWIO_TCSR_SPARE_REG6_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG6_IN          \
        in_dword(HWIO_TCSR_SPARE_REG6_ADDR)
#define HWIO_TCSR_SPARE_REG6_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG6_ADDR, m)
#define HWIO_TCSR_SPARE_REG6_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG6_ADDR,v)
#define HWIO_TCSR_SPARE_REG6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG6_ADDR,m,v,HWIO_TCSR_SPARE_REG6_IN)
#define HWIO_TCSR_SPARE_REG6_SPARE_REG6_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG6_SPARE_REG6_SHFT                                                                                      0x0

#define HWIO_TCSR_SPARE_REG7_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000e00c)
#define HWIO_TCSR_SPARE_REG7_OFFS                                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e00c)
#define HWIO_TCSR_SPARE_REG7_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG7_IN          \
        in_dword(HWIO_TCSR_SPARE_REG7_ADDR)
#define HWIO_TCSR_SPARE_REG7_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG7_ADDR, m)
#define HWIO_TCSR_SPARE_REG7_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG7_ADDR,v)
#define HWIO_TCSR_SPARE_REG7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG7_ADDR,m,v,HWIO_TCSR_SPARE_REG7_IN)
#define HWIO_TCSR_SPARE_REG7_SPARE_REG7_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG7_SPARE_REG7_SHFT                                                                                      0x0

#define HWIO_TCSR_SYS_POWER_CTRL_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00010000)
#define HWIO_TCSR_SYS_POWER_CTRL_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00010000)
#define HWIO_TCSR_SYS_POWER_CTRL_RMSK                                                                                          0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_IN          \
        in_dword(HWIO_TCSR_SYS_POWER_CTRL_ADDR)
#define HWIO_TCSR_SYS_POWER_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, m)
#define HWIO_TCSR_SYS_POWER_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SYS_POWER_CTRL_ADDR,v)
#define HWIO_TCSR_SYS_POWER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SYS_POWER_CTRL_ADDR,m,v,HWIO_TCSR_SYS_POWER_CTRL_IN)
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_BMSK                                                                           0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_SHFT                                                                              0x0

#define HWIO_TCSR_USB_CORE_ID_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00010004)
#define HWIO_TCSR_USB_CORE_ID_OFFS                                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00010004)
#define HWIO_TCSR_USB_CORE_ID_RMSK                                                                                                0x3
#define HWIO_TCSR_USB_CORE_ID_IN          \
        in_dword(HWIO_TCSR_USB_CORE_ID_ADDR)
#define HWIO_TCSR_USB_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, m)
#define HWIO_TCSR_USB_CORE_ID_OUT(v)      \
        out_dword(HWIO_TCSR_USB_CORE_ID_ADDR,v)
#define HWIO_TCSR_USB_CORE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB_CORE_ID_ADDR,m,v,HWIO_TCSR_USB_CORE_ID_IN)
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_BMSK                                                                                    0x3
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_SHFT                                                                                    0x0

#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00010508)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00010508)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_RMSK                                                                                    0xf
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_IN          \
        in_dword(HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_ADDR)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_ADDR, m)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_OUT(v)      \
        out_dword(HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_ADDR,v)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_ADDR,m,v,HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_IN)
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_EB1_TEST_BUS_SELECT_BMSK                                                                0xc
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_EB1_TEST_BUS_SELECT_SHFT                                                                0x2
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_SDC2_PHY_TEST_BUS_EN_BMSK                                                               0x2
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_SDC2_PHY_TEST_BUS_EN_SHFT                                                               0x1
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_SDC1_PHY_TEST_BUS_EN_BMSK                                                               0x1
#define HWIO_TCSR_TEST_SPARE_CFG_REG_ADDR_SDC1_PHY_TEST_BUS_EN_SHFT                                                               0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b104)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b104)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR,m,v,HWIO_TCSR_COMPILER_VDDMSS_ACC_0_IN)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_HDHPLLSP127_BMSK                                                          0xfc000000
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_HDHPLLSP127_SHFT                                                                0x1a
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_HPLVRF_BMSK                                                                0x3f00000
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_HPLVRF_SHFT                                                                     0x14
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLRF240_1_BMSK                                                               0xf0000
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLRF240_1_SHFT                                                                  0x10
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_STDSP155_BMSK                                                                 0xf000
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_STDSP155_SHFT                                                                    0xc
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLRF240_2_BMSK                                                                 0xf00
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLRF240_2_SHFT                                                                   0x8
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLPDP155_BMSK                                                                   0xf0
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_LLPDP155_SHFT                                                                    0x4
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_UHD_LLSP155_BMSK                                                                 0xf
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_UHD_LLSP155_SHFT                                                                 0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b108)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b108)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK                                                                                 0xffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR,m,v,HWIO_TCSR_COMPILER_VDDMSS_ACC_1_IN)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_SPARE_BMSK                                                                  0xfffff0
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_SPARE_SHFT                                                                       0x4
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_UHDLLPDP155_BMSK                                                                 0xf
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_UHDLLPDP155_SHFT                                                                 0x0

#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b10c)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b10c)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDAPC_ACC_0_ADDR)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDAPC_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDAPC_ACC_0_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDAPC_ACC_0_ADDR,m,v,HWIO_TCSR_COMPILER_VDDAPC_ACC_0_IN)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_HDHPLLSP127_BMSK                                                          0xfc000000
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_HDHPLLSP127_SHFT                                                                0x1a
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_HPLVRF_BMSK                                                                0x3f00000
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_HPLVRF_SHFT                                                                     0x14
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLRF240_1_BMSK                                                               0xf0000
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLRF240_1_SHFT                                                                  0x10
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_STDSP155_BMSK                                                                 0xf000
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_STDSP155_SHFT                                                                    0xc
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLRF240_2_BMSK                                                                 0xf00
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLRF240_2_SHFT                                                                   0x8
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLPDP155_BMSK                                                                   0xf0
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLPDP155_SHFT                                                                    0x4
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLSP155_BMSK                                                                     0xf
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_0_COMPILER_LLSP155_SHFT                                                                     0x0

#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b110)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b110)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_RMSK                                                                                 0xffffff
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_IN          \
        in_dword(HWIO_TCSR_COMPILER_VDDAPC_ACC_1_ADDR)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDAPC_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_COMPILER_VDDAPC_ACC_1_ADDR,v)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COMPILER_VDDAPC_ACC_1_ADDR,m,v,HWIO_TCSR_COMPILER_VDDAPC_ACC_1_IN)
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_COMPILER_SPARE_BMSK                                                                  0xfffff0
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_COMPILER_SPARE_SHFT                                                                       0x4
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_COMPILER_UHDLLPDP155_BMSK                                                                 0xf
#define HWIO_TCSR_COMPILER_VDDAPC_ACC_1_COMPILER_UHDLLPDP155_SHFT                                                                 0x0

#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b120)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b120)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_RMSK                                                                                 0x3fffffff
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_ADDR)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_IN)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP5_BMSK                                                                     0x3f000000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP5_SHFT                                                                           0x18
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP4_BMSK                                                                       0xfc0000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP4_SHFT                                                                           0x12
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP3_BMSK                                                                        0x3f000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP3_SHFT                                                                            0xc
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP2_BMSK                                                                          0xfc0
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP2_SHFT                                                                            0x6
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP1_BMSK                                                                           0x3f
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_0_CUSTOM_TYP1_SHFT                                                                            0x0

#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b124)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b124)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_RMSK                                                                                 0x3fffffff
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_ADDR)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_IN)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP10_BMSK                                                                    0x3f000000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP10_SHFT                                                                          0x18
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP9_BMSK                                                                       0xfc0000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP9_SHFT                                                                           0x12
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP8_BMSK                                                                        0x3f000
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP8_SHFT                                                                            0xc
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP7_BMSK                                                                          0xfc0
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP7_SHFT                                                                            0x6
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP6_BMSK                                                                           0x3f
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_1_CUSTOM_TYP6_SHFT                                                                            0x0

#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b128)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b128)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_RMSK                                                                                      0xfff
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_ADDR)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_IN)
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_CUSTOM_TYP12_BMSK                                                                         0xfc0
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_CUSTOM_TYP12_SHFT                                                                           0x6
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_CUSTOM_TYP11_BMSK                                                                          0x3f
#define HWIO_TCSR_CUSTOM_VDDAPC_ACC_2_CUSTOM_TYP11_SHFT                                                                           0x0

#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b12c)
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b12c)
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_RMSK                                                                                         0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_IN          \
        in_dword(HWIO_TCSR_MEM_ACC_SEL_VDDMSS_ADDR)
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ACC_SEL_VDDMSS_ADDR, m)
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_MEM_ACC_SEL_VDDMSS_BMSK                                                                      0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDMSS_MEM_ACC_SEL_VDDMSS_SHFT                                                                      0x0

#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b130)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b130)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_RMSK                                                                                         0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_IN          \
        in_dword(HWIO_TCSR_MEM_ACC_SEL_VDDAPC_ADDR)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ACC_SEL_VDDAPC_ADDR, m)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ACC_SEL_VDDAPC_ADDR,v)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ACC_SEL_VDDAPC_ADDR,m,v,HWIO_TCSR_MEM_ACC_SEL_VDDAPC_IN)
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_MEM_ACC_SEL_VDDAPC_BMSK                                                                      0x3
#define HWIO_TCSR_MEM_ACC_SEL_VDDAPC_MEM_ACC_SEL_VDDAPC_SHFT                                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b134)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b134)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_RMSK                                                                                       0xfff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_IN          \
        in_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_2_ADDR)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_OUT(v)      \
        out_dword(HWIO_TCSR_CUSTOM_VDDCX_ACC_2_ADDR,v)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CUSTOM_VDDCX_ACC_2_ADDR,m,v,HWIO_TCSR_CUSTOM_VDDCX_ACC_2_IN)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_CUSTOM_TYP12_BMSK                                                                          0xfc0
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_CUSTOM_TYP12_SHFT                                                                            0x6
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_CUSTOM_TYP11_BMSK                                                                           0x3f
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_2_CUSTOM_TYP11_SHFT                                                                            0x0

#define HWIO_TCSR_LDO_SLEEP_CTRL_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00011000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_RMSK                                                                                             0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR)
#define HWIO_TCSR_LDO_SLEEP_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,m,v,HWIO_TCSR_LDO_SLEEP_CTRL_IN)
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_BMSK                                                                                   0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_SHFT                                                                                   0x0

#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00011004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_RMSK                                                                                      0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,m,v,HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_BMSK                                                                     0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_SHFT                                                                     0x0

#define HWIO_TCSR_LDO_OBIAS_CTRL_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00011008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_RMSK                                                                                             0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR)
#define HWIO_TCSR_LDO_OBIAS_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OBIAS_CTRL_IN)
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_BMSK                                                                                0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_SHFT                                                                                0x0

#define HWIO_TCSR_LDO_VREF_CONFIG_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0001100c)
#define HWIO_TCSR_LDO_VREF_CONFIG_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001100c)
#define HWIO_TCSR_LDO_VREF_CONFIG_RMSK                                                                                            0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_IN          \
        in_dword(HWIO_TCSR_LDO_VREF_CONFIG_ADDR)
#define HWIO_TCSR_LDO_VREF_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_VREF_CONFIG_IN)
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_BMSK                                                                            0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_SHFT                                                                            0x0

#define HWIO_TCSR_LDO_IB_CONFIG_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00011010)
#define HWIO_TCSR_LDO_IB_CONFIG_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011010)
#define HWIO_TCSR_LDO_IB_CONFIG_RMSK                                                                                              0x7
#define HWIO_TCSR_LDO_IB_CONFIG_IN          \
        in_dword(HWIO_TCSR_LDO_IB_CONFIG_ADDR)
#define HWIO_TCSR_LDO_IB_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_IB_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_IB_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_IB_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_IB_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_IB_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_IB_CONFIG_IN)
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_BMSK                                                                                0x7
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_SHFT                                                                                0x0

#define HWIO_TCSR_LDO_BGC_CONFIG_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00011014)
#define HWIO_TCSR_LDO_BGC_CONFIG_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011014)
#define HWIO_TCSR_LDO_BGC_CONFIG_RMSK                                                                                             0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_IN          \
        in_dword(HWIO_TCSR_LDO_BGC_CONFIG_ADDR)
#define HWIO_TCSR_LDO_BGC_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_BGC_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_BGC_CONFIG_IN)
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_BMSK                                                                                     0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_SHFT                                                                                     0x0

#define HWIO_TCSR_LDO_VREF_CTRL_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00011018)
#define HWIO_TCSR_LDO_VREF_CTRL_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011018)
#define HWIO_TCSR_LDO_VREF_CTRL_RMSK                                                                                          0x10001
#define HWIO_TCSR_LDO_VREF_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_VREF_CTRL_ADDR)
#define HWIO_TCSR_LDO_VREF_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CTRL_ADDR,m,v,HWIO_TCSR_LDO_VREF_CTRL_IN)
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_BMSK                                                                         0x10000
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_SHFT                                                                            0x10
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_BMSK                                                                              0x1
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_SHFT                                                                              0x0

#define HWIO_TCSR_LDO_LD_EN_ADDR                                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001101c)
#define HWIO_TCSR_LDO_LD_EN_OFFS                                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001101c)
#define HWIO_TCSR_LDO_LD_EN_RMSK                                                                                           0x80000000
#define HWIO_TCSR_LDO_LD_EN_IN          \
        in_dword(HWIO_TCSR_LDO_LD_EN_ADDR)
#define HWIO_TCSR_LDO_LD_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_EN_ADDR, m)
#define HWIO_TCSR_LDO_LD_EN_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_EN_ADDR,v)
#define HWIO_TCSR_LDO_LD_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_EN_ADDR,m,v,HWIO_TCSR_LDO_LD_EN_IN)
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_BMSK                                                                                 0x80000000
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_SHFT                                                                                       0x1f

#define HWIO_TCSR_LDO_LD_CTRL_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00011020)
#define HWIO_TCSR_LDO_LD_CTRL_OFFS                                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011020)
#define HWIO_TCSR_LDO_LD_CTRL_RMSK                                                                                           0xff00ff
#define HWIO_TCSR_LDO_LD_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_LD_CTRL_ADDR)
#define HWIO_TCSR_LDO_LD_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_LD_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_LD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_CTRL_ADDR,m,v,HWIO_TCSR_LDO_LD_CTRL_IN)
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_BMSK                                                                                0xff0000
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_SHFT                                                                                    0x10
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_BMSK                                                                                    0xff
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_SHFT                                                                                     0x0

#define HWIO_TCSR_LDO_OSC_RESETB_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00011024)
#define HWIO_TCSR_LDO_OSC_RESETB_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011024)
#define HWIO_TCSR_LDO_OSC_RESETB_RMSK                                                                                      0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_IN          \
        in_dword(HWIO_TCSR_LDO_OSC_RESETB_ADDR)
#define HWIO_TCSR_LDO_OSC_RESETB_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_RESETB_ADDR, m)
#define HWIO_TCSR_LDO_OSC_RESETB_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_RESETB_ADDR,v)
#define HWIO_TCSR_LDO_OSC_RESETB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_RESETB_ADDR,m,v,HWIO_TCSR_LDO_OSC_RESETB_IN)
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_BMSK                                                                       0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_SHFT                                                                             0x1f

#define HWIO_TCSR_LDO_OSC_CTRL_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00011028)
#define HWIO_TCSR_LDO_OSC_CTRL_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011028)
#define HWIO_TCSR_LDO_OSC_CTRL_RMSK                                                                                               0x3
#define HWIO_TCSR_LDO_OSC_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_OSC_CTRL_ADDR)
#define HWIO_TCSR_LDO_OSC_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OSC_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OSC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OSC_CTRL_IN)
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_BMSK                                                                                  0x3
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_SHFT                                                                                  0x0

#define HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0001102c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001102c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_RMSK                                                                                     0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_EN_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_BMSK                                                                          0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_SHFT                                                                                0x1f

#define HWIO_TCSR_LDO_DFT_CTRL_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00011030)
#define HWIO_TCSR_LDO_DFT_CTRL_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011030)
#define HWIO_TCSR_LDO_DFT_CTRL_RMSK                                                                                               0x7
#define HWIO_TCSR_LDO_DFT_CTRL_IN          \
        in_dword(HWIO_TCSR_LDO_DFT_CTRL_ADDR)
#define HWIO_TCSR_LDO_DFT_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_BMSK                                                                                0x7
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_SHFT                                                                                0x0

#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00013000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK                                                                                       0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN          \
        in_dword(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, m)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,v)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,m,v,HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_BMSK                                                                  0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_SHFT                                                                     0x0

#define HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00013004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_IN          \
        in_dword(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, m)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,v)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,m,v,HWIO_TCSR_SPDM_DLY_FIFO_EN_IN)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_BMSK                                                                   0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_SHFT                                                                          0x0

#define HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00013008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_RMSK                                                                                       0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG1_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_BMSK                                                                     0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_SHFT                                                                        0x0

#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0001300c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001300c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_BMSK                                                             0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00013010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_BMSK                                                             0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00013014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_BMSK                                                             0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00013018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN          \
        in_dword(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_BMSK                                                             0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0001301c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001301c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN          \
        in_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_BMSK                                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_SHFT                                                                        0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00013020)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013020)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK                                                                                   0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN          \
        in_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_BMSK                                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_SHFT                                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00013024)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013024)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_RMSK                                                                                        0x7
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_IN          \
        in_dword(HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_ADDR)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_IN)
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_SPDM_WRP_CTI_CTL1_BMSK                                                                      0x7
#define HWIO_TCSR_SPDM_WRP_RT_CTI_CTL_SPDM_WRP_CTI_CTL1_SHFT                                                                      0x0

#define HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00014000)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014000)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_RMSK                                                                                          0x1
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_IN          \
        in_dword(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_USB2_PHY_SEL_ADDR,m,v,HWIO_TCSR_PHSS_USB2_PHY_SEL_IN)
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_PHSS_USB2_PHY_SEL_BMSK                                                                        0x1
#define HWIO_TCSR_PHSS_USB2_PHY_SEL_PHSS_USB2_PHY_SEL_SHFT                                                                        0x0

#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00014004)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014004)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_RMSK                                                                                    0x1
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_IN          \
        in_dword(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_ADDR,m,v,HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_IN)
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_PHSS_ATEST_USB2_PHY_SEL_BMSK                                                            0x1
#define HWIO_TCSR_PHSS_ATEST_USB2_PHY_SEL_PHSS_ATEST_USB2_PHY_SEL_SHFT                                                            0x0

#define HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00014008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_RMSK                                                                                          0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_IN          \
        in_dword(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,m,v,HWIO_TCSR_PHSS_TEST_BUS_SEL_IN)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_BMSK                                                                        0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_SHFT                                                                        0x0

#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n)                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00014080 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_OFFS(n)                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014080 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_RMSK                                                                                 0x3
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_MAXn                                                                                   1
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_PHSS_UART_PRONTO_INT_SEL_n_PRONTO_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n)                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x000140c0 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OFFS(n)                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x000140c0 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_RMSK                                                                                   0x3f
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MAXn                                                                                      1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_6_IRQ_ENABLE_BMSK                                                       0x20
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_6_IRQ_ENABLE_SHFT                                                        0x5
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_5_IRQ_ENABLE_BMSK                                                       0x10
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_5_IRQ_ENABLE_SHFT                                                        0x4
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_4_IRQ_ENABLE_BMSK                                                        0x8
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_4_IRQ_ENABLE_SHFT                                                        0x3
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_3_IRQ_ENABLE_BMSK                                                        0x4
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_3_IRQ_ENABLE_SHFT                                                        0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                        0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                        0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                        0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                        0x0

#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n)                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00014100 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_OFFS(n)                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014100 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_RMSK                                                                                 0x3f
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_MAXn                                                                                    1
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                                   0x20
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                                    0x5
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                    0x8
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                    0x3
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                    0x4
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                    0x2
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                    0x2
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                    0x1
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                    0x1
#define HWIO_TCSR_PHSS_QUP_PRONTO_INT_SEL_n_PRONTO_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                    0x0

#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n)                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00014140 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OFFS(n)                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014140 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_RMSK                                                                                    0x3f
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MAXn                                                                                       1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                                         0x20
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                                          0x5
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                                         0x10
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                                          0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                          0x8
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                          0x3
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                          0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                          0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                          0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                          0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                          0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                          0x0

#define HWIO_TCSR_MEM_ARRY_STBY_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015180)
#define HWIO_TCSR_MEM_ARRY_STBY_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015180)
#define HWIO_TCSR_MEM_ARRY_STBY_RMSK                                                                                              0x1
#define HWIO_TCSR_MEM_ARRY_STBY_IN          \
        in_dword(HWIO_TCSR_MEM_ARRY_STBY_ADDR)
#define HWIO_TCSR_MEM_ARRY_STBY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, m)
#define HWIO_TCSR_MEM_ARRY_STBY_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ARRY_STBY_ADDR,v)
#define HWIO_TCSR_MEM_ARRY_STBY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ARRY_STBY_ADDR,m,v,HWIO_TCSR_MEM_ARRY_STBY_IN)
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_BMSK                                                                              0x1
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_SHFT                                                                              0x0

#define HWIO_TCSR_SOC_HW_VERSION_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00016000)
#define HWIO_TCSR_SOC_HW_VERSION_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016000)
#define HWIO_TCSR_SOC_HW_VERSION_RMSK                                                                                      0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_IN          \
        in_dword(HWIO_TCSR_SOC_HW_VERSION_ADDR)
#define HWIO_TCSR_SOC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, m)
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_BMSK                                                                        0xf0000000
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_SHFT                                                                              0x1c
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_BMSK                                                                         0xfff0000
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_SHFT                                                                              0x10
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_BMSK                                                                            0xff00
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_SHFT                                                                               0x8
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_BMSK                                                                              0xff
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_SHFT                                                                               0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00016020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK                                                                                   0x5061ff
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_IN          \
        in_dword(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ULTAUDIO_AHBI_TIMEOUT_IRQ_BMSK                                                         0x400000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ULTAUDIO_AHBI_TIMEOUT_IRQ_SHFT                                                             0x16
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_IRQ_BMSK                                                            0x100000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_IRQ_SHFT                                                                0x14
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S1_TIMEOUT_IRQ_BMSK                                                                 0x4000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S1_TIMEOUT_IRQ_SHFT                                                                    0xe
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S0_TIMEOUT_IRQ_BMSK                                                                 0x2000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_SNOC_S0_TIMEOUT_IRQ_SHFT                                                                    0xd
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_USB_TIMEOUT_IRQ_BMSK                                                                0x100
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_USB_TIMEOUT_IRQ_SHFT                                                                  0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S7_TIMEOUT_IRQ_BMSK                                                                  0x80
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S7_TIMEOUT_IRQ_SHFT                                                                   0x7
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S6_TIMEOUT_IRQ_BMSK                                                                  0x40
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S6_TIMEOUT_IRQ_SHFT                                                                   0x6
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S5_TIMEOUT_IRQ_BMSK                                                                  0x20
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S5_TIMEOUT_IRQ_SHFT                                                                   0x5
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S4_TIMEOUT_IRQ_BMSK                                                                  0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S4_TIMEOUT_IRQ_SHFT                                                                   0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S3_TIMEOUT_IRQ_BMSK                                                                   0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S3_TIMEOUT_IRQ_SHFT                                                                   0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S2_TIMEOUT_IRQ_BMSK                                                                   0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S2_TIMEOUT_IRQ_SHFT                                                                   0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S1_TIMEOUT_IRQ_BMSK                                                                   0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S1_TIMEOUT_IRQ_SHFT                                                                   0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S0_TIMEOUT_IRQ_BMSK                                                                   0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_PCNOC_S0_TIMEOUT_IRQ_SHFT                                                                   0x0

#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00016030)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016030)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK                                                                               0x5060ff
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN          \
        in_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                          0x400000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                              0x16
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                             0x100000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                 0x14
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                  0x4000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                     0xe
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                  0x2000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_SNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                     0xd
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S7_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x80
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S7_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x7
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S6_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S6_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S5_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x20
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S5_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x5
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S4_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S4_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S3_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                    0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S3_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x3
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S2_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S2_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S1_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_BMSK                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_PCNOC_S0_TIMEOUT_IRQ_RPM_ENABLE_SHFT                                                    0x0

#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00016040)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016040)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_RMSK                                                                              0x5060ff
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_IN          \
        in_dword(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                        0x400000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                            0x16
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                           0x100000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                               0x14
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                0x4000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                   0xe
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                0x2000
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                   0xd
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x80
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x7
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x20
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x5
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                 0x10
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x4
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                  0x8
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x3
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                  0x4
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x2
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_TIMEOUT_INTR_APSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_APSS_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00016060)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016060)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK                                                                               0x5060ff
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN          \
        in_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                          0x400000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                              0x16
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                             0x100000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                 0x14
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                  0x4000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                     0xe
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                  0x2000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_SNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                     0xd
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x80
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S7_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x7
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S6_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x20
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S5_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x5
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S4_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                    0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S3_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x3
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S2_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S1_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_BMSK                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_PCNOC_S0_TIMEOUT_IRQ_MSS_ENABLE_SHFT                                                    0x0

#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00016070)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016070)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_RMSK                                                                                   0x1
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_IN          \
        in_dword(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_INM(m)      \
        in_dword_masked(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR, m)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_OUT(v)      \
        out_dword(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR,v)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_ADDR,m,v,HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_IN)
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_WCSS_BUS_TIMEOUT_NOC_SOFT_RESET_BMSK                                                   0x1
#define HWIO_TCSR_PRONTO_BUS_TIMEOUT_RESET_WCSS_BUS_TIMEOUT_NOC_SOFT_RESET_SHFT                                                   0x0

#define HWIO_TCSR_CRYPTO0_HALTREQ_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00017000)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00017000)
#define HWIO_TCSR_CRYPTO0_HALTREQ_RMSK                                                                                            0x1
#define HWIO_TCSR_CRYPTO0_HALTREQ_IN          \
        in_dword(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR)
#define HWIO_TCSR_CRYPTO0_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR, m)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR,v)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR,m,v,HWIO_TCSR_CRYPTO0_HALTREQ_IN)
#define HWIO_TCSR_CRYPTO0_HALTREQ_CRYPTO0_HALTREQ_BMSK                                                                            0x1
#define HWIO_TCSR_CRYPTO0_HALTREQ_CRYPTO0_HALTREQ_SHFT                                                                            0x0

#define HWIO_TCSR_CRYPTO0_HALTACK_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00017004)
#define HWIO_TCSR_CRYPTO0_HALTACK_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00017004)
#define HWIO_TCSR_CRYPTO0_HALTACK_RMSK                                                                                            0x1
#define HWIO_TCSR_CRYPTO0_HALTACK_IN          \
        in_dword(HWIO_TCSR_CRYPTO0_HALTACK_ADDR)
#define HWIO_TCSR_CRYPTO0_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTACK_ADDR, m)
#define HWIO_TCSR_CRYPTO0_HALTACK_CRYPTO0_HALTACK_BMSK                                                                            0x1
#define HWIO_TCSR_CRYPTO0_HALTACK_CRYPTO0_HALTACK_SHFT                                                                            0x0

#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00017008)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00017008)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_RMSK                                                                                        0x1
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_CRYPTO0_MASTER_IDLE_BMSK                                                                    0x1
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_CRYPTO0_MASTER_IDLE_SHFT                                                                    0x0

#define HWIO_TCSR_MSSQ6_HALTREQ_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00018000)
#define HWIO_TCSR_MSSQ6_HALTREQ_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018000)
#define HWIO_TCSR_MSSQ6_HALTREQ_RMSK                                                                                              0x1
#define HWIO_TCSR_MSSQ6_HALTREQ_IN          \
        in_dword(HWIO_TCSR_MSSQ6_HALTREQ_ADDR)
#define HWIO_TCSR_MSSQ6_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSSQ6_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSSQ6_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSSQ6_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSSQ6_HALTREQ_ADDR,m,v,HWIO_TCSR_MSSQ6_HALTREQ_IN)
#define HWIO_TCSR_MSSQ6_HALTREQ_MSSQ6_HALTREQ_BMSK                                                                                0x1
#define HWIO_TCSR_MSSQ6_HALTREQ_MSSQ6_HALTREQ_SHFT                                                                                0x0

#define HWIO_TCSR_MSSQ6_HALTACK_ADDR                                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00018004)
#define HWIO_TCSR_MSSQ6_HALTACK_OFFS                                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018004)
#define HWIO_TCSR_MSSQ6_HALTACK_RMSK                                                                                              0x1
#define HWIO_TCSR_MSSQ6_HALTACK_IN          \
        in_dword(HWIO_TCSR_MSSQ6_HALTACK_ADDR)
#define HWIO_TCSR_MSSQ6_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTACK_ADDR, m)
#define HWIO_TCSR_MSSQ6_HALTACK_MSSQ6_HALTACK_BMSK                                                                                0x1
#define HWIO_TCSR_MSSQ6_HALTACK_MSSQ6_HALTACK_SHFT                                                                                0x0

#define HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00018008)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018008)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_RMSK                                                                                          0x1
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_MSSQ6_MASTER_IDLE_BMSK                                                                        0x1
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_MSSQ6_MASTER_IDLE_SHFT                                                                        0x0

#define HWIO_TCSR_MSSQ6_POWER_STATE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00018010)
#define HWIO_TCSR_MSSQ6_POWER_STATE_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018010)
#define HWIO_TCSR_MSSQ6_POWER_STATE_RMSK                                                                                          0x1
#define HWIO_TCSR_MSSQ6_POWER_STATE_IN          \
        in_dword(HWIO_TCSR_MSSQ6_POWER_STATE_ADDR)
#define HWIO_TCSR_MSSQ6_POWER_STATE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_POWER_STATE_ADDR, m)
#define HWIO_TCSR_MSSQ6_POWER_STATE_MSSQ6_POWER_STATE_BMSK                                                                        0x1
#define HWIO_TCSR_MSSQ6_POWER_STATE_MSSQ6_POWER_STATE_SHFT                                                                        0x0

#define HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00019000)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019000)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_RMSK                                                                                          0x1
#define HWIO_TCSR_MSS_MODEM_HALTREQ_IN          \
        in_dword(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR,m,v,HWIO_TCSR_MSS_MODEM_HALTREQ_IN)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_MSS_MODEM_HALTREQ_BMSK                                                                        0x1
#define HWIO_TCSR_MSS_MODEM_HALTREQ_MSS_MODEM_HALTREQ_SHFT                                                                        0x0

#define HWIO_TCSR_MSS_MODEM_HALTACK_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00019004)
#define HWIO_TCSR_MSS_MODEM_HALTACK_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019004)
#define HWIO_TCSR_MSS_MODEM_HALTACK_RMSK                                                                                          0x1
#define HWIO_TCSR_MSS_MODEM_HALTACK_IN          \
        in_dword(HWIO_TCSR_MSS_MODEM_HALTACK_ADDR)
#define HWIO_TCSR_MSS_MODEM_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTACK_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_HALTACK_MSS_MODEM_HALTACK_BMSK                                                                        0x1
#define HWIO_TCSR_MSS_MODEM_HALTACK_MSS_MODEM_HALTACK_SHFT                                                                        0x0

#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00019008)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019008)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_RMSK                                                                                      0x1
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_MSS_MODEM_MASTER_IDLE_BMSK                                                                0x1
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_MSS_MODEM_MASTER_IDLE_SHFT                                                                0x0

#define HWIO_TCSR_MSS_NC_HALTREQ_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001a000)
#define HWIO_TCSR_MSS_NC_HALTREQ_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a000)
#define HWIO_TCSR_MSS_NC_HALTREQ_RMSK                                                                                             0x1
#define HWIO_TCSR_MSS_NC_HALTREQ_IN          \
        in_dword(HWIO_TCSR_MSS_NC_HALTREQ_ADDR)
#define HWIO_TCSR_MSS_NC_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSS_NC_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_NC_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSS_NC_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_NC_HALTREQ_ADDR,m,v,HWIO_TCSR_MSS_NC_HALTREQ_IN)
#define HWIO_TCSR_MSS_NC_HALTREQ_MSS_NC_HALTREQ_BMSK                                                                              0x1
#define HWIO_TCSR_MSS_NC_HALTREQ_MSS_NC_HALTREQ_SHFT                                                                              0x0

#define HWIO_TCSR_MSS_NC_HALTACK_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001a004)
#define HWIO_TCSR_MSS_NC_HALTACK_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a004)
#define HWIO_TCSR_MSS_NC_HALTACK_RMSK                                                                                             0x1
#define HWIO_TCSR_MSS_NC_HALTACK_IN          \
        in_dword(HWIO_TCSR_MSS_NC_HALTACK_ADDR)
#define HWIO_TCSR_MSS_NC_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTACK_ADDR, m)
#define HWIO_TCSR_MSS_NC_HALTACK_MSS_NC_HALTACK_BMSK                                                                              0x1
#define HWIO_TCSR_MSS_NC_HALTACK_MSS_NC_HALTACK_SHFT                                                                              0x0

#define HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0001a008)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a008)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_RMSK                                                                                         0x1
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_MSS_NC_MASTER_IDLE_BMSK                                                                      0x1
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_MSS_NC_MASTER_IDLE_SHFT                                                                      0x0

#define HWIO_TCSR_WCSS_HALTREQ_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001b000)
#define HWIO_TCSR_WCSS_HALTREQ_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b000)
#define HWIO_TCSR_WCSS_HALTREQ_RMSK                                                                                               0x1
#define HWIO_TCSR_WCSS_HALTREQ_IN          \
        in_dword(HWIO_TCSR_WCSS_HALTREQ_ADDR)
#define HWIO_TCSR_WCSS_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_HALTREQ_ADDR, m)
#define HWIO_TCSR_WCSS_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_HALTREQ_ADDR,v)
#define HWIO_TCSR_WCSS_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_HALTREQ_ADDR,m,v,HWIO_TCSR_WCSS_HALTREQ_IN)
#define HWIO_TCSR_WCSS_HALTREQ_WCSS_HALTREQ_BMSK                                                                                  0x1
#define HWIO_TCSR_WCSS_HALTREQ_WCSS_HALTREQ_SHFT                                                                                  0x0

#define HWIO_TCSR_WCSS_HALTACK_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001b004)
#define HWIO_TCSR_WCSS_HALTACK_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b004)
#define HWIO_TCSR_WCSS_HALTACK_RMSK                                                                                               0x1
#define HWIO_TCSR_WCSS_HALTACK_IN          \
        in_dword(HWIO_TCSR_WCSS_HALTACK_ADDR)
#define HWIO_TCSR_WCSS_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_HALTACK_ADDR, m)
#define HWIO_TCSR_WCSS_HALTACK_WCSS_HALTACK_BMSK                                                                                  0x1
#define HWIO_TCSR_WCSS_HALTACK_WCSS_HALTACK_SHFT                                                                                  0x0

#define HWIO_TCSR_WCSS_MASTER_IDLE_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001b008)
#define HWIO_TCSR_WCSS_MASTER_IDLE_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b008)
#define HWIO_TCSR_WCSS_MASTER_IDLE_RMSK                                                                                           0x1
#define HWIO_TCSR_WCSS_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_WCSS_MASTER_IDLE_ADDR)
#define HWIO_TCSR_WCSS_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_WCSS_MASTER_IDLE_WCSS_MASTER_IDLE_BMSK                                                                          0x1
#define HWIO_TCSR_WCSS_MASTER_IDLE_WCSS_MASTER_IDLE_SHFT                                                                          0x0

#define HWIO_TCSR_SDC1_HALTREQ_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001c000)
#define HWIO_TCSR_SDC1_HALTREQ_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c000)
#define HWIO_TCSR_SDC1_HALTREQ_RMSK                                                                                               0x1
#define HWIO_TCSR_SDC1_HALTREQ_IN          \
        in_dword(HWIO_TCSR_SDC1_HALTREQ_ADDR)
#define HWIO_TCSR_SDC1_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC1_HALTREQ_ADDR, m)
#define HWIO_TCSR_SDC1_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_SDC1_HALTREQ_ADDR,v)
#define HWIO_TCSR_SDC1_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SDC1_HALTREQ_ADDR,m,v,HWIO_TCSR_SDC1_HALTREQ_IN)
#define HWIO_TCSR_SDC1_HALTREQ_SDC1_HALTREQ_BMSK                                                                                  0x1
#define HWIO_TCSR_SDC1_HALTREQ_SDC1_HALTREQ_SHFT                                                                                  0x0

#define HWIO_TCSR_SDC1_HALTACK_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001c004)
#define HWIO_TCSR_SDC1_HALTACK_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c004)
#define HWIO_TCSR_SDC1_HALTACK_RMSK                                                                                               0x1
#define HWIO_TCSR_SDC1_HALTACK_IN          \
        in_dword(HWIO_TCSR_SDC1_HALTACK_ADDR)
#define HWIO_TCSR_SDC1_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC1_HALTACK_ADDR, m)
#define HWIO_TCSR_SDC1_HALTACK_SDC1_HALTACK_BMSK                                                                                  0x1
#define HWIO_TCSR_SDC1_HALTACK_SDC1_HALTACK_SHFT                                                                                  0x0

#define HWIO_TCSR_SDC1_MASTER_IDLE_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001c008)
#define HWIO_TCSR_SDC1_MASTER_IDLE_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c008)
#define HWIO_TCSR_SDC1_MASTER_IDLE_RMSK                                                                                           0x1
#define HWIO_TCSR_SDC1_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_SDC1_MASTER_IDLE_ADDR)
#define HWIO_TCSR_SDC1_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC1_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_SDC1_MASTER_IDLE_SDC1_MASTER_IDLE_BMSK                                                                          0x1
#define HWIO_TCSR_SDC1_MASTER_IDLE_SDC1_MASTER_IDLE_SHFT                                                                          0x0

#define HWIO_TCSR_SDC2_HALTREQ_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001d000)
#define HWIO_TCSR_SDC2_HALTREQ_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d000)
#define HWIO_TCSR_SDC2_HALTREQ_RMSK                                                                                               0x1
#define HWIO_TCSR_SDC2_HALTREQ_IN          \
        in_dword(HWIO_TCSR_SDC2_HALTREQ_ADDR)
#define HWIO_TCSR_SDC2_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC2_HALTREQ_ADDR, m)
#define HWIO_TCSR_SDC2_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_SDC2_HALTREQ_ADDR,v)
#define HWIO_TCSR_SDC2_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SDC2_HALTREQ_ADDR,m,v,HWIO_TCSR_SDC2_HALTREQ_IN)
#define HWIO_TCSR_SDC2_HALTREQ_SDC2_HALTREQ_BMSK                                                                                  0x1
#define HWIO_TCSR_SDC2_HALTREQ_SDC2_HALTREQ_SHFT                                                                                  0x0

#define HWIO_TCSR_SDC2_HALTACK_ADDR                                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001d004)
#define HWIO_TCSR_SDC2_HALTACK_OFFS                                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d004)
#define HWIO_TCSR_SDC2_HALTACK_RMSK                                                                                               0x1
#define HWIO_TCSR_SDC2_HALTACK_IN          \
        in_dword(HWIO_TCSR_SDC2_HALTACK_ADDR)
#define HWIO_TCSR_SDC2_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC2_HALTACK_ADDR, m)
#define HWIO_TCSR_SDC2_HALTACK_SDC2_HALTACK_BMSK                                                                                  0x1
#define HWIO_TCSR_SDC2_HALTACK_SDC2_HALTACK_SHFT                                                                                  0x0

#define HWIO_TCSR_SDC2_MASTER_IDLE_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001d008)
#define HWIO_TCSR_SDC2_MASTER_IDLE_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d008)
#define HWIO_TCSR_SDC2_MASTER_IDLE_RMSK                                                                                           0x1
#define HWIO_TCSR_SDC2_MASTER_IDLE_IN          \
        in_dword(HWIO_TCSR_SDC2_MASTER_IDLE_ADDR)
#define HWIO_TCSR_SDC2_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDC2_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_SDC2_MASTER_IDLE_SDC2_MASTER_IDLE_BMSK                                                                          0x1
#define HWIO_TCSR_SDC2_MASTER_IDLE_SDC2_MASTER_IDLE_SHFT                                                                          0x0

#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0001e000)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e000)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_RMSK                                                                                   0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_IN          \
        in_dword(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR, m)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_OUT(v)      \
        out_dword(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR,v)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ADDR,m,v,HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_IN)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ULT_AUDIO_CORE_ABORT_REQ_BMSK                                                          0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_REQ_ULT_AUDIO_CORE_ABORT_REQ_SHFT                                                          0x0

#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0001e004)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e004)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_RMSK                                                                                   0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_IN          \
        in_dword(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ADDR)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ADDR, m)
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ULT_AUDIO_CORE_ABORT_ACK_BMSK                                                          0x1
#define HWIO_TCSR_ULT_AUDIO_CORE_ABORT_ACK_ULT_AUDIO_CORE_ABORT_ACK_SHFT                                                          0x0

#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001f000)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f000)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_RMSK                                                                         0xffffffff
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_IN          \
        in_dword(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_ADDR)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_ADDR, m)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_ADDR,v)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_ADDR,m,v,HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_IN)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_SPARE_REG0_BMSK                                                              0xfffffffe
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_SPARE_REG0_SHFT                                                                     0x1
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_TCSR_S1LM_APPS_TO_MODEM_INT_BMSK                                                    0x1
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_TCSR_S1LM_APPS_TO_MODEM_INT_SHFT                                                    0x0

#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001f004)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f004)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_RMSK                                                                    0xffffffff
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_IN          \
        in_dword(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_ADDR)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_ADDR, m)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_ADDR,v)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_ADDR,m,v,HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_IN)
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_BMSK                                   0xffffffff
#define HWIO_TCSR_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_TCSR_S1LM_APPS_TO_MODEM_INT_DATA_SHFT                                          0x0

#define HWIO_TCSR_SPARE_REG2_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001f008)
#define HWIO_TCSR_SPARE_REG2_OFFS                                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f008)
#define HWIO_TCSR_SPARE_REG2_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG2_IN          \
        in_dword(HWIO_TCSR_SPARE_REG2_ADDR)
#define HWIO_TCSR_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG2_ADDR,m,v,HWIO_TCSR_SPARE_REG2_IN)
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_SHFT                                                                                      0x0

#define HWIO_TCSR_SPARE_REG3_ADDR                                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001f00c)
#define HWIO_TCSR_SPARE_REG3_OFFS                                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f00c)
#define HWIO_TCSR_SPARE_REG3_RMSK                                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG3_IN          \
        in_dword(HWIO_TCSR_SPARE_REG3_ADDR)
#define HWIO_TCSR_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG3_ADDR,m,v,HWIO_TCSR_SPARE_REG3_IN)
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_BMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_SHFT                                                                                      0x0

#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00020000)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020000)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_RMSK                                                                                        0x11f
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_IN          \
        in_dword(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR, m)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR,v)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PNOC_SNOC_MEMTYPE_ADDR,m,v,HWIO_TCSR_PNOC_SNOC_MEMTYPE_IN)
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_SEL_BMSK                                                                           0x100
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_SEL_SHFT                                                                             0x8
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_INNERSHARED_VALUE_BMSK                                                                       0x10
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_INNERSHARED_VALUE_SHFT                                                                        0x4
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_SHARED_VALUE_BMSK                                                                             0x8
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_SHARED_VALUE_SHFT                                                                             0x3
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_VALUE_BMSK                                                                           0x7
#define HWIO_TCSR_PNOC_SNOC_MEMTYPE_MEM_TYPE_VALUE_SHFT                                                                           0x0

#define HWIO_TCSR_BOOT_IMEM_ENABLE_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000e0f4)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e0f4)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_RMSK                                                                                           0x1
#define HWIO_TCSR_BOOT_IMEM_ENABLE_IN          \
        in_dword(HWIO_TCSR_BOOT_IMEM_ENABLE_ADDR)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_ENABLE_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_BOOT_IMEM_ENABLE_ADDR,v)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BOOT_IMEM_ENABLE_ADDR,m,v,HWIO_TCSR_BOOT_IMEM_ENABLE_IN)
#define HWIO_TCSR_BOOT_IMEM_ENABLE_BOOT_IMEM_ENABLE_BMSK                                                                          0x1
#define HWIO_TCSR_BOOT_IMEM_ENABLE_BOOT_IMEM_ENABLE_SHFT                                                                          0x0

#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000e0f8)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e0f8)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_RMSK                                                                             0xffffffff
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_IN          \
        in_dword(HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_BOOT_IMEM_START_ADDRESS_BMSK                                                     0xffffffff
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_BOOT_IMEM_START_ADDRESS_SHFT                                                            0x0

#define HWIO_TCSR_BOOT_IMEM_SIZE_ADDR                                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000e0fc)
#define HWIO_TCSR_BOOT_IMEM_SIZE_OFFS                                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e0fc)
#define HWIO_TCSR_BOOT_IMEM_SIZE_RMSK                                                                                      0xffffffff
#define HWIO_TCSR_BOOT_IMEM_SIZE_IN          \
        in_dword(HWIO_TCSR_BOOT_IMEM_SIZE_ADDR)
#define HWIO_TCSR_BOOT_IMEM_SIZE_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_SIZE_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_SIZE_BOOT_IMEM_SIZE_BMSK                                                                       0xffffffff
#define HWIO_TCSR_BOOT_IMEM_SIZE_BOOT_IMEM_SIZE_SHFT                                                                              0x0

#define HWIO_TCSR_QTIC_CTL_ST_ADDR                                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000a008)
#define HWIO_TCSR_QTIC_CTL_ST_OFFS                                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a008)
#define HWIO_TCSR_QTIC_CTL_ST_RMSK                                                                                               0xff
#define HWIO_TCSR_QTIC_CTL_ST_IN          \
        in_dword(HWIO_TCSR_QTIC_CTL_ST_ADDR)
#define HWIO_TCSR_QTIC_CTL_ST_INM(m)      \
        in_dword_masked(HWIO_TCSR_QTIC_CTL_ST_ADDR, m)
#define HWIO_TCSR_QTIC_CTL_ST_OUT(v)      \
        out_dword(HWIO_TCSR_QTIC_CTL_ST_ADDR,v)
#define HWIO_TCSR_QTIC_CTL_ST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QTIC_CTL_ST_ADDR,m,v,HWIO_TCSR_QTIC_CTL_ST_IN)
#define HWIO_TCSR_QTIC_CTL_ST_QTIC_CTL_ST_BMSK                                                                                   0xff
#define HWIO_TCSR_QTIC_CTL_ST_QTIC_CTL_ST_SHFT                                                                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: MPM2_G_CTRL_CNTR
 *--------------------------------------------------------------------------*/

#define MPM2_G_CTRL_CNTR_REG_BASE                             (MPM2_MPM_BASE      + 0x00001000)
#define MPM2_G_CTRL_CNTR_REG_BASE_SIZE                        0x1000
#define MPM2_G_CTRL_CNTR_REG_BASE_USED                        0xfd0
#define MPM2_G_CTRL_CNTR_REG_BASE_OFFS                        0x00001000

#define HWIO_MPM2_MPM_CONTROL_CNTCR_ADDR                      (MPM2_G_CTRL_CNTR_REG_BASE      + 0x00000000)
#define HWIO_MPM2_MPM_CONTROL_CNTCR_OFFS                      (MPM2_G_CTRL_CNTR_REG_BASE_OFFS + 0x00000000)
#define HWIO_MPM2_MPM_CONTROL_CNTCR_RMSK                           0x103
#define HWIO_MPM2_MPM_CONTROL_CNTCR_IN          \
        in_dword(HWIO_MPM2_MPM_CONTROL_CNTCR_ADDR)
#define HWIO_MPM2_MPM_CONTROL_CNTCR_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_CONTROL_CNTCR_ADDR, m)
#define HWIO_MPM2_MPM_CONTROL_CNTCR_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_CONTROL_CNTCR_ADDR,v)
#define HWIO_MPM2_MPM_CONTROL_CNTCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_CONTROL_CNTCR_ADDR,m,v,HWIO_MPM2_MPM_CONTROL_CNTCR_IN)
#define HWIO_MPM2_MPM_CONTROL_CNTCR_FCREQ_BMSK                     0x100
#define HWIO_MPM2_MPM_CONTROL_CNTCR_FCREQ_SHFT                       0x8
#define HWIO_MPM2_MPM_CONTROL_CNTCR_HDBG_BMSK                        0x2
#define HWIO_MPM2_MPM_CONTROL_CNTCR_HDBG_SHFT                        0x1
#define HWIO_MPM2_MPM_CONTROL_CNTCR_EN_BMSK                          0x1
#define HWIO_MPM2_MPM_CONTROL_CNTCR_EN_SHFT                          0x0

#define HWIO_MPM2_MPM_CONTROL_CNTSR_ADDR                      (MPM2_G_CTRL_CNTR_REG_BASE      + 0x00000004)
#define HWIO_MPM2_MPM_CONTROL_CNTSR_OFFS                      (MPM2_G_CTRL_CNTR_REG_BASE_OFFS + 0x00000004)
#define HWIO_MPM2_MPM_CONTROL_CNTSR_RMSK                           0x102
#define HWIO_MPM2_MPM_CONTROL_CNTSR_IN          \
        in_dword(HWIO_MPM2_MPM_CONTROL_CNTSR_ADDR)
#define HWIO_MPM2_MPM_CONTROL_CNTSR_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_CONTROL_CNTSR_ADDR, m)
#define HWIO_MPM2_MPM_CONTROL_CNTSR_FCACK_BMSK                     0x100
#define HWIO_MPM2_MPM_CONTROL_CNTSR_FCACK_SHFT                       0x8
#define HWIO_MPM2_MPM_CONTROL_CNTSR_HDBG_BMSK                        0x2
#define HWIO_MPM2_MPM_CONTROL_CNTSR_HDBG_SHFT                        0x1

#define HWIO_MPM2_MPM_CONTROL_CNTCV_LO_ADDR                   (MPM2_G_CTRL_CNTR_REG_BASE      + 0x00000008)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_LO_OFFS                   (MPM2_G_CTRL_CNTR_REG_BASE_OFFS + 0x00000008)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_LO_RMSK                   0xffffffff
#define HWIO_MPM2_MPM_CONTROL_CNTCV_LO_IN          \
        in_dword(HWIO_MPM2_MPM_CONTROL_CNTCV_LO_ADDR)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_LO_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_CONTROL_CNTCV_LO_ADDR, m)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_LO_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_CONTROL_CNTCV_LO_ADDR,v)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_CONTROL_CNTCV_LO_ADDR,m,v,HWIO_MPM2_MPM_CONTROL_CNTCV_LO_IN)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_LO_LOAD_VAL_BMSK          0xffffffff
#define HWIO_MPM2_MPM_CONTROL_CNTCV_LO_LOAD_VAL_SHFT                 0x0

#define HWIO_MPM2_MPM_CONTROL_CNTCV_HI_ADDR                   (MPM2_G_CTRL_CNTR_REG_BASE      + 0x0000000c)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_HI_OFFS                   (MPM2_G_CTRL_CNTR_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_HI_RMSK                     0xffffff
#define HWIO_MPM2_MPM_CONTROL_CNTCV_HI_IN          \
        in_dword(HWIO_MPM2_MPM_CONTROL_CNTCV_HI_ADDR)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_HI_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_CONTROL_CNTCV_HI_ADDR, m)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_HI_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_CONTROL_CNTCV_HI_ADDR,v)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_CONTROL_CNTCV_HI_ADDR,m,v,HWIO_MPM2_MPM_CONTROL_CNTCV_HI_IN)
#define HWIO_MPM2_MPM_CONTROL_CNTCV_HI_LOAD_VAL_BMSK            0xffffff
#define HWIO_MPM2_MPM_CONTROL_CNTCV_HI_LOAD_VAL_SHFT                 0x0

#define HWIO_MPM2_MPM_CONTROL_CNTFID0_ADDR                    (MPM2_G_CTRL_CNTR_REG_BASE      + 0x00000020)
#define HWIO_MPM2_MPM_CONTROL_CNTFID0_OFFS                    (MPM2_G_CTRL_CNTR_REG_BASE_OFFS + 0x00000020)
#define HWIO_MPM2_MPM_CONTROL_CNTFID0_RMSK                    0xffffffff
#define HWIO_MPM2_MPM_CONTROL_CNTFID0_IN          \
        in_dword(HWIO_MPM2_MPM_CONTROL_CNTFID0_ADDR)
#define HWIO_MPM2_MPM_CONTROL_CNTFID0_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_CONTROL_CNTFID0_ADDR, m)
#define HWIO_MPM2_MPM_CONTROL_CNTFID0_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_CONTROL_CNTFID0_ADDR,v)
#define HWIO_MPM2_MPM_CONTROL_CNTFID0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_CONTROL_CNTFID0_ADDR,m,v,HWIO_MPM2_MPM_CONTROL_CNTFID0_IN)
#define HWIO_MPM2_MPM_CONTROL_CNTFID0_FREQ_BMSK               0xffffffff
#define HWIO_MPM2_MPM_CONTROL_CNTFID0_FREQ_SHFT                      0x0

#define HWIO_MPM2_MPM_CONTROL_ID_ADDR                         (MPM2_G_CTRL_CNTR_REG_BASE      + 0x00000fd0)
#define HWIO_MPM2_MPM_CONTROL_ID_OFFS                         (MPM2_G_CTRL_CNTR_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_MPM2_MPM_CONTROL_ID_RMSK                         0xffffffff
#define HWIO_MPM2_MPM_CONTROL_ID_IN          \
        in_dword(HWIO_MPM2_MPM_CONTROL_ID_ADDR)
#define HWIO_MPM2_MPM_CONTROL_ID_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_CONTROL_ID_ADDR, m)
#define HWIO_MPM2_MPM_CONTROL_ID_MAJOR_BMSK                   0xf0000000
#define HWIO_MPM2_MPM_CONTROL_ID_MAJOR_SHFT                         0x1c
#define HWIO_MPM2_MPM_CONTROL_ID_MINOR_BMSK                    0xfff0000
#define HWIO_MPM2_MPM_CONTROL_ID_MINOR_SHFT                         0x10
#define HWIO_MPM2_MPM_CONTROL_ID_STEP_BMSK                        0xffff
#define HWIO_MPM2_MPM_CONTROL_ID_STEP_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: MPM2_WDOG
 *--------------------------------------------------------------------------*/

#define MPM2_WDOG_REG_BASE                                      (MPM2_MPM_BASE      + 0x0000a000)
#define MPM2_WDOG_REG_BASE_SIZE                                 0x20
#define MPM2_WDOG_REG_BASE_USED                                 0x10
#define MPM2_WDOG_REG_BASE_OFFS                                 0x0000a000

#define HWIO_MPM2_WDOG_RESET_REG_ADDR                           (MPM2_WDOG_REG_BASE      + 0x00000000)
#define HWIO_MPM2_WDOG_RESET_REG_OFFS                           (MPM2_WDOG_REG_BASE_OFFS + 0x00000000)
#define HWIO_MPM2_WDOG_RESET_REG_RMSK                                  0x1
#define HWIO_MPM2_WDOG_RESET_REG_OUT(v)      \
        out_dword(HWIO_MPM2_WDOG_RESET_REG_ADDR,v)
#define HWIO_MPM2_WDOG_RESET_REG_WDOG_RESET_BMSK                       0x1
#define HWIO_MPM2_WDOG_RESET_REG_WDOG_RESET_SHFT                       0x0

#define HWIO_MPM2_WDOG_CTL_REG_ADDR                             (MPM2_WDOG_REG_BASE      + 0x00000004)
#define HWIO_MPM2_WDOG_CTL_REG_OFFS                             (MPM2_WDOG_REG_BASE_OFFS + 0x00000004)
#define HWIO_MPM2_WDOG_CTL_REG_RMSK                             0x80000007
#define HWIO_MPM2_WDOG_CTL_REG_IN          \
        in_dword(HWIO_MPM2_WDOG_CTL_REG_ADDR)
#define HWIO_MPM2_WDOG_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_MPM2_WDOG_CTL_REG_ADDR, m)
#define HWIO_MPM2_WDOG_CTL_REG_OUT(v)      \
        out_dword(HWIO_MPM2_WDOG_CTL_REG_ADDR,v)
#define HWIO_MPM2_WDOG_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_WDOG_CTL_REG_ADDR,m,v,HWIO_MPM2_WDOG_CTL_REG_IN)
#define HWIO_MPM2_WDOG_CTL_REG_WDOG_CLK_EN_BMSK                 0x80000000
#define HWIO_MPM2_WDOG_CTL_REG_WDOG_CLK_EN_SHFT                       0x1f
#define HWIO_MPM2_WDOG_CTL_REG_CHIP_AUTOPET_EN_BMSK                    0x4
#define HWIO_MPM2_WDOG_CTL_REG_CHIP_AUTOPET_EN_SHFT                    0x2
#define HWIO_MPM2_WDOG_CTL_REG_HW_SLEEP_WAKEUP_EN_BMSK                 0x2
#define HWIO_MPM2_WDOG_CTL_REG_HW_SLEEP_WAKEUP_EN_SHFT                 0x1
#define HWIO_MPM2_WDOG_CTL_REG_WDOG_EN_BMSK                            0x1
#define HWIO_MPM2_WDOG_CTL_REG_WDOG_EN_SHFT                            0x0

#define HWIO_MPM2_WDOG_STATUS_REG_ADDR                          (MPM2_WDOG_REG_BASE      + 0x00000008)
#define HWIO_MPM2_WDOG_STATUS_REG_OFFS                          (MPM2_WDOG_REG_BASE_OFFS + 0x00000008)
#define HWIO_MPM2_WDOG_STATUS_REG_RMSK                             0xfffff
#define HWIO_MPM2_WDOG_STATUS_REG_IN          \
        in_dword(HWIO_MPM2_WDOG_STATUS_REG_ADDR)
#define HWIO_MPM2_WDOG_STATUS_REG_INM(m)      \
        in_dword_masked(HWIO_MPM2_WDOG_STATUS_REG_ADDR, m)
#define HWIO_MPM2_WDOG_STATUS_REG_WDOG_CNT_BMSK                    0xfffff
#define HWIO_MPM2_WDOG_STATUS_REG_WDOG_CNT_SHFT                        0x0

#define HWIO_MPM2_WDOG_BARK_VAL_REG_ADDR                        (MPM2_WDOG_REG_BASE      + 0x0000000c)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_OFFS                        (MPM2_WDOG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_RMSK                        0x800fffff
#define HWIO_MPM2_WDOG_BARK_VAL_REG_IN          \
        in_dword(HWIO_MPM2_WDOG_BARK_VAL_REG_ADDR)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_INM(m)      \
        in_dword_masked(HWIO_MPM2_WDOG_BARK_VAL_REG_ADDR, m)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_OUT(v)      \
        out_dword(HWIO_MPM2_WDOG_BARK_VAL_REG_ADDR,v)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_WDOG_BARK_VAL_REG_ADDR,m,v,HWIO_MPM2_WDOG_BARK_VAL_REG_IN)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_SYNC_STATUS_BMSK            0x80000000
#define HWIO_MPM2_WDOG_BARK_VAL_REG_SYNC_STATUS_SHFT                  0x1f
#define HWIO_MPM2_WDOG_BARK_VAL_REG_WDOG_BARK_VAL_BMSK             0xfffff
#define HWIO_MPM2_WDOG_BARK_VAL_REG_WDOG_BARK_VAL_SHFT                 0x0

#define HWIO_MPM2_WDOG_BITE_VAL_REG_ADDR                        (MPM2_WDOG_REG_BASE      + 0x00000010)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_OFFS                        (MPM2_WDOG_REG_BASE_OFFS + 0x00000010)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_RMSK                        0x800fffff
#define HWIO_MPM2_WDOG_BITE_VAL_REG_IN          \
        in_dword(HWIO_MPM2_WDOG_BITE_VAL_REG_ADDR)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_INM(m)      \
        in_dword_masked(HWIO_MPM2_WDOG_BITE_VAL_REG_ADDR, m)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_OUT(v)      \
        out_dword(HWIO_MPM2_WDOG_BITE_VAL_REG_ADDR,v)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_WDOG_BITE_VAL_REG_ADDR,m,v,HWIO_MPM2_WDOG_BITE_VAL_REG_IN)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_SYNC_STATUS_BMSK            0x80000000
#define HWIO_MPM2_WDOG_BITE_VAL_REG_SYNC_STATUS_SHFT                  0x1f
#define HWIO_MPM2_WDOG_BITE_VAL_REG_WDOG_BITE_VAL_BMSK             0xfffff
#define HWIO_MPM2_WDOG_BITE_VAL_REG_WDOG_BITE_VAL_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: APCS_F0_QTMR_V1
 *--------------------------------------------------------------------------*/

#define APCS_F0_QTMR_V1_REG_BASE                                     (A7SS_BASE      + 0x00021000)
#define APCS_F0_QTMR_V1_REG_BASE_SIZE                                0x1000
#define APCS_F0_QTMR_V1_REG_BASE_USED                                0xfd0

#define HWIO_APCS_F0_QTMR_V1_CNTPCT_LO_ADDR                          (APCS_F0_QTMR_V1_REG_BASE      + 0x00000000)
#define HWIO_APCS_F0_QTMR_V1_CNTPCT_LO_RMSK                          0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTPCT_LO_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTPCT_LO_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTPCT_LO_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTPCT_LO_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTPCT_LO_CNTPCT_LO_BMSK                0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTPCT_LO_CNTPCT_LO_SHFT                       0x0

#define HWIO_APCS_F0_QTMR_V1_CNTPCT_HI_ADDR                          (APCS_F0_QTMR_V1_REG_BASE      + 0x00000004)
#define HWIO_APCS_F0_QTMR_V1_CNTPCT_HI_RMSK                            0xffffff
#define HWIO_APCS_F0_QTMR_V1_CNTPCT_HI_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTPCT_HI_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTPCT_HI_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTPCT_HI_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTPCT_HI_CNTPCT_HI_BMSK                  0xffffff
#define HWIO_APCS_F0_QTMR_V1_CNTPCT_HI_CNTPCT_HI_SHFT                       0x0

#define HWIO_APCS_F0_QTMR_V1_CNTVCT_LO_ADDR                          (APCS_F0_QTMR_V1_REG_BASE      + 0x00000008)
#define HWIO_APCS_F0_QTMR_V1_CNTVCT_LO_RMSK                          0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTVCT_LO_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTVCT_LO_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTVCT_LO_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTVCT_LO_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTVCT_LO_CNTVCT_LO_BMSK                0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTVCT_LO_CNTVCT_LO_SHFT                       0x0

#define HWIO_APCS_F0_QTMR_V1_CNTVCT_HI_ADDR                          (APCS_F0_QTMR_V1_REG_BASE      + 0x0000000c)
#define HWIO_APCS_F0_QTMR_V1_CNTVCT_HI_RMSK                            0xffffff
#define HWIO_APCS_F0_QTMR_V1_CNTVCT_HI_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTVCT_HI_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTVCT_HI_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTVCT_HI_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTVCT_HI_CNTVCT_HI_BMSK                  0xffffff
#define HWIO_APCS_F0_QTMR_V1_CNTVCT_HI_CNTVCT_HI_SHFT                       0x0

#define HWIO_APCS_F0_QTMR_V1_CNTFRQ_ADDR                             (APCS_F0_QTMR_V1_REG_BASE      + 0x00000010)
#define HWIO_APCS_F0_QTMR_V1_CNTFRQ_RMSK                             0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTFRQ_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTFRQ_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTFRQ_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTFRQ_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTFRQ_CNTFRQ_BMSK                      0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTFRQ_CNTFRQ_SHFT                             0x0

#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_ADDR                          (APCS_F0_QTMR_V1_REG_BASE      + 0x00000014)
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_RMSK                               0x303
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_OUT(v)      \
        out_dword(HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_ADDR,v)
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_ADDR,m,v,HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_IN)
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_PL0CTEN_BMSK                       0x200
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_PL0CTEN_SHFT                         0x9
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_PL0VTEN_BMSK                       0x100
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_PL0VTEN_SHFT                         0x8
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_PL0VCTEN_BMSK                        0x2
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_PL0VCTEN_SHFT                        0x1
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_PL0PCTEN_BMSK                        0x1
#define HWIO_APCS_F0_QTMR_V1_CNTPL0ACR_PL0PCTEN_SHFT                        0x0

#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_LO_ADDR                         (APCS_F0_QTMR_V1_REG_BASE      + 0x00000018)
#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_LO_RMSK                         0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_LO_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTVOFF_LO_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_LO_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTVOFF_LO_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_LO_CNTVOFF_L0_BMSK              0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_LO_CNTVOFF_L0_SHFT                     0x0

#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_HI_ADDR                         (APCS_F0_QTMR_V1_REG_BASE      + 0x0000001c)
#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_HI_RMSK                           0xffffff
#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_HI_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTVOFF_HI_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_HI_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTVOFF_HI_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_HI_CNTVOFF_HI_BMSK                0xffffff
#define HWIO_APCS_F0_QTMR_V1_CNTVOFF_HI_CNTVOFF_HI_SHFT                     0x0

#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_ADDR                       (APCS_F0_QTMR_V1_REG_BASE      + 0x00000020)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_RMSK                       0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_OUT(v)      \
        out_dword(HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_ADDR,v)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_ADDR,m,v,HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_IN)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_CNTP_CVAL_L0_BMSK          0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_LO_CNTP_CVAL_L0_SHFT                 0x0

#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_ADDR                       (APCS_F0_QTMR_V1_REG_BASE      + 0x00000024)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_RMSK                         0xffffff
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_OUT(v)      \
        out_dword(HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_ADDR,v)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_ADDR,m,v,HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_IN)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_CNTP_CVAL_HI_BMSK            0xffffff
#define HWIO_APCS_F0_QTMR_V1_CNTP_CVAL_HI_CNTP_CVAL_HI_SHFT                 0x0

#define HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_ADDR                          (APCS_F0_QTMR_V1_REG_BASE      + 0x00000028)
#define HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_RMSK                          0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_OUT(v)      \
        out_dword(HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_ADDR,v)
#define HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_ADDR,m,v,HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_IN)
#define HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_CNTP_TVAL_BMSK                0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTP_TVAL_CNTP_TVAL_SHFT                       0x0

#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_ADDR                           (APCS_F0_QTMR_V1_REG_BASE      + 0x0000002c)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_RMSK                                  0x7
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTP_CTL_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTP_CTL_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_OUT(v)      \
        out_dword(HWIO_APCS_F0_QTMR_V1_CNTP_CTL_ADDR,v)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_F0_QTMR_V1_CNTP_CTL_ADDR,m,v,HWIO_APCS_F0_QTMR_V1_CNTP_CTL_IN)
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_ISTAT_BMSK                            0x4
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_ISTAT_SHFT                            0x2
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_IMSK_BMSK                             0x2
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_IMSK_SHFT                             0x1
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_EN_BMSK                               0x1
#define HWIO_APCS_F0_QTMR_V1_CNTP_CTL_EN_SHFT                               0x0

#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_ADDR                       (APCS_F0_QTMR_V1_REG_BASE      + 0x00000030)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_RMSK                       0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_OUT(v)      \
        out_dword(HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_ADDR,v)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_ADDR,m,v,HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_IN)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_CNTV_CVAL_L0_BMSK          0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_LO_CNTV_CVAL_L0_SHFT                 0x0

#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_ADDR                       (APCS_F0_QTMR_V1_REG_BASE      + 0x00000034)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_RMSK                         0xffffff
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_OUT(v)      \
        out_dword(HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_ADDR,v)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_ADDR,m,v,HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_IN)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_CNTV_CVAL_HI_BMSK            0xffffff
#define HWIO_APCS_F0_QTMR_V1_CNTV_CVAL_HI_CNTV_CVAL_HI_SHFT                 0x0

#define HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_ADDR                          (APCS_F0_QTMR_V1_REG_BASE      + 0x00000038)
#define HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_RMSK                          0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_OUT(v)      \
        out_dword(HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_ADDR,v)
#define HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_ADDR,m,v,HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_IN)
#define HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_CNTV_TVAL_BMSK                0xffffffff
#define HWIO_APCS_F0_QTMR_V1_CNTV_TVAL_CNTV_TVAL_SHFT                       0x0

#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_ADDR                           (APCS_F0_QTMR_V1_REG_BASE      + 0x0000003c)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_RMSK                                  0x7
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_CNTV_CTL_ADDR)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_CNTV_CTL_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_OUT(v)      \
        out_dword(HWIO_APCS_F0_QTMR_V1_CNTV_CTL_ADDR,v)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_F0_QTMR_V1_CNTV_CTL_ADDR,m,v,HWIO_APCS_F0_QTMR_V1_CNTV_CTL_IN)
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_ISTAT_BMSK                            0x4
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_ISTAT_SHFT                            0x2
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_IMSK_BMSK                             0x2
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_IMSK_SHFT                             0x1
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_EN_BMSK                               0x1
#define HWIO_APCS_F0_QTMR_V1_CNTV_CTL_EN_SHFT                               0x0

#define HWIO_APCS_F0_QTMR_V1_VERSION_ADDR                            (APCS_F0_QTMR_V1_REG_BASE      + 0x00000fd0)
#define HWIO_APCS_F0_QTMR_V1_VERSION_RMSK                            0xffffffff
#define HWIO_APCS_F0_QTMR_V1_VERSION_IN          \
        in_dword(HWIO_APCS_F0_QTMR_V1_VERSION_ADDR)
#define HWIO_APCS_F0_QTMR_V1_VERSION_INM(m)      \
        in_dword_masked(HWIO_APCS_F0_QTMR_V1_VERSION_ADDR, m)
#define HWIO_APCS_F0_QTMR_V1_VERSION_MAJOR_BMSK                      0xf0000000
#define HWIO_APCS_F0_QTMR_V1_VERSION_MAJOR_SHFT                            0x1c
#define HWIO_APCS_F0_QTMR_V1_VERSION_MINOR_BMSK                       0xfff0000
#define HWIO_APCS_F0_QTMR_V1_VERSION_MINOR_SHFT                            0x10
#define HWIO_APCS_F0_QTMR_V1_VERSION_STEP_BMSK                           0xffff
#define HWIO_APCS_F0_QTMR_V1_VERSION_STEP_SHFT                              0x0



#endif /* __HWIO_H__ */
