-- VHDL for IBM SMS ALD page 18.14.01.1
-- Title: A CH SWITCHING CHECK
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/12/2020 11:12:49 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_14_01_1_A_CH_SWITCHING_CHECK is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_GATE_F2_DATA_REG_TO_A_CH:	 in STD_LOGIC;
		MV_2ND_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		PS_GATE_E2_DATA_REG_TO_A_CH:	 in STD_LOGIC;
		MV_1ST_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		PS_GATE_OP_MOD_REG_TO_A_CH:	 in STD_LOGIC;
		MV_3RD_CHECK_TEST_SWITCH:	 in STD_LOGIC;
		PS_GATE_A_DATA_REG_TO_A_CH:	 in STD_LOGIC;
		PS_ERROR_SAMPLE:	 in STD_LOGIC;
		MS_A_CHARACTER_SELECT_ERROR:	 out STD_LOGIC;
		LAMP_15A1H20:	 out STD_LOGIC);
end ALD_18_14_01_1_A_CH_SWITCHING_CHECK;

architecture behavioral of ALD_18_14_01_1_A_CH_SWITCHING_CHECK is 

	signal OUT_5B_P: STD_LOGIC;
	signal OUT_3B_NoPin: STD_LOGIC;
	signal OUT_5C_B: STD_LOGIC;
	signal OUT_3C_NoPin: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_5D_A: STD_LOGIC;
	signal OUT_3D_NoPin: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_1D_E: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_1E_A: STD_LOGIC;
	signal OUT_4F_K: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_2G_B: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;

begin

	OUT_5B_P <= NOT(PS_GATE_F2_DATA_REG_TO_A_CH AND MV_1ST_CHECK_TEST_SWITCH );
	OUT_3B_NoPin <= NOT(OUT_5B_P AND OUT_5C_B AND MV_2ND_CHECK_TEST_SWITCH );
	OUT_5C_B <= NOT(PS_GATE_E2_DATA_REG_TO_A_CH AND MV_1ST_CHECK_TEST_SWITCH );
	OUT_3C_NoPin <= NOT(OUT_5D_A AND MV_2ND_CHECK_TEST_SWITCH AND OUT_5E_G );
	OUT_2C_C <= NOT(OUT_3B_NoPin AND OUT_3C_NoPin );
	OUT_5D_A <= NOT(MV_1ST_CHECK_TEST_SWITCH AND PS_GATE_OP_MOD_REG_TO_A_CH );
	OUT_3D_NoPin <= NOT(OUT_5B_P AND OUT_5D_A AND MV_3RD_CHECK_TEST_SWITCH );
	OUT_2D_C <= NOT(OUT_3D_NoPin AND OUT_3E_NoPin );
	OUT_1D_E <= NOT(OUT_2C_C AND OUT_2D_C AND OUT_DOT_3F );
	OUT_5E_G <= NOT(MV_1ST_CHECK_TEST_SWITCH AND PS_GATE_A_DATA_REG_TO_A_CH );
	OUT_3E_NoPin <= NOT(OUT_5C_B AND OUT_5E_G AND MV_3RD_CHECK_TEST_SWITCH );
	OUT_1E_A <= NOT(OUT_1D_E AND PS_ERROR_SAMPLE );
	OUT_4F_K <= NOT(OUT_5B_P );
	OUT_3G_D <= NOT(OUT_5C_B AND OUT_5D_A AND OUT_5E_G );
	OUT_2G_B <= NOT OUT_1E_A;
	LAMP_15A1H20 <= OUT_2G_B;
	OUT_DOT_3F <= OUT_4F_K OR OUT_3G_D;

	MS_A_CHARACTER_SELECT_ERROR <= OUT_1E_A;


end;
