
State Machine - |top_4|UART_RX:inst4|r_SM_Main
Name r_SM_Main.s_Cleanup r_SM_Main.s_RX_Stop_Bit r_SM_Main.s_RX_Data_Bits r_SM_Main.s_RX_Start_Bit r_SM_Main.s_Idle 
r_SM_Main.s_Idle 0 0 0 0 0 
r_SM_Main.s_RX_Start_Bit 0 0 0 1 1 
r_SM_Main.s_RX_Data_Bits 0 0 1 0 1 
r_SM_Main.s_RX_Stop_Bit 0 1 0 0 1 
r_SM_Main.s_Cleanup 1 0 0 0 1 

State Machine - |top_4|algoritmo_3:inst|state
Name state.incremento_mem state.lectura_descarga state.descarga_mem state.escritura_2 state.escritura_1 state.casos state.lect_anch_3 state.anch_3 state.lect_anch_2 state.anch_2 state.lect_anch_1 state.anch_1 state.lect_pix_prev state.pix_prev state.nuevo_pixel state.errase 
state.errase 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.nuevo_pixel 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.pix_prev 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.lect_pix_prev 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.anch_1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.lect_anch_1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.anch_2 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.lect_anch_2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.anch_3 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.lect_anch_3 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.casos 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.escritura_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.escritura_2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.descarga_mem 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.lectura_descarga 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.incremento_mem 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top_4|uart_tx:inst5|fsm_state
Name fsm_state.FSM_STOP fsm_state.FSM_SEND fsm_state.FSM_START fsm_state.FSM_IDLE 
fsm_state.FSM_IDLE 0 0 0 0 
fsm_state.FSM_START 0 0 1 1 
fsm_state.FSM_SEND 0 1 0 1 
fsm_state.FSM_STOP 1 0 0 1 
