read -sv run_verilog_mult_mid/multiplier_16b_796ca9bc3922c408b74824d1e0670932.v
synth -top main
flatten
opt
abc -fast -liberty NangateOpenCellLibrary_typical.lib -constr abc_constr -D 50
write_verilog run_yosys_mult_mid/multiplier_16b_796ca9bc3922c408b74824d1e0670932_wo_flatten_yosys.v
