##############################################################################
## This file is part of 'SLAC Firmware Standard Library'.
## It is subject to the license terms in the LICENSE.txt file found in the 
## top-level directory of this distribution and at: 
##    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. 
## No part of 'SLAC Firmware Standard Library', including this file, 
## may be copied, modified, propagated, or distributed except according to 
## the terms contained in the LICENSE.txt file.
##############################################################################
#schemaversion 3.0.0
#once JesdTx.yaml

JesdTx: &JesdTx
  class: MMIODev
  configPrio: 1
  description: JESD TX Module
  size: 0x400
  metadata:
    numTxLanes: &numTxLanes 8
  #########
  children:
    #########################################################
    Enable:
      at:
        offset: 0x00
      class: IntField
      name: Enable
      sizeBits: *numTxLanes
      mode: RW
      description: "Enable mask. Example: 0x3 Enable ln0 and ln1."
    #########################################################      
    SubClass:
      at:
        offset: 0x10
      class: IntField
      name: SubClass
      sizeBits: 1
      lsBit: 0
      mode: RW
      description: "Jesd204b SubClass. 0 - For designs without sysref (no fixed latency). 1 - Fixed latency."
    ######################################################### 
    ReplaceEnable:
      at:
        offset: 0x10
      class: IntField
      name: ReplaceEnable
      sizeBits: 1
      lsBit: 1
      mode: RW
      description: "ReplaceEnable. Replace the control characters with data. (Should be 1 use 0 only for debug)."
    #########################################################    
    ResetGTs:
      at:
        offset: 0x10
      class: IntField
      name: ResetGTs
      sizeBits: 1
      lsBit: 2
      mode: RW
      description: "ResetGTs. Request reset of the GT modules."
    #########################################################     
    ClearErrors:   
      at:
        offset: 0x10
      class: IntField
      name: ClearErrors
      sizeBits: 1
      lsBit: 3
      mode: RW
      description: "Clear Jesd Errors and reset the status counters."
    #########################################################      
    InvertSync:
      at:
        offset: 0x10
      class: IntField
      name: InvertSync
      sizeBits: 1
      lsBit: 4
      mode: RW
      description: "InvertSync. Invert sync input (the AMC card schematics should be checkes if inverted). "
    ######################################################### 
    TestSigEnable:
      at:
        offset: 0x10
      class: IntField
      name: TestSigEnable
      sizeBits: 1
      lsBit: 5
      mode: RW
      description: "Enable test signal. Note: Has to be toggled if test signal type is changed to align the lanes (Default '1')."
    #########################################################    
    ScrambleEnable:
      at:
        offset: 0x10
      class: IntField
      name: ScrambleEnable
      sizeBits: 1
      lsBit: 6
      mode: RW
      enums:
        - name: Disabled
          class: Enum
          value: 0
        - name: Enabled
          class: Enum
          value: 1
      description: "ScrambleEnable. Enable data scrambling (More info in Jesd204b standard). "
    #########################################################    
    RampStep:
      at:
        offset: 0x14
      class: IntField
      name: RampStep
      sizeBits: 16
      mode: RW
      description: "Ramp increment step and a period of the wave in c-c"
    #########################################################    
    SquarePeriod:
      at:
        offset: 0x16
      class: IntField
      name: SquarePeriod
      sizeBits: 16
      mode: RW
      description: "Ramp increment step and a period of the wave in c-c"
    #########################################################     
    LowAmplitudeVal:
      at:
        offset: 0x18
      class: IntField
      name: LowAmplitudeVal
      mode: RW
      description: Low value of the square waveform amplitude
    #########################################################      
    HighAmplitudeVal:
      at:
        offset: 0x1C
      class: IntField
      name: HighAmplitudeVal
      mode: RW
      description: High value of the square waveform amplitude
    #########################################################
    InvertDacData:   
      at:
        offset: 0x20
      class: IntField
      name: InvertDacData
      sizeBits: *numTxLanes
      mode: RW
      description: "Mask Enable the DAC data inversion. 1-Inverted, 0-normal."
    #########################################################       
    GTReady:
      at:
        offset: 0x040
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: GTReady
      sizeBits: 1
      lsBit: 0
      mode: RO
      description: "GT Ready. Jesd clock ok PLLs are locked and GT is ready to receive data."
    #########################################################      
    DataValid:        
      at:
        offset: 0x040
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: DataValid
      sizeBits: 1
      lsBit: 1
      mode: RO
      description: "Jesd Data Valid. Goes high after the code synchronisation and ILAS sequence is complete (More info in Jesd204b standard)."
    #########################################################
    IlasActive:       
      at:
        offset: 0x040
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: IlasActive
      sizeBits: 1
      lsBit: 2
      mode: RO
      description: "ILA sequence Active. Only 1 for 4 multiframe clock cycles then it drops (More info in Jesd204b standard)."
    #########################################################
    nSync:       
      at:
        offset: 0x040
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: nSync
      sizeBits: 1
      lsBit: 3
      mode: RO
      description: "nSync. 0 - Not synchronised. 1 - Indicades that code group synchronisation has been completed."
    #########################################################    
    TxEnabled:        
      at:
        offset: 0x040
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: TxEnabled
      sizeBits: 1
      lsBit: 4
      mode: RO
      description: "Tx Lane Enabled. Indicates if the lane had been enabled in configuration."
    #########################################################     
    SysRefDetected:       
      at:
        offset: 0x040
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: SysRefDetected
      sizeBits: 1
      lsBit: 5
      mode: RO
      description: "System Reference input has been Detected."
    #########################################################     
    dataOutMux:       
      at:
        offset: 0x080
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: dataOutMux
      sizeBits: 4
      lsBit: 0
      mode: RW
      enums:
        - name: OutputZero
          class: Enum
          value: 0
        - name: UserData
          class: Enum
          value: 1
        - name: AxiStream
          class: Enum
          value: 2
        - name: TestData
          class: Enum
          value: 3          
      description: "data_out_mux: Select between: b000 - Output zero, b001 - Parallel data from inside FPGA, b010 - Data from AXI stream (not used), b011 - Test data"
    #########################################################    
    testOutMux:
      at:
        offset: 0x080
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: testOutMux
      sizeBits: 4
      lsBit: 4
      mode: RW
      enums:
        - name: SawIncrement
          class: Enum
          value: 0
        - name: SawDecrement
          class: Enum
          value: 1
        - name: SquareWave
          class: Enum
          value: 2
        - name: OutputZero
          class: Enum
          value: 3 
      description: "test_out_mux[1:0]: Select between: b000 - Saw signal increment, b001 - Saw signal decrement, b010 - Square wave,  b011 - Output zero" 
    #########################################################          
    StatusValidCnt:
      at:
        offset: 0x100
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: StatusValidCnt
      sizeBits: 32
      mode: RO
      description: "StatusValidCnt[31:0]. Shows stability of JESD lanes. Counts number of JESD re-syncronisations."
    #########################################################     
    TxDiffCtrl:
      at:
        offset: 0x200
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: TxDiffCtrl
      sizeBits: 8
      lsBit: 0
      mode: RW
      description: "TX diff. swing control"
    #########################################################
    TxPostCursor:
      at:
        offset: 0x201
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: TxPostCursor
      sizeBits: 8
      lsBit: 0
      mode: RW
      description: "TX post cursor control"
    #########################################################
    TxPreCursor:
      at:
        offset: 0x202
        stride: 4
        nelms: *numTxLanes
      class: IntField
      name: TxPreCursor
      sizeBits: 8
      lsBit: 0
      mode: RW
      description: "TX pre cursor control"
    #########################################################
    ClearTxStatus:
      name: ClearTxStatus
      class: SequenceCommand
      at:
        offset: 0x0
      description: "Clear the status valid counter of TX lanes."
      sequence:
      - entry: ClearErrors
        value: 0x1
      - entry: ClearErrors
        value: 0x0
    #########################################################
    ResetTxGTs:
      name: ResetTxGTs
      class: SequenceCommand
      at:
        offset: 0x0
      description: Toggle the reset of all TX MGTs
      sequence:
      - entry: ResetGTs
        value: 0x1
      - entry: ResetGTs
        value: 0x0
    #########################################################