
---------- Begin Simulation Statistics ----------
final_tick                               540367375000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81523                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739504                       # Number of bytes of host memory used
host_op_rate                                    81794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7524.40                       # Real time elapsed on the host
host_tick_rate                               71815324                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613410542                       # Number of instructions simulated
sim_ops                                     615449317                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.540367                       # Number of seconds simulated
sim_ticks                                540367375000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.062755                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75326582                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86519869                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6676611                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        116463947                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10334788                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10474023                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          139235                       # Number of indirect misses.
system.cpu0.branchPred.lookups              149912088                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053596                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509392                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4705393                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138975597                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19083897                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       38029575                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561801942                       # Number of instructions committed
system.cpu0.commit.committedOps             562312628                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    972302537                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.578331                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.379283                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    703692471     72.37%     72.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    163331085     16.80%     89.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36508964      3.75%     92.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34466853      3.54%     96.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9656976      0.99%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3333501      0.34%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1005059      0.10%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1223731      0.13%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19083897      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    972302537                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672107                       # Number of function calls committed.
system.cpu0.commit.int_insts                543443172                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174760386                       # Number of loads committed
system.cpu0.commit.membars                    1019971                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019977      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311054086     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175269770     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815066     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562312628                       # Class of committed instruction
system.cpu0.commit.refs                     245084860                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561801942                       # Number of Instructions Simulated
system.cpu0.committedOps                    562312628                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.900616                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.900616                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            108423857                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1976842                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74629702                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             612395635                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               434700469                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                430098510                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4712685                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3994442                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1980895                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  149912088                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                106623915                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    543529058                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2968488                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     622183166                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13367810                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140397                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         429703146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85661370                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.582694                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         979916416                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635690                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895714                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               534440275     54.54%     54.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               331894448     33.87%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68591738      7.00%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36236498      3.70%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3863175      0.39%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2723807      0.28%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  123173      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021685      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021617      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           979916416                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      26                       # number of floating regfile writes
system.cpu0.idleCycles                       87853616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4762383                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142788226                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.553564                       # Inst execution rate
system.cpu0.iew.exec_refs                   261885359                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73341489                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               83250769                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189408400                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            607179                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2262539                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75228159                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          600325341                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            188543870                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4823284                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            591078552                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                379734                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2926910                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4712685                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3898094                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       143661                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10363020                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        27503                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7840                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2413067                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14648014                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4903685                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7840                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       874924                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3887459                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                241275413                       # num instructions consuming a value
system.cpu0.iew.wb_count                    584827615                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.877174                       # average fanout of values written-back
system.cpu0.iew.wb_producers                211640508                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.547709                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     584881149                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               720325406                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373730412                       # number of integer regfile writes
system.cpu0.ipc                              0.526145                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.526145                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021006      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            325101548     54.56%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139715      0.69%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018050      0.17%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           190808779     32.02%     87.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73812688     12.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             595901837                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                78                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     875392                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001469                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 170348     19.46%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                621210     70.96%     90.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                83832      9.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             595756170                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2172665483                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    584827565                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        638344996                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 598519142                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                595901837                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1806199                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       38012709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            70106                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        273802                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17103942                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    979916416                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.608115                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817138                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          547184338     55.84%     55.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          302391011     30.86%     86.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          106774759     10.90%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17645176      1.80%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4079572      0.42%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             563373      0.06%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1122849      0.11%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              89171      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              66167      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      979916416                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.558081                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7580061                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1814399                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189408400                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75228159                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1043                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1067770032                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12965031                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               90322539                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357821154                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3721819                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               440174359                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5368521                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 2864                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            741786557                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             607479380                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          388856718                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                426167737                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9610544                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4712685                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18431988                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31035556                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               41                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       741786516                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        107108                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3187                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7830741                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3182                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1553547869                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1208307527                       # The number of ROB writes
system.cpu0.timesIdled                       15848667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1010                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.321973                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2967525                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3694537                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           390046                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4932530                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136201                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         139747                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3546                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5550992                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8616                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509188                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           289755                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419526                       # Number of branches committed
system.cpu1.commit.bw_lim_events               516697                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528230                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2609880                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19244007                       # Number of instructions committed
system.cpu1.commit.committedOps              19753388                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112161088                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.176116                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.834646                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    104054996     92.77%     92.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3998627      3.57%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1331432      1.19%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1275869      1.14%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       358672      0.32%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        96339      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       484861      0.43%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        43595      0.04%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       516697      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112161088                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227457                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552841                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320246                       # Number of loads committed
system.cpu1.commit.membars                    1018430                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018430      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645863     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829434     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259523      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19753388                       # Class of committed instruction
system.cpu1.commit.refs                       7088969                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19244007                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753388                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.868814                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.868814                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             99485552                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               108453                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2828889                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23435880                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3251660                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8464876                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                290197                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               258959                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1181726                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5550992                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3198328                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108787799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                34463                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23992924                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 780976                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049150                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3495688                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3103726                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.212440                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112674011                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.217471                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.645424                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                97637682     86.66%     86.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8972362      7.96%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3541507      3.14%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1756280      1.56%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  665882      0.59%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   87933      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11360      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     334      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     671      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112674011                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         265492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              309663                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4793986                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191124                       # Inst execution rate
system.cpu1.iew.exec_refs                     7770285                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1855204                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               84360948                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5991692                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510051                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           287633                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1930220                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22358096                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5915081                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           283265                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21585455                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                335053                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               763082                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                290197                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1709396                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20366                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          135764                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4706                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1331                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       671446                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       161497                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           473                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93589                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        216074                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12288394                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21298797                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851187                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10459727                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.188586                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21306736                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26906976                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14276124                       # number of integer regfile writes
system.cpu1.ipc                              0.170392                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.170392                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018641      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12994341     59.42%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  50      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6492897     29.69%     93.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1362695      6.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21868720                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     606013                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027711                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 128374     21.18%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                420342     69.36%     90.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                57295      9.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21456078                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         157051837                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21298785                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24963069                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20829420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21868720                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528676                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2604707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            34399                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           446                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1159949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112674011                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194088                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655120                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           99484199     88.29%     88.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8323909      7.39%     95.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2826649      2.51%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             935473      0.83%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             745365      0.66%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             140484      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             150225      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              41792      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25915      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112674011                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193632                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3259006                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          316531                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5991692                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1930220                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu1.numCycles                       112939503                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   967787434                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               89727293                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165556                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3487272                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3819797                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                580583                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6537                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28895597                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23069040                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15446509                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8712452                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5811599                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                290197                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10103988                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2280953                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28895585                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20284                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               800                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7097693                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           784                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   134006606                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45240521                       # The number of ROB writes
system.cpu1.timesIdled                           4431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.806010                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2459122                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3377636                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           396871                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4693603                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             97649                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         144418                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           46769                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5152379                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2526                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509176                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           251163                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647127                       # Number of branches committed
system.cpu2.commit.bw_lim_events               456171                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528207                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3558277                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504699                       # Number of instructions committed
system.cpu2.commit.committedOps              17014079                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    110815312                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.153535                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.785507                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103882698     93.74%     93.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3413483      3.08%     96.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1119704      1.01%     97.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1127243      1.02%     98.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       264859      0.24%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        73751      0.07%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       439921      0.40%     99.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        37482      0.03%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       456171      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    110815312                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174051                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892470                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697118                       # Number of loads committed
system.cpu2.commit.membars                    1018431                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018431      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796269     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206294     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992947      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014079                       # Class of committed instruction
system.cpu2.commit.refs                       6199253                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504699                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014079                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.760320                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.760320                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             99674809                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               150933                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2272952                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21740729                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2808673                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7609767                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                251470                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               265645                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1077284                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5152379                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2864160                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    107872100                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                17514                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      23652553                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 794356                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046178                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3152700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2556771                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.211984                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         111422003                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.219030                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.668729                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                96935547     87.00%     87.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8296246      7.45%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3757924      3.37%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1482423      1.33%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  699428      0.63%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  155290      0.14%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   94934      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      53      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     158      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           111422003                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         155042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              268784                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4105521                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.167091                       # Inst execution rate
system.cpu2.iew.exec_refs                     6677916                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525199                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               85821764                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5632632                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            618054                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           266639                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1726446                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20567140                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5152717                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           171438                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18643476                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                396384                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               787272                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                251470                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1760712                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17940                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           94194                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3202                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          494                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       935514                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       224311                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           177                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       107345                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        161439                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10781930                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18447245                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.866501                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9342551                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.165332                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18452307                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23112850                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12413281                       # number of integer regfile writes
system.cpu2.ipc                              0.147922                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.147922                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018630      5.41%      5.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11078974     58.88%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5695539     30.27%     94.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021630      5.43%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18814914                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     578389                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030741                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 123846     21.41%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                407086     70.38%     91.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                47455      8.20%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18374659                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         149669607                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18447233                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24120307                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18723816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18814914                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1843324                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3553060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39413                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        315117                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2121740                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    111422003                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.168862                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.620659                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          100157656     89.89%     89.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7179547      6.44%     96.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2280645      2.05%     98.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             748728      0.67%     99.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             717525      0.64%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             141578      0.13%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             141975      0.13%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              36739      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              17610      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      111422003                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.168627                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3657419                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          429951                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5632632                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1726446                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu2.numCycles                       111577045                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   969149225                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               90382860                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441615                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2935343                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3366776                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                710058                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2400                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26243148                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21248473                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14357697                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7790617                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5810723                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                251470                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9605263                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2916082                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26243136                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25017                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               803                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6491194                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           789                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   130930535                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41751679                       # The number of ROB writes
system.cpu2.timesIdled                           1899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            81.009375                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2211223                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2729589                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           386659                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3904417                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            102885                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         188727                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           85842                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4363170                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1343                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509144                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           225963                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470299                       # Number of branches committed
system.cpu3.commit.bw_lim_events               402066                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528145                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2568673                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859894                       # Number of instructions committed
system.cpu3.commit.committedOps              16369222                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105794948                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.154726                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.783203                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99015832     93.59%     93.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3399895      3.21%     96.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1150777      1.09%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       991787      0.94%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       248504      0.23%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        71044      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       478653      0.45%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        36390      0.03%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       402066      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105794948                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151208                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254388                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568651                       # Number of loads committed
system.cpu3.commit.membars                    1018362                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018362      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353164     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077795     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919763      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369222                       # Class of committed instruction
system.cpu3.commit.refs                       5997570                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859894                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369222                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.706560                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.706560                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             96276316                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               161311                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2126349                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19908137                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2507088                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6030057                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                226251                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               277561                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1185117                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4363170                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2519039                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103099627                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                25042                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20373886                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 773894                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041021                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2738174                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2314108                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191546                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106224829                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.196601                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.623063                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93658976     88.17%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7257624      6.83%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3125640      2.94%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1427455      1.34%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  684615      0.64%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   69411      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     828      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      66      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106224829                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         140498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              240799                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3793530                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.169789                       # Inst execution rate
system.cpu3.iew.exec_refs                     6457669                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441424                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81102746                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5106901                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510009                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           141827                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1456918                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18934587                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5016245                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           282867                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18059690                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                412055                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               796450                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                226251                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1821161                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16361                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           82648                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2234                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          173                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       538250                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        27999                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           103                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        44804                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        195995                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10676495                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17883486                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.864358                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9228314                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.168133                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17888467                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22131109                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12237540                       # number of integer regfile writes
system.cpu3.ipc                              0.149108                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.149108                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018579      5.55%      5.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10831567     59.05%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5556183     30.29%     94.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936088      5.10%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18342557                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     581413                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031697                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 128547     22.11%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                405406     69.73%     91.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                47458      8.16%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17905377                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         143551401                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17883474                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         21500021                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17406077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18342557                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528510                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2565364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            60071                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           365                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1092795                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106224829                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.172677                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.630055                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95271564     89.69%     89.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7013254      6.60%     96.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2148076      2.02%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             745849      0.70%     99.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             721284      0.68%     99.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             118433      0.11%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             148910      0.14%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              34829      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22630      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106224829                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.172449                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3106479                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          297417                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5106901                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1456918                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu3.numCycles                       106365327                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   974360651                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86251204                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036441                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3394839                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3132824                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                728624                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  983                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23932854                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19453563                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13467380                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6253784                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6039531                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                226251                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10332123                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2430939                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23932842                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28643                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               850                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7267700                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           836                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   124329412                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38306519                       # The number of ROB writes
system.cpu3.timesIdled                           1613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2363287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4705687                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       195289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        21823                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34484050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2415880                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     69081375                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2437703                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             870909                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1561064                       # Transaction distribution
system.membus.trans_dist::CleanEvict           781226                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1065                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            619                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1490694                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1490655                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        870909                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           109                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7067250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7067250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    251048192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               251048192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1510                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2363396                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2363396    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2363396                       # Request fanout histogram
system.membus.respLayer1.occupancy        12667170000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11710558258                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      3873777632                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22967087529.798023                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     97.60%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 222156680000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56145171000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 484222204000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2861910                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2861910                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2861910                       # number of overall hits
system.cpu2.icache.overall_hits::total        2861910                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         2250                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2250                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         2250                       # number of overall misses
system.cpu2.icache.overall_misses::total         2250                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    145261999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    145261999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    145261999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    145261999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2864160                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2864160                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2864160                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2864160                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000786                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000786                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000786                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000786                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64560.888444                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64560.888444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64560.888444                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64560.888444                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    45.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1951                       # number of writebacks
system.cpu2.icache.writebacks::total             1951                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          267                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          267                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         1983                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1983                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         1983                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1983                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    129244999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    129244999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    129244999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    129244999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000692                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000692                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000692                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000692                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65176.499748                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65176.499748                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65176.499748                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65176.499748                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1951                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2861910                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2861910                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         2250                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2250                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    145261999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    145261999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2864160                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2864160                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000786                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000786                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64560.888444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64560.888444                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          267                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         1983                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1983                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    129244999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    129244999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000692                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65176.499748                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65176.499748                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978751                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2859513                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1951                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1465.665300                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        356785500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978751                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999336                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999336                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5730303                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5730303                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4642931                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4642931                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4642931                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4642931                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1324065                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1324065                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1324065                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1324065                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 180781552806                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 180781552806                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 180781552806                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 180781552806                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5966996                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5966996                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5966996                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5966996                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.221898                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.221898                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.221898                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.221898                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 136535.255298                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 136535.255298                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 136535.255298                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 136535.255298                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1425976                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       118571                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17744                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1605                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.363841                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.876012                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       532563                       # number of writebacks
system.cpu2.dcache.writebacks::total           532563                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       997551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       997551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       997551                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       997551                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326514                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326514                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326514                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326514                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38453999171                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38453999171                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38453999171                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38453999171                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054720                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054720                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054720                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054720                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117771.364079                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117771.364079                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117771.364079                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117771.364079                       # average overall mshr miss latency
system.cpu2.dcache.replacements                532563                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4187297                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4187297                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       787141                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       787141                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  85114627000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  85114627000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4974438                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4974438                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158237                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158237                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 108131.360201                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108131.360201                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       631561                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       631561                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155580                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155580                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16953008000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16953008000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031276                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031276                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108966.499550                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108966.499550                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       455634                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        455634                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       536924                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       536924                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  95666925806                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  95666925806                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992558                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992558                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.540950                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.540950                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 178175.916528                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 178175.916528                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       365990                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       365990                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170934                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170934                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21500991171                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21500991171                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172216                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172216                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125785.339201                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125785.339201                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          200                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          200                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5981000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5981000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.388350                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.388350                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        29905                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        29905                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          134                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       648500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       648500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.128155                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.128155                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9825.757576                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9825.757576                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          145                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       947000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       947000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.414286                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.414286                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6531.034483                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6531.034483                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          144                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       829000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       829000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.411429                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.411429                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5756.944444                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5756.944444                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       634500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       634500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       608500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       608500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       285110                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         285110                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224066                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224066                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  19986115500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  19986115500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509176                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509176                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440056                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440056                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 89197.448520                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 89197.448520                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224066                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224066                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  19762049500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  19762049500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440056                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440056                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 88197.448520                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 88197.448520                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.680946                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5475890                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550389                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.949127                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        356797000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.680946                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.865030                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.865030                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13504492                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13504492                       # Number of data accesses
system.cpu3.numPwrStateTransitions                223                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4346621111.607142                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   24231674504.457603                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          109     97.32%     97.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.89%     98.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.89%     99.11% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.89%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 222156673000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53545810500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 486821564500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2516895                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2516895                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2516895                       # number of overall hits
system.cpu3.icache.overall_hits::total        2516895                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2143                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2143                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2143                       # number of overall misses
system.cpu3.icache.overall_misses::total         2143                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    138359998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    138359998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    138359998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    138359998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2519038                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2519038                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2519038                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2519038                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000851                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000851                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000851                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000851                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64563.694820                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64563.694820                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64563.694820                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64563.694820                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    36.600000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1840                       # number of writebacks
system.cpu3.icache.writebacks::total             1840                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          271                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          271                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          271                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          271                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1872                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1872                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1872                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1872                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    122118999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    122118999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    122118999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    122118999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000743                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000743                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000743                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000743                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65234.508013                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65234.508013                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65234.508013                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65234.508013                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1840                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2516895                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2516895                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2143                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2143                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    138359998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    138359998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2519038                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2519038                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000851                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000851                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64563.694820                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64563.694820                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          271                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          271                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1872                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1872                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    122118999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    122118999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000743                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000743                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65234.508013                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65234.508013                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978410                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2515144                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1840                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1366.926087                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        363277500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978410                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999325                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999325                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5039948                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5039948                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4481100                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4481100                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4481100                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4481100                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1298880                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1298880                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1298880                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1298880                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 181578868287                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 181578868287                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 181578868287                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 181578868287                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5779980                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5779980                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5779980                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5779980                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224721                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224721                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224721                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224721                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 139796.492584                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 139796.492584                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 139796.492584                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 139796.492584                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1413989                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       149041                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16197                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1808                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.299438                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.434181                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497677                       # number of writebacks
system.cpu3.dcache.writebacks::total           497677                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       991947                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       991947                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       991947                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       991947                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       306933                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       306933                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       306933                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       306933                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36695904818                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36695904818                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36695904818                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36695904818                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053103                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053103                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053103                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053103                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119556.726771                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119556.726771                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119556.726771                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119556.726771                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497677                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4071665                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4071665                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       788962                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       788962                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  85061525000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  85061525000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4860627                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4860627                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.162317                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162317                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 107814.476489                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107814.476489                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       637980                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       637980                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150982                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150982                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16805656500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16805656500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031062                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031062                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111309.007034                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111309.007034                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       409435                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        409435                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       509918                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       509918                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  96517343287                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  96517343287                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919353                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919353                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.554649                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.554649                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 189280.125995                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 189280.125995                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       353967                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       353967                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155951                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155951                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19890248318                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19890248318                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169631                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169631                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127541.652942                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127541.652942                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          352                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          352                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4847500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4847500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.354128                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354128                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25116.580311                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25116.580311                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          130                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           63                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       627500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       627500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.115596                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.115596                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9960.317460                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9960.317460                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          177                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1357500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1357500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          385                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.459740                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.459740                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7669.491525                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7669.491525                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1199500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1199500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.436364                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.436364                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7139.880952                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7139.880952                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       197500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       197500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       187500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       187500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305472                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305472                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203672                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203672                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18666103500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18666103500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509144                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509144                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400028                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400028                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 91647.862740                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 91647.862740                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203671                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203671                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18462431500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18462431500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400026                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400026                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 90648.307810                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 90648.307810                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.663404                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5294122                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           510380                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.372903                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        363289000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.663404                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.895731                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.895731                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13090513                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13090513                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    498655538.461538                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   818301002.312756                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        98500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2468764500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   533884853000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6482522000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88864855                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88864855                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88864855                       # number of overall hits
system.cpu0.icache.overall_hits::total       88864855                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17759059                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17759059                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17759059                       # number of overall misses
system.cpu0.icache.overall_misses::total     17759059                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232319820496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232319820496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232319820496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232319820496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    106623914                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106623914                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    106623914                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106623914                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166558                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166558                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166558                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166558                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13081.764101                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13081.764101                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13081.764101                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13081.764101                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2615                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.300000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16766199                       # number of writebacks
system.cpu0.icache.writebacks::total         16766199                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       992826                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       992826                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       992826                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       992826                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16766233                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16766233                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16766233                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16766233                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206461150998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206461150998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206461150998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206461150998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157246                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157246                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157246                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157246                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12314.104844                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12314.104844                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12314.104844                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12314.104844                       # average overall mshr miss latency
system.cpu0.icache.replacements              16766199                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88864855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88864855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17759059                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17759059                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232319820496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232319820496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    106623914                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106623914                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166558                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166558                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13081.764101                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13081.764101                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       992826                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       992826                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16766233                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16766233                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206461150998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206461150998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157246                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157246                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12314.104844                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12314.104844                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999900                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105630775                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16766200                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.300222                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999900                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        230014060                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       230014060                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    216469930                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       216469930                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    216469930                       # number of overall hits
system.cpu0.dcache.overall_hits::total      216469930                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28355348                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28355348                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28355348                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28355348                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 699689111960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 699689111960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 699689111960                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 699689111960                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    244825278                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    244825278                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    244825278                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    244825278                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.115819                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.115819                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.115819                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.115819                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24675.737076                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24675.737076                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24675.737076                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24675.737076                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7321269                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       279862                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           148063                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3441                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.446985                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.331590                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     16155187                       # number of writebacks
system.cpu0.dcache.writebacks::total         16155187                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12371250                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12371250                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12371250                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12371250                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15984098                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15984098                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15984098                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15984098                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 283411003126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 283411003126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 283411003126                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 283411003126                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065288                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065288                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065288                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065288                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17730.809904                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17730.809904                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17730.809904                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17730.809904                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16155187                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    156056554                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      156056554                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18955660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18955660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 423277615000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 423277615000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175012214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175012214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108310                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108310                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22329.880099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22329.880099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5709669                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5709669                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13245991                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13245991                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 215963702000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 215963702000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075686                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075686                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16304.080382                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16304.080382                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     60413376                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60413376                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9399688                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9399688                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 276411496960                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 276411496960                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813064                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813064                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.134641                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.134641                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29406.454444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29406.454444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6661581                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6661581                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2738107                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2738107                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  67447301126                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  67447301126                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039221                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039221                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24632.821554                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24632.821554                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1218                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1218                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          894                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          894                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10194500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10194500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.423295                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.423295                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11403.243848                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11403.243848                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          866                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          866                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013258                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013258                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 51285.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51285.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1746                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1746                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2629500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2629500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.133929                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.133929                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9738.888889                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9738.888889                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          268                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          268                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2362500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2362500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.132937                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.132937                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8815.298507                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8815.298507                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318194                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318194                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191198                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191198                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16007389000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16007389000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509392                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509392                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375346                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375346                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83721.529514                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83721.529514                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191198                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191198                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15816191000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15816191000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375346                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375346                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82721.529514                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82721.529514                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.879246                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          232966255                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16174994                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.402865                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.879246                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996226                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996226                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        506852622                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       506852622                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16721855                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15240281                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2889                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               66880                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 645                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               57752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 593                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               50702                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32141597                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16721855                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15240281                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2889                       # number of overall hits
system.l2.overall_hits::.cpu1.data              66880                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                645                       # number of overall hits
system.l2.overall_hits::.cpu2.data              57752                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                593                       # number of overall hits
system.l2.overall_hits::.cpu3.data              50702                       # number of overall hits
system.l2.overall_hits::total                32141597                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            914156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            476908                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            474962                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1279                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            447633                       # number of demand (read+write) misses
system.l2.demand_misses::total                2362724                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44375                       # number of overall misses
system.l2.overall_misses::.cpu0.data           914156                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2073                       # number of overall misses
system.l2.overall_misses::.cpu1.data           476908                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1338                       # number of overall misses
system.l2.overall_misses::.cpu2.data           474962                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1279                       # number of overall misses
system.l2.overall_misses::.cpu3.data           447633                       # number of overall misses
system.l2.overall_misses::total               2362724                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3735989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  93277272000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    194362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  56593575000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    118336500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56449010500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    111997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53555655000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     264036197000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3735989000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  93277272000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    194362000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  56593575000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    118336500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56449010500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    111997000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53555655000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    264036197000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16766230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        16154437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          543788                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            1983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532714                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34504321                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16766230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       16154437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         543788                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           1983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532714                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34504321                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.056589                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.417775                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877011                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.674735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.891589                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.683226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.898257                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068476                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.056589                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.417775                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877011                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.674735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.891589                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.683226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.898257                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068476                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84191.301408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102036.492677                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93758.803666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118667.699011                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88442.825112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118849.530068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87566.067240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119641.882971                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111750.757600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84191.301408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102036.492677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93758.803666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118667.699011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88442.825112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118849.530068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87566.067240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119641.882971                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111750.757600                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1561064                       # number of writebacks
system.l2.writebacks::total                   1561064                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            333                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            245                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1157                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           333                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           245                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1157                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       914130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       476830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       474866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       447559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2361567                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       914130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       476830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       474866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       447559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2361567                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3290926501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84134234502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    157584000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51819555500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     84977500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51692160001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     84160500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49074452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 240338050504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3290926501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84134234502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    157584000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51819555500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     84977500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51692160001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     84160500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49074452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 240338050504                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.056587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.360137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.876867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.506808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.891409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.552350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.898109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.056587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.360137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.876867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.506808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.891409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.552350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.898109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068443                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74193.491320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92037.494122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88183.547846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108675.115869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84554.726368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108856.308940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81393.133462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109649.123356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101770.583051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74193.491320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92037.494122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88183.547846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108675.115869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84554.726368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108856.308940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81393.133462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109649.123356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101770.583051                       # average overall mshr miss latency
system.l2.replacements                        4779084                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4248081                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4248081                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4248081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4248081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30154814                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30154814                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30154814                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30154814                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   61                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                122                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       867000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       867000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              183                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.848101                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.566667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.552632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.472222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12940.298507                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7106.557377                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           122                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1342000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       339000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       431000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       345000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2457000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.848101                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.566667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.552632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.472222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20029.850746                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19941.176471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20523.809524                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20294.117647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20139.344262                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               89                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            135                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.701493                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.558824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.659259                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           89                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       946500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       185000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       284000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       380500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1796000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.701493                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.558824                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.659259                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20138.297872                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20555.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20026.315789                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20179.775281                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2416771                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            36889                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29994                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2517822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         492307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         336886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         343488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         317976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1490657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52409168500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  39434237500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40092459500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37300840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  169236706000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2909078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373775                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4008479                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.169231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.901307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.909526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.913803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.371876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106456.273220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117055.138830                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116721.572515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117307.093932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113531.621292                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       492307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       336886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       343488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       317976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1490657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47486098500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36065377500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36657579001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34121080500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 154330135501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.169231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.901307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.909526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.913803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.371876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96456.273220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107055.138830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106721.571062                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107307.093932                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103531.620957                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16721855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2889                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           645                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           593                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16725982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44375                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1279                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            49065                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3735989000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    194362000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    118336500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    111997000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4160684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16766230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         1983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16775047                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.417775                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.674735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.683226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84191.301408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93758.803666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88442.825112                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87566.067240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84799.439519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          333                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          245                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           883                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3290926501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    157584000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     84977500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     84160500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3617648501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.360137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.506808                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.552350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74193.491320                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88183.547846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84554.726368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81393.133462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75082.987443                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12823510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        29991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        23584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        20708                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12897793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       421849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       140022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       131474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       129657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          823002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40868103500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17159337500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16356551000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16254814500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  90638806500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13245359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155058                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       150365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13720795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.823596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.847902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.862282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96878.512216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122547.438974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124409.016231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 125367.812768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110131.939534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           26                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           78                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           96                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           74                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          274                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       421823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       139944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       131378                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       129583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       822728                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  36648136002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15754178000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15034581000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14953371500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  82390266502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.823137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.847283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.861790                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86880.364518                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112574.872806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114437.584679                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115396.089765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100142.776838                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          100                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             109                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           111                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.980392                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.981982                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          100                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1952500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       117000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2128500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.980392                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.981982                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19525                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19527.522936                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999835                       # Cycle average of tags in use
system.l2.tags.total_refs                    68890957                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4779086                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.415090                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.199634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.656058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.559316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.842373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.014985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.863970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.006415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.836941                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.659369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.041501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.258739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.013077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 556040310                       # Number of tag accesses
system.l2.tags.data_accesses                556040310                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2838720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58504192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        114368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30517120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         64320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30391424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         66176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28643776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          151140096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2838720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       114368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        64320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        66176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3083584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     99908096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        99908096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         914128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         476830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         474866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         447559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2361564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1561064                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1561064                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5253315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108267439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           211649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         56474764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           119030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         56242152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           122465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53007967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             279698781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5253315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       211649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       119030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       122465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5706458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184889208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184889208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184889208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5253315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108267439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          211649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        56474764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          119030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        56242152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          122465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53007967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            464587989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1529990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    875486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    472354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    469296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    440421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002764000750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94470                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94470                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5193343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1440441                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2361564                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1561064                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2361564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1561064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  55826                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 31074                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            119773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            189122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            174816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            154726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            140700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            207527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            167905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           149947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           132757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           141867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           120757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             96215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            120573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            115592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            159750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            131668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           110497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73974                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99535757250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11528690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142768344750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43168.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61918.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1033038                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  930596                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2361564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1561064                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  835852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  614888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  389823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  188118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   58584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   36950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   36904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   37010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   31492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   7080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 101613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 100163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  97228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1872066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.130180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.634588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   173.195526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1265568     67.60%     67.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       411112     21.96%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79051      4.22%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33854      1.81%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17597      0.94%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10833      0.58%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7432      0.40%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5922      0.32%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40697      2.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1872066                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.406965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    209.011329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        94465     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94470                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.646289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85839     90.86%     90.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              742      0.79%     91.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6405      6.78%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1133      1.20%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              271      0.29%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               66      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94470                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              147567232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3572864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                97918080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               151140096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             99908096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       273.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    279.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  540367351500                       # Total gap between requests
system.mem_ctrls.avgGap                     137756.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2838720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56031104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       114368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30230656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        64320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30034944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        66176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28186944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     97918080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5253314.932271772064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103690760.383156001568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 211648.602952759684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 55944635.813736908138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 119030.132046739498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 55582452.586076281965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 122464.832374456368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52162557.001151300967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181206498.634378135204                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       914128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       476830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       474866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       447559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1561064                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1455964750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46643473250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     82359000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32011024750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     42756750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31972885250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     40792500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30519088500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13004323050250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32825.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51025.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46087.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67132.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42544.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67330.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39451.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68190.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8330422.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7005211080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3723342810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8246971320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4289133060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42656016000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     116626450560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     109289324160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       291836448990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.070446                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 282803040750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18044000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 239520334250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6361397280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3381147660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8215998000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3697310340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42656016000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     190377438420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47183229120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       301872536820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.643158                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 120671760750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18044000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 401651614250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3719599957.692307                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22523908991.668671                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     97.69%     97.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222156630500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56819380500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 483547994500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3192645                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3192645                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3192645                       # number of overall hits
system.cpu1.icache.overall_hits::total        3192645                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5683                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5683                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5683                       # number of overall misses
system.cpu1.icache.overall_misses::total         5683                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    275005499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    275005499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    275005499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    275005499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3198328                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3198328                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3198328                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3198328                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001777                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001777                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001777                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001777                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48390.902516                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48390.902516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48390.902516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48390.902516                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4930                       # number of writebacks
system.cpu1.icache.writebacks::total             4930                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          721                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          721                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          721                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          721                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4962                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4962                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4962                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4962                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    235468500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    235468500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    235468500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    235468500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001551                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001551                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001551                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001551                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 47454.353083                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47454.353083                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 47454.353083                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47454.353083                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4930                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3192645                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3192645                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5683                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5683                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    275005499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    275005499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3198328                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3198328                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001777                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001777                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48390.902516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48390.902516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          721                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          721                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4962                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4962                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    235468500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    235468500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001551                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001551                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 47454.353083                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47454.353083                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979068                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3185604                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4930                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           646.167140                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349796500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979068                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999346                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999346                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6401618                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6401618                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5499447                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5499447                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5499447                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5499447                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1440023                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1440023                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1440023                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1440023                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 188394195034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188394195034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 188394195034                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188394195034                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6939470                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6939470                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6939470                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6939470                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.207512                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.207512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.207512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.207512                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 130827.212506                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130827.212506                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 130827.212506                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130827.212506                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1525440                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       113832                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20482                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1614                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.477102                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.527881                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       543971                       # number of writebacks
system.cpu1.dcache.writebacks::total           543971                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1092294                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1092294                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1092294                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1092294                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       347729                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       347729                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       347729                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       347729                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  39972265521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39972265521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  39972265521                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39972265521                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050109                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114952.349447                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114952.349447                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114952.349447                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114952.349447                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543971                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4819117                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4819117                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       861219                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       861219                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  90143951500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  90143951500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5680336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5680336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151614                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151614                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104670.184355                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104670.184355                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       690614                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       690614                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       170605                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       170605                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17859955500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17859955500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104686.002755                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104686.002755                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       680330                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        680330                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       578804                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       578804                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98250243534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98250243534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259134                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259134                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459684                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459684                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 169747.001634                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 169747.001634                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       401680                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       401680                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22112310021                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22112310021                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140671                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140671                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124840.846080                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124840.846080                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          199                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4442000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4442000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.379048                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.379048                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22321.608040                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22321.608040                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           73                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       640500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       640500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.139048                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.139048                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8773.972603                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8773.972603                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       809500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       809500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          341                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          341                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.413490                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.413490                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5741.134752                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5741.134752                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       687500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       687500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.407625                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.407625                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4946.043165                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4946.043165                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       514500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       514500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       497500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       497500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292336                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292336                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216852                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216852                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  18750489500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  18750489500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425878                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425878                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86466.758434                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86466.758434                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216852                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216852                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18533637500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18533637500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425878                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425878                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85466.758434                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85466.758434                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.656444                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6355527                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           564375                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.261177                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349808000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.656444                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15463453                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15463453                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 540367375000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30498437                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5809145                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30256201                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3218020                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1124                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           665                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1789                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           54                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4076700                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4076700                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16775050                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13723389                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          111                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          111                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50298661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     48485454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1652602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         5917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1616130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1506922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103586124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2146075392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2067815232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       633088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69615808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       251776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68177280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       237568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63744384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4416550528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4851427                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104443904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39356177                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072356                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.294680                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36743555     93.36%     93.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2499497      6.35%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20323      0.05%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  65595      0.17%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  25304      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1903      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39356177                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69044989959                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826204700                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3142584                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         766211217                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2932671                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24263730483                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25170407295                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         847200691                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7590632                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               794970820000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216440                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740528                       # Number of bytes of host memory used
host_op_rate                                   216967                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3873.83                       # Real time elapsed on the host
host_tick_rate                               65723914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   838451891                       # Number of instructions simulated
sim_ops                                     840493943                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.254603                       # Number of seconds simulated
sim_ticks                                254603445000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.865617                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               52352680                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            52423128                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2742733                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         58720244                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             10492                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15326                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4834                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59542532                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1653                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           787                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2740660                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32321060                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7730097                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       79741994                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           141119926                       # Number of instructions committed
system.cpu0.commit.committedOps             141120550                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    485852752                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.290460                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.292485                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    450139731     92.65%     92.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8616502      1.77%     94.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10865313      2.24%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1766977      0.36%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       734310      0.15%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       561910      0.12%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       180459      0.04%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5257453      1.08%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7730097      1.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    485852752                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               11324                       # Number of function calls committed.
system.cpu0.commit.int_insts                140510138                       # Number of committed integer instructions.
system.cpu0.commit.loads                     43383834                       # Number of loads committed
system.cpu0.commit.membars                        986                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1037      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        96980922     68.72%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            963      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       43384565     30.74%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        752514      0.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        141120550                       # Class of committed instruction
system.cpu0.commit.refs                      44137173                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  141119926                       # Number of Instructions Simulated
system.cpu0.committedOps                    141120550                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.541472                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.541472                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            355150190                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2121                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            46185079                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             234762302                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33437069                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 97783260                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2741693                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6377                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9033742                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59542532                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 53390970                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    440662179                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               831266                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     263723064                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5487532                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.119139                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          54739967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          52363172                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.527686                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         498145954                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.529411                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.779832                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               304933120     61.21%     61.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               133030499     26.71%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                55010999     11.04%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2288942      0.46%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1744546      0.35%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    5892      0.00%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1129031      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     503      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2422      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           498145954                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1626326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2870273                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                41598145                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.517801                       # Inst execution rate
system.cpu0.iew.exec_refs                   128796701                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    800485                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               44125112                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             67703233                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2613                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1882149                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1166615                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          219288835                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            127996216                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2346918                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            258782712                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                432302                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            202080808                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2741693                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            202602601                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      7811860                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           85657                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          754                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          506                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24319399                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       413276                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           506                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       680254                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2190019                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                153147449                       # num instructions consuming a value
system.cpu0.iew.wb_count                    183902344                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.758125                       # average fanout of values written-back
system.cpu0.iew.wb_producers                116104959                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.367972                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     184507031                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               320744010                       # number of integer regfile reads
system.cpu0.int_regfile_writes              142115856                       # number of integer regfile writes
system.cpu0.ipc                              0.282368                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.282368                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1592      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            130869135     50.12%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1186      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  250      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     50.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           129359906     49.54%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             897241      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             261129629                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   14656721                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.056128                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1271603      8.68%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              13383434     91.31%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1684      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             275784439                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1037854025                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    183902027                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        297457289                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 219285157                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                261129629                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3678                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       78168288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2792729                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           273                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47462800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    498145954                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.524203                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.201971                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          376888176     75.66%     75.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           63082899     12.66%     88.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22244864      4.47%     92.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            9717298      1.95%     94.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14068052      2.82%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7402194      1.49%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2830532      0.57%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1156774      0.23%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             755165      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      498145954                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.522497                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2480590                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          223211                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            67703233                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1166615                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       499772280                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9434611                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              250885176                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            108052857                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8134804                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39029880                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             100681861                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               148380                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            305121620                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             227144487                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          174777379                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 99393675                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1218640                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2741693                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            105992490                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                66724530                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       305121308                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        103040                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1728                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 50364806                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1707                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   698978296                       # The number of ROB reads
system.cpu0.rob.rob_writes                  454031544                       # The number of ROB writes
system.cpu0.timesIdled                          16733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  555                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.579444                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13799813                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13858094                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1885631                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20752444                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2725                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15667                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12942                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21703713                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          324                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           605                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1884807                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8395315                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1935417                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2937                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38490125                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36166772                       # Number of instructions committed
system.cpu1.commit.committedOps              36167682                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    124920049                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.289527                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.207618                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    113089490     90.53%     90.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4903612      3.93%     94.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2808306      2.25%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       723622      0.58%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       450890      0.36%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       408532      0.33%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        54224      0.04%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       545956      0.44%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1935417      1.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    124920049                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4215                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35558165                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9349902                       # Number of loads committed
system.cpu1.commit.membars                       1310                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1310      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        26125642     72.23%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9350507     25.85%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        689983      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36167682                       # Class of committed instruction
system.cpu1.commit.refs                      10040490                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36166772                       # Number of Instructions Simulated
system.cpu1.committedOps                     36167682                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.643303                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.643303                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             74047409                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  903                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11702418                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84317249                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13051105                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40635257                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1888694                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1795                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1885858                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21703713                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15065588                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    113965752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               602747                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      98261672                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3779036                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.164713                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15653053                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13802538                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.745726                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         131508323                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.747209                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.048056                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                69306784     52.70%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38885524     29.57%     82.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17138030     13.03%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2565403      1.95%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2126319      1.62%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   17357      0.01%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1468377      1.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      81      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     448      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           131508323                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         258181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1996163                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12651382                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.471439                       # Inst execution rate
system.cpu1.iew.exec_refs                    19970456                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    790822                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               29733794                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19423458                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1978                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2305323                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1366536                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74320087                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19179634                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1617749                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62119839                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                212258                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             25913041                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1888694                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             26247233                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       675358                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          191149                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1440                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3590                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10073556                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       675948                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3590                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       888266                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1107897                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45377780                       # num instructions consuming a value
system.cpu1.iew.wb_count                     55621219                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733446                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 33282168                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.422120                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      55903936                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79985207                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42464795                       # number of integer regfile writes
system.cpu1.ipc                              0.274476                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.274476                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1638      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             42936636     67.36%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1495      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19905548     31.23%     98.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             892111      1.40%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63737588                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1068227                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016760                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 181072     16.95%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                887051     83.04%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  104      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64804177                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         260395342                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55621219                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        112476075                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  74316723                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63737588                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               3364                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38152405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           343616                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           427                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25372939                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    131508323                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.484666                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.036620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           96876521     73.67%     73.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19217358     14.61%     88.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8517521      6.48%     94.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2880848      2.19%     96.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2471464      1.88%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             791545      0.60%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             423212      0.32%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             179041      0.14%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             150813      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      131508323                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.483716                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3332915                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          375122                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19423458                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1366536                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    328                       # number of misc regfile reads
system.cpu1.numCycles                       131766504                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   377322365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               59751488                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27083910                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1648327                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15079705                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              12281034                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               135415                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            108457403                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80565734                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61384805                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39858500                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1187683                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1888694                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14893511                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                34300895                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       108457403                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         36425                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1525                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7232361                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1497                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   197641113                       # The number of ROB reads
system.cpu1.rob.rob_writes                  155915397                       # The number of ROB writes
system.cpu1.timesIdled                           3069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.416381                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6815828                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6855840                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1025707                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12199974                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2741                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9360                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6619                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13255713                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          360                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           584                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1024845                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5713703                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1300087                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2849                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22478620                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            24649610                       # Number of instructions committed
system.cpu2.commit.committedOps              24650510                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     74133759                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.332514                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.266749                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     65597040     88.48%     88.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3864040      5.21%     93.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1883953      2.54%     96.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       521988      0.70%     96.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       367654      0.50%     97.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       285451      0.39%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        40789      0.06%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       272757      0.37%     98.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1300087      1.75%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     74133759                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                4127                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24040997                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5711253                       # Number of loads committed
system.cpu2.commit.membars                       1300                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1300      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18219528     73.91%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             80      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             160      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5711837     23.17%     97.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        717605      2.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24650510                       # Class of committed instruction
system.cpu2.commit.refs                       6429442                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   24649610                       # Number of Instructions Simulated
system.cpu2.committedOps                     24650510                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.168001                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.168001                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             44540323                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  890                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5968594                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52796917                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7137504                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 23846356                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1030195                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2311                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1269998                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13255713                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7637524                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     68856980                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               266198                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      60736799                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2062114                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.169749                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7936339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6818569                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.777780                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77824376                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.780464                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.149014                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                42449619     54.55%     54.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20456394     26.29%     80.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9563996     12.29%     93.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2803024      3.60%     96.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1273379      1.64%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   16586      0.02%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1260894      1.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      36      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     448      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77824376                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         265601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1113650                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8133911                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.487456                       # Inst execution rate
system.cpu2.iew.exec_refs                     9927682                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    816571                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               23522665                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11146275                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1767                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1393628                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1225969                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47007885                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9111111                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           914885                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             38065414                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                145256                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              9650811                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1030195                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9896630                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        96417                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           56345                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          264                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         5044                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5435022                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       507780                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          5044                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       654745                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        458905                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 28828475                       # num instructions consuming a value
system.cpu2.iew.wb_count                     36438550                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.739256                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21311611                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.466623                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      36671315                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                49834248                       # number of integer regfile reads
system.cpu2.int_regfile_writes               27723915                       # number of integer regfile writes
system.cpu2.ipc                              0.315657                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.315657                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1614      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28643045     73.48%     73.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1122      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  160      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     73.49% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9477803     24.31%     97.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             856555      2.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              38980299                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     207932                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005334                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  84958     40.86%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     40.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                122948     59.13%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   26      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39186617                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         156042246                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     36438550                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         69370301                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47004628                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 38980299                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3257                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22357375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            49340                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           408                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14460416                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77824376                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.500875                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.040411                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           56918631     73.14%     73.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10781164     13.85%     86.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5924189      7.61%     94.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1978150      2.54%     97.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1389540      1.79%     98.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             434828      0.56%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             200938      0.26%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              97109      0.12%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              99827      0.13%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77824376                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.499172                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2197049                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          451086                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11146275                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1225969                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    314                       # number of misc regfile reads
system.cpu2.numCycles                        78089977                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   431000090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               36602111                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             18220624                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1383013                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 8252936                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5713253                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               116642                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68569243                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50780507                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38347677                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 23647233                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1204985                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1030195                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8257095                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20127053                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68569243                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         34806                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1273                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4127738                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1246                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   119961502                       # The number of ROB reads
system.cpu2.rob.rob_writes                   97954322                       # The number of ROB writes
system.cpu2.timesIdled                           2841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.566368                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4943739                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4965270                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           529835                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9206235                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              2875                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           6278                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3403                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10175814                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          345                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           561                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           529015                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5333257                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1342439                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2873                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14913427                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            23105041                       # Number of instructions committed
system.cpu3.commit.committedOps              23105884                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     65968594                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.350256                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.331348                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     58400918     88.53%     88.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3309639      5.02%     93.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1627158      2.47%     96.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       479045      0.73%     96.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       320127      0.49%     97.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       150435      0.23%     97.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        39232      0.06%     97.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       299601      0.45%     97.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1342439      2.03%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     65968594                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                4302                       # Number of function calls committed.
system.cpu3.commit.int_insts                 22496494                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5214745                       # Number of loads committed
system.cpu3.commit.membars                       1201                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1201      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17136127     74.16%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             80      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             160      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5215306     22.57%     96.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        753010      3.26%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         23105884                       # Class of committed instruction
system.cpu3.commit.refs                       5968316                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   23105041                       # Number of Instructions Simulated
system.cpu3.committedOps                     23105884                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.965112                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.965112                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             45022021                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  841                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4413192                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              41102786                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4726172                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16675183                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                536131                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 2454                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1299318                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10175814                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5465290                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     62058783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               122620                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      46410826                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1073902                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.148532                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5663091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4946614                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.677441                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          68258825                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.679959                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.110418                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                41607790     60.96%     60.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15061785     22.07%     83.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 7137025     10.46%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2734363      4.01%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  710459      1.04%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   13036      0.02%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  993809      1.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      74      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     484      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            68258825                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         250204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              592542                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6876751                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.468073                       # Inst execution rate
system.cpu3.iew.exec_refs                     8481206                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    829026                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23548508                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8799658                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1995                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           553493                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1156514                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           37945862                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              7652180                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           461550                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32067249                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                146264                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9575763                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                536131                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9848639                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           26654                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         6738                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3584913                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       402943                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          6738                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       401801                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        190741                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24896297                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30785957                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.728620                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 18139940                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.449371                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30963703                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                42554143                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23261095                       # number of integer regfile writes
system.cpu3.ipc                              0.337255                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.337255                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1589      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23851531     73.32%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 779      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  160      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     73.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7834480     24.08%     97.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             840260      2.58%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              32528799                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     199298                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006127                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  80267     40.27%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     40.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                119021     59.72%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   10      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32726508                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         133538938                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30785957                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         52792578                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  37942571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 32528799                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               3291                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14839978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            23217                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           418                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9932400                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     68258825                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.476551                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.049937                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           51546452     75.52%     75.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8208092     12.02%     87.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4687942      6.87%     94.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1756899      2.57%     96.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1284710      1.88%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             400798      0.59%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             185687      0.27%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              88786      0.13%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              99459      0.15%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       68258825                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.474810                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1525101                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          544755                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8799658                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1156514                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    388                       # number of misc regfile reads
system.cpu3.numCycles                        68509029                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   440581946                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               36356318                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             17021328                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2056143                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5481947                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5823063                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               107037                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             54252223                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              39887738                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           29889638                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 16925959                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1222398                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                536131                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8890259                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                12868310                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        54252223                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         68211                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1531                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5088592                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1507                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   102643178                       # The number of ROB reads
system.cpu3.rob.rob_writes                   78331503                       # The number of ROB writes
system.cpu3.timesIdled                           2817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10953069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21502224                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1197728                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       382141                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13619479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10317030                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27739254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10699171                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10855286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       534430                       # Transaction distribution
system.membus.trans_dist::WritebackClean           45                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10018780                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12021                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1218                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80444                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80372                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10855286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32437882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32437882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    734088512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               734088512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4374                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10948969                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10948969    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10948969                       # Request fanout histogram
system.membus.respLayer1.occupancy        57830014245                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27408350076                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                428                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          215                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1002597969.767442                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2366695594.068735                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          215    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   7244296000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            215                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39044881500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 215558563500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7634253                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7634253                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7634253                       # number of overall hits
system.cpu2.icache.overall_hits::total        7634253                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3271                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3271                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3271                       # number of overall misses
system.cpu2.icache.overall_misses::total         3271                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    241928000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    241928000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    241928000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    241928000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7637524                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7637524                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7637524                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7637524                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000428                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000428                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000428                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000428                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73961.479670                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73961.479670                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73961.479670                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73961.479670                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          392                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    65.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2832                       # number of writebacks
system.cpu2.icache.writebacks::total             2832                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          439                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          439                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          439                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          439                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2832                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2832                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2832                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2832                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    214460500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    214460500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    214460500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    214460500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000371                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000371                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000371                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000371                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 75727.577684                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 75727.577684                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 75727.577684                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 75727.577684                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2832                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7634253                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7634253                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3271                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3271                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    241928000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    241928000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7637524                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7637524                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000428                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000428                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73961.479670                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73961.479670                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          439                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          439                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2832                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2832                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    214460500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    214460500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000371                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 75727.577684                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 75727.577684                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7641465                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2864                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2668.109288                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15277880                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15277880                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7009178                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7009178                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7009178                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7009178                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2122098                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2122098                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2122098                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2122098                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 172408237492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 172408237492                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 172408237492                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 172408237492                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      9131276                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9131276                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      9131276                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9131276                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.232399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.232399                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.232399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.232399                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 81244.239188                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 81244.239188                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 81244.239188                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 81244.239188                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7145933                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        41764                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           103099                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            557                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.311371                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.980251                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       621477                       # number of writebacks
system.cpu2.dcache.writebacks::total           621477                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1496512                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1496512                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1496512                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1496512                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       625586                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       625586                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       625586                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       625586                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  61362214494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  61362214494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  61362214494                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  61362214494                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.068510                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.068510                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.068510                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.068510                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98087.576279                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98087.576279                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98087.576279                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98087.576279                       # average overall mshr miss latency
system.cpu2.dcache.replacements                621477                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6589378                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6589378                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1824944                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1824944                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 143448331500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 143448331500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8414322                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8414322                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.216885                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.216885                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 78604.237445                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78604.237445                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1220336                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1220336                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       604608                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       604608                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  58773294000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  58773294000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.071855                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.071855                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 97208.925453                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97208.925453                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       419800                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        419800                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297154                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297154                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28959905992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28959905992                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       716954                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716954                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.414467                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.414467                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97457.567430                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97457.567430                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       276176                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       276176                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20978                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20978                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2588920494                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2588920494                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.029260                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029260                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123411.216227                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123411.216227                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          638                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          638                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          245                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          245                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      8906500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      8906500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.277463                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.277463                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36353.061224                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36353.061224                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           98                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          147                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1492500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1492500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.166478                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.166478                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10153.061224                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10153.061224                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          341                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          298                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          298                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2032000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2032000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          639                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          639                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.466354                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.466354                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6818.791946                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6818.791946                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          297                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          297                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1774000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1774000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.464789                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5973.063973                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5973.063973                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1278500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1278500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1239500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1239500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          163                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            163                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          421                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          421                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2388000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2388000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          584                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          584                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.720890                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.720890                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5672.209026                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5672.209026                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          420                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          420                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1967000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1967000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.719178                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.719178                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4683.333333                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4683.333333                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.360108                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7640919                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           624797                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.229443                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.360108                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.855003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.855003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18891532                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18891532                       # Number of data accesses
system.cpu3.numPwrStateTransitions                424                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          213                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1034502523.474178                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2466301583.806626                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          213    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7601637500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            213                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34254407500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 220349037500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5462037                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5462037                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5462037                       # number of overall hits
system.cpu3.icache.overall_hits::total        5462037                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3253                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3253                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3253                       # number of overall misses
system.cpu3.icache.overall_misses::total         3253                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    233450000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    233450000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    233450000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    233450000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5465290                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5465290                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5465290                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5465290                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000595                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000595                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000595                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000595                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71764.525054                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71764.525054                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71764.525054                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71764.525054                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2856                       # number of writebacks
system.cpu3.icache.writebacks::total             2856                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          397                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          397                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          397                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          397                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2856                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2856                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2856                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2856                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    207820000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    207820000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    207820000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    207820000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000523                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000523                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000523                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000523                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 72766.106443                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72766.106443                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 72766.106443                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72766.106443                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2856                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5462037                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5462037                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3253                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3253                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    233450000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    233450000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5465290                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5465290                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000595                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000595                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71764.525054                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71764.525054                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          397                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          397                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2856                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2856                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    207820000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    207820000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000523                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000523                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 72766.106443                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72766.106443                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5468516                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2888                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1893.530471                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10933436                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10933436                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5750512                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5750512                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5750512                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5750512                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2017252                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2017252                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2017252                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2017252                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 166452148992                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 166452148992                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 166452148992                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 166452148992                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7767764                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7767764                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7767764                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7767764                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.259695                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.259695                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.259695                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.259695                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82514.306092                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82514.306092                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82514.306092                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82514.306092                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5524548                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        47992                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            83347                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            592                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    66.283705                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.067568                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       530609                       # number of writebacks
system.cpu3.dcache.writebacks::total           530609                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1478081                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1478081                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1478081                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1478081                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       539171                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       539171                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       539171                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       539171                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52723756995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52723756995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52723756995                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52723756995                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069411                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069411                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069411                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069411                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 97786.707733                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 97786.707733                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 97786.707733                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 97786.707733                       # average overall mshr miss latency
system.cpu3.dcache.replacements                530605                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5294738                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5294738                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1720739                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1720739                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 137222006500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 137222006500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      7015477                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7015477                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.245278                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.245278                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 79745.973387                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 79745.973387                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1201771                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1201771                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       518968                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       518968                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50122401000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50122401000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.073975                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.073975                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 96580.908649                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96580.908649                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       455774                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        455774                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       296513                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       296513                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29230142492                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29230142492                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       752287                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       752287                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.394149                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.394149                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98579.632232                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98579.632232                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       276310                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       276310                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        20203                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20203                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2601355995                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2601355995                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.026855                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026855                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128760.876850                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128760.876850                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          701                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          701                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          221                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          221                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      8257000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      8257000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.239696                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.239696                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 37361.990950                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 37361.990950                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           95                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           95                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1647000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1647000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.103037                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.103037                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17336.842105                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17336.842105                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          415                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          415                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          298                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          298                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2682000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2682000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          713                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          713                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.417952                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.417952                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         9000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          297                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          297                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2410000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2410000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.416550                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.416550                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8114.478114                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8114.478114                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       781000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       781000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       756000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       756000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          218                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            218                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          343                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          343                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2030500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2030500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          561                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          561                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.611408                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.611408                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5919.825073                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5919.825073                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          343                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          343                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1687500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1687500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.611408                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.611408                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4919.825073                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4919.825073                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.556926                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6296110                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           538875                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.683804                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.556926                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.829904                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.829904                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         16078770                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        16078770                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 46                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           23                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    205100739.130435                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   138652513.718884                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    300008000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             23                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   249886128000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4717317000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     53374328                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53374328                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     53374328                       # number of overall hits
system.cpu0.icache.overall_hits::total       53374328                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16642                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16642                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16642                       # number of overall misses
system.cpu0.icache.overall_misses::total        16642                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1270978500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1270978500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1270978500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1270978500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     53390970                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53390970                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     53390970                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53390970                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000312                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000312                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76371.740175                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76371.740175                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76371.740175                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76371.740175                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1151                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.968750                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15238                       # number of writebacks
system.cpu0.icache.writebacks::total            15238                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1404                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1404                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1404                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1404                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15238                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15238                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15238                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15238                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1169959000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1169959000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1169959000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1169959000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000285                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000285                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000285                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000285                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76779.039244                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76779.039244                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76779.039244                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76779.039244                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15238                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     53374328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53374328                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16642                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16642                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1270978500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1270978500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     53390970                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53390970                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76371.740175                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76371.740175                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1404                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1404                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15238                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15238                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1169959000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1169959000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000285                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000285                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76779.039244                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76779.039244                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53389878                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15270                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3496.390177                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        106797178                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       106797178                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     37726292                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        37726292                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     37726292                       # number of overall hits
system.cpu0.dcache.overall_hits::total       37726292                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20499640                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20499640                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20499640                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20499640                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1286290681203                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1286290681203                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1286290681203                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1286290681203                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58225932                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58225932                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58225932                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58225932                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.352071                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.352071                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.352071                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.352071                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62746.988786                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62746.988786                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62746.988786                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62746.988786                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    297158222                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        78522                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8003673                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1581                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.127731                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.666034                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11015567                       # number of writebacks
system.cpu0.dcache.writebacks::total         11015567                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9479696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9479696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9479696                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9479696                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11019944                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11019944                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11019944                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11019944                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 786046571960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 786046571960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 786046571960                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 786046571960                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.189262                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.189262                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.189262                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.189262                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71329.452487                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71329.452487                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71329.452487                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71329.452487                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11015561                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     37287740                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       37287740                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20186666                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20186666                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1256602656500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1256602656500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     57474406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     57474406                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.351229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.351229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62249.142900                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62249.142900                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9194338                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9194338                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10992328                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10992328                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 783104126500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 783104126500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.191256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.191256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71240.971567                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71240.971567                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       438552                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        438552                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       312974                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       312974                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29688024703                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29688024703                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       751526                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       751526                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.416451                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.416451                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 94857.798740                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94857.798740                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       285358                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       285358                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        27616                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        27616                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2942445460                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2942445460                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036747                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036747                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106548.575463                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106548.575463                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          461                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          461                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11981500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11981500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.394354                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.394354                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25990.238612                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25990.238612                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          441                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          441                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       351500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       351500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017109                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017109                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        17575                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        17575                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          546                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          546                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          470                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          470                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5406000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5406000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.462598                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.462598                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11502.127660                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11502.127660                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          468                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          468                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4938000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4938000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.460630                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.460630                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10551.282051                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10551.282051                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          130                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          130                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       565000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       565000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          787                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          787                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.165184                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.165184                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4346.153846                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4346.153846                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          130                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          130                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       435000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       435000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.165184                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.165184                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3346.153846                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3346.153846                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950075                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48753623                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11016996                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.425310                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950075                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998440                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998440                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        127474772                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       127474772                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1505                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2479192                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 680                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              284188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 514                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               75197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               53184                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2895169                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1505                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2479192                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                680                       # number of overall hits
system.l2.overall_hits::.cpu1.data             284188                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                514                       # number of overall hits
system.l2.overall_hits::.cpu2.data              75197                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                709                       # number of overall hits
system.l2.overall_hits::.cpu3.data              53184                       # number of overall hits
system.l2.overall_hits::total                 2895169                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8529624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2187                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1375130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2318                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            544478                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            476628                       # number of demand (read+write) misses
system.l2.demand_misses::total               10946245                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13733                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8529624                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2187                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1375130                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2318                       # number of overall misses
system.l2.overall_misses::.cpu2.data           544478                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2147                       # number of overall misses
system.l2.overall_misses::.cpu3.data           476628                       # number of overall misses
system.l2.overall_misses::total              10946245                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1128753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 736999576990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    186952500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 141795388494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    203441500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  59270915499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    194313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  51066379497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     990845721480                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1128753500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 736999576990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    186952500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 141795388494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    203441500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  59270915499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    194313500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  51066379497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    990845721480                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11008816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1659318                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2832                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          619675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2856                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          529812                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13841414                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11008816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1659318                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2832                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         619675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2856                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         529812                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13841414                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.901234                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.774799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.762818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.828732                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.818503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.878651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.751751                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.899617                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.790833                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.901234                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.774799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.762818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.828732                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.818503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.878651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.751751                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.899617                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.790833                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82192.783805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86404.696970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85483.539095                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103114.169929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87765.962036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 108858.237613                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90504.657662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107140.955833                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90519.234813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82192.783805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86404.696970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85483.539095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103114.169929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87765.962036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 108858.237613                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90504.657662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107140.955833                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90519.234813                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              534396                       # number of writebacks
system.l2.writebacks::total                    534396                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           3087                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            421                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            540                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            969                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            368                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1502                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               10583                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          3087                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           421                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3666                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           540                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           969                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           368                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1502                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              10583                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8526537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1371464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       543509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       475126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10935662                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8526537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1371464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       543509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       475126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10935662                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    989981002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 651555245049                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    140088001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 127870752531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    149785500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53770309537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    149434502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  46223371028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 880848967150                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    989981002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 651555245049                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    140088001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 127870752531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    149785500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53770309537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    149434502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  46223371028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 880848967150                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.899265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.774519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.615975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.826523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.627825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.877087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.622899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.896782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.790068                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.899265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.774519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.615975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.826523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.627825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.877087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.622899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.896782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.790068                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72245.566810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76414.990640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79325.028879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93236.681773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84243.813273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 98931.773967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83999.157954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 97286.553521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80548.298507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72245.566810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76414.990640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79325.028879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93236.681773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84243.813273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 98931.773967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83999.157954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 97286.553521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80548.298507                       # average overall mshr miss latency
system.l2.replacements                       21236367                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       632495                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           632495                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           34                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             34                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       632529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       632529                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000054                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000054                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           34                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           34                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000054                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000054                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     12310027                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12310027                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           45                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             45                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12310072                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12310072                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           45                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           45                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             324                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1365                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              73                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1783                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1794                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6165                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           569                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           206                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8734                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     13488000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     42426000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2234000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      1205000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     59353000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7530                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          642                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10517                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.847025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.818725                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.886293                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.907489                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.830465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7518.394649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6881.751825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3926.186292                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5849.514563                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6795.626288                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           18                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          142                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             170                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1776                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6023                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          562                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          203                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8564                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     36612499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    127375997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     11532000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4080500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    179600996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.838527                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.799867                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.875389                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.894273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.814301                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20615.145833                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21148.264486                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20519.572954                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20100.985222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20971.624942                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              238                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        72000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        72000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.872180                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.794872                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.963636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.891386                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1894.736842                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   302.521008                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           37                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          237                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2353000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       749000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       634500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1071499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4807999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.872180                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.925000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.794872                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.963636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.887640                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20284.482759                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20243.243243                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20467.741935                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20216.962264                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20286.915612                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              455                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4266                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          22666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               80337                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2805204500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2498501000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2523994000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2553883500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10381583000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        24486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        20554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.925672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.963545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.976842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 123762.662137                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129529.835658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 131533.378498                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133063.278279                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129225.425396                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        22666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19288                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19189                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2578544001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2305611000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2332104000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2361953500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9578212501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.925672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.938406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.963545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.976842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 113762.640122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119536.032766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 121533.378498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 123063.278279                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119226.903269                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1505                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            20385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1128753500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    186952500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    203441500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    194313500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1713461000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.901234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.762818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.818503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.751751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.856765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82192.783805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85483.539095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87765.962036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90504.657662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84054.991415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          421                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          540                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          368                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1359                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1766                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19026                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    989981002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    140088001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    149785500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    149434502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1429289005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.899265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.615975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.627825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.622899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.799647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72245.566810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79325.028879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84243.813273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83999.157954                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75122.937296                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2477372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       282923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        74471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        52729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2887495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8506958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1355841                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       525289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       457435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10845523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 734194372490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 139296887494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  56746921499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  48512495997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 978750677480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10984330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1638764                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       599760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510164                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13733018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.774463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.827356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.875832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.896643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.789741                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86305.160139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102738.364966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 108029.906392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106053.310300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90244.673077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         3087                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3665                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          969                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1502                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         9223                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8503871                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1352176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       524320                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       455933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10836300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 648976701048                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 125565141531                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  51438205537                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  43861417528                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 869841465644                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.774182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.825119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.874216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.893699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.789069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76315.445172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92861.536909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 98104.603176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 96201.454003                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80271.076442                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    26791988                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21236431                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.261605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.479190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.034876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.245253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.349866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.019072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.844831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.019926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.989875                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.585612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.347582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 235594863                       # Number of tag accesses
system.l2.tags.data_accesses                235594863                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        876992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     545698240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      87773632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        113792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      34784576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        113856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      30408000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          699882112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       876992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       113792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       113856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1217664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34203520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34203520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8526535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1371463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         543509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         475125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10935658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       534430                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             534430                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3444541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2143326222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           443922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        344746443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           446938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        136622566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           447190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        119432791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2748910613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3444541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       443922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       446938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       447190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4782590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134340366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134340366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134340366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3444541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2143326222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          443922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       344746443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          446938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       136622566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          447190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       119432791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2883250979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    514717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8455600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1354811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    537849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    470773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013853977750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31939                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31939                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20104547                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             484625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10935658                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     534475                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10935658                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   534475                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97599                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19758                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            231269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            196513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            184542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            183679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1309961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2158842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1773469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1413152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            926822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            784431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           477949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           306721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           253752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           231954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           198852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           206151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             62328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23217                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 225459830009                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                54190295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            428673436259                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20802.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39552.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7620303                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  435887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10935658                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               534475                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2939942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3052672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2168918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1165791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  496326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  362616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  250985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  167822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  106234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   65049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  35852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  18558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3296583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.403151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.396514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.415764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1560426     47.33%     47.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       847117     25.70%     73.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       312010      9.46%     82.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       157492      4.78%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        96412      2.92%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63529      1.93%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        45721      1.39%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33554      1.02%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       180322      5.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3296583                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     339.334982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.652421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7078.005118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        31922     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679           14      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31939                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.115501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.107937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.519123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30176     94.48%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              389      1.22%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              972      3.04%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              283      0.89%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               97      0.30%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31939                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              693635776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6246336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32941632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               699882112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34206400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2724.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2748.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  254603362000                       # Total gap between requests
system.mem_ctrls.avgGap                      22197.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       876992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    541158400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     86707904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       113792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     34422336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       113856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30129472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32941632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3444540.980189800728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2125495199.014294624329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 443921.723054454371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 340560607.889653682709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 446938.178703748505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 135199804.543100357056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 447189.550007856335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 118338822.948762536049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 129384078.051261261106                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8526535                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1371463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       543509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       475125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       534475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    422784000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 299134222754                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     65737250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  71076196503                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     74982500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31269560501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     74708250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26555244501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6137084381500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30853.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35082.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37223.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51825.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42172.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     57532.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41994.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     55891.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11482453.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9827774460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5223593595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24180552480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1197107820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20098113360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113474099190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2210586720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       176211827625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        692.103077                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4780385000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8501740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 241321320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13709821020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7286938890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         53203188780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1489694040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20098113360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115386997530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        599724960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       211774478580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        831.781670                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    612802750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8501740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 245488902250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                454                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          228                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    827720642.543860                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1995158477.063678                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          228    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6121356000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            228                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    65883138500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 188720306500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15062275                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15062275                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15062275                       # number of overall hits
system.cpu1.icache.overall_hits::total       15062275                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3313                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3313                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3313                       # number of overall misses
system.cpu1.icache.overall_misses::total         3313                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    232120500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    232120500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    232120500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    232120500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15065588                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15065588                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15065588                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15065588                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000220                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000220                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70063.537579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70063.537579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70063.537579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70063.537579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2867                       # number of writebacks
system.cpu1.icache.writebacks::total             2867                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          446                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          446                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          446                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          446                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2867                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2867                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2867                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2867                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    199889500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    199889500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    199889500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    199889500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69720.788280                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69720.788280                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69720.788280                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69720.788280                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2867                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15062275                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15062275                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3313                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3313                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    232120500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    232120500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15065588                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15065588                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70063.537579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70063.537579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          446                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          446                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2867                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2867                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    199889500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    199889500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69720.788280                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69720.788280                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15077145                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2899                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5200.808900                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30134043                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30134043                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11087340                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11087340                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11087340                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11087340                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3692840                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3692840                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3692840                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3692840                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 278640337289                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 278640337289                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 278640337289                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 278640337289                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     14780180                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14780180                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     14780180                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14780180                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.249851                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.249851                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.249851                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.249851                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75454.213367                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75454.213367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75454.213367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75454.213367                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     38703638                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        19336                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           711924                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            323                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.364845                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.863777                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1662414                       # number of writebacks
system.cpu1.dcache.writebacks::total          1662414                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2019148                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2019148                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2019148                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2019148                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1673692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1673692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1673692                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1673692                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 148554971317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 148554971317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 148554971317                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 148554971317                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113239                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113239                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113239                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113239                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88758.846500                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88758.846500                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88758.846500                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88758.846500                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1662392                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10703696                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10703696                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3387195                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3387195                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 249795768500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 249795768500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14090891                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14090891                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.240382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.240382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73747.088225                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73747.088225                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1742179                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1742179                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1645016                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1645016                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 145778656500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 145778656500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.116743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.116743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88618.382131                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88618.382131                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       383644                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        383644                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       305645                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       305645                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28844568789                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28844568789                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       689289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       689289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.443421                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.443421                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94372.781459                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94372.781459                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       276969                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       276969                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28676                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28676                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2776314817                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2776314817                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.041602                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041602                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96816.669584                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96816.669584                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          718                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          718                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          226                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          226                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8878500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8878500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.239407                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.239407                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39285.398230                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39285.398230                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          124                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          124                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1688000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.131356                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.131356                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13612.903226                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13612.903226                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          391                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          391                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          290                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          290                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2165500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2165500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          681                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          681                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.425844                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.425844                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7467.241379                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7467.241379                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          290                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          290                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1915500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1915500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.425844                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.425844                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6605.172414                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6605.172414                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1361500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1361500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1321500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1321500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          187                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            187                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          418                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          418                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2311500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2311500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          605                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          605                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.690909                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.690909                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5529.904306                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5529.904306                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          418                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          418                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1893500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1893500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.690909                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.690909                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4529.904306                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4529.904306                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.121676                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12796157                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1665905                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.681205                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.121676                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910052                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910052                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31230695                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31230695                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 254603445000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13784828                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1166925                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13221323                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20701980                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13838                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1248                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15086                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          104                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85347                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23793                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13761038                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33047200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5003902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1868301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1600636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41591418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1950464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1409560448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       366976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    212590720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       362496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79433664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       365568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     67866688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1772497024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21269546                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36048896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35121765                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.355892                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.538659                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23467178     66.82%     66.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11022465     31.38%     98.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 431277      1.23%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 188910      0.54%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  11885      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     50      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35121765                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27723564329                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         940208545                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4522895                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         810944194                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4473479                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16531864244                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22883431                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2508422977                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4514482                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
