// Seed: 3677464116
module module_0;
  supply1 id_1;
  logic [7:0] id_2;
  id_3(
      .id_0(1),
      .id_1(""),
      .id_2(id_1),
      .id_3(id_2[1]),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(id_1 + 1),
      .id_9(1)
  );
endmodule
module module_1 (
    input  tri   id_0,
    input  tri   id_1,
    input  wire  id_2,
    output tri0  id_3,
    output tri1  id_4,
    input  tri   id_5,
    output wor   id_6,
    input  uwire id_7,
    input  wor   id_8
);
  wire id_10;
  module_0();
  assign id_4 = 1;
endmodule
