Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jul 21 10:17:56 2017
| Host         : c04-c044 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: imem0/op_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imem0/op_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pc0/pc_out_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][15]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][16]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][16]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][32]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][33]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][34]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][35]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][37]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][39]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: r0/regis_reg[0][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
 499995.656        0.000                      0                   55        0.058        0.000                      0                   55   499999.406        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)               Period(ns)      Frequency(MHz)
-----                   ------------               ----------      --------------
mclk                    {0.000 499999.966}         999999.931      0.001           
  div0/cnt_reg[1]_0[0]  {0.000 499999.966}         999999.931      0.001           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                     999998.188        0.000                      0                    2        0.498        0.000                      0                    2   499999.406        0.000                       0                     3  
  div0/cnt_reg[1]_0[0]   999985.000        0.000                      0                   53        0.058        0.000                      0                   53   499999.469        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
div0/cnt_reg[1]_0[0]  mclk                   499995.656        0.000                      0                    1        1.171        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack   999998.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack   499999.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999998.188ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (mclk rise@999999.938ns - mclk rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.580ns (32.460%)  route 1.207ns (67.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 1000004.688 - 999999.938 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553     5.074    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.207     6.737    div0/cnt__0[0]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.861    div0/cnt[0]_i_1_n_1
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)   999999.938 999999.938 r  
    W5                                                0.000 999999.938 r  mclk (IN)
                         net (fo=0)                   0.000 999999.938    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.313 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.188    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1000003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1000004.688    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism              0.299 1000005.000    
                         clock uncertainty           -0.035 1000004.938    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.029 1000004.938    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                      1000005.063    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                              999998.188    

Slack (MET) :             999998.313ns  (required time - arrival time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (mclk rise@999999.938ns - mclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.608ns (33.502%)  route 1.207ns (66.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 1000004.688 - 999999.938 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553     5.074    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.207     6.737    div0/cnt__0[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.152     6.889 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.889    div0/cnt[1]_i_1_n_1
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)   999999.938 999999.938 r  
    W5                                                0.000 999999.938 r  mclk (IN)
                         net (fo=0)                   0.000 999999.938    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.313 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.188    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1000003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1000004.688    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.299 1000005.000    
                         clock uncertainty           -0.035 1000004.938    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.075 1000005.000    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      1000005.188    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                              999998.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.185ns (30.589%)  route 0.420ns (69.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555     1.438    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.420     1.999    div0/cnt__0[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.044     2.043 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.043    div0/cnt[1]_i_1_n_1
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822     1.949    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.107     1.545    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 div0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            div0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.703%)  route 0.420ns (69.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555     1.438    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  div0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.420     1.999    div0/cnt__0[0]
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.044 r  div0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.044    div0/cnt[0]_i_1_n_1
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822     1.949    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[0]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.091     1.529    div0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.515    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 499999.969 }
Period(ns):         999999.938
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)   Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         999999.938  999997.750  BUFGCTRL_X0Y2  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X33Y30   div0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X33Y30   div0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         499999.906  499999.406  SLICE_X33Y30   div0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         499999.906  499999.406  SLICE_X33Y30   div0/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X33Y30   div0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X33Y30   div0/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X33Y30   div0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X33Y30   div0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000.031  499999.500  SLICE_X33Y30   div0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500000.031  499999.500  SLICE_X33Y30   div0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  div0/cnt_reg[1]_0[0]

Setup :            0  Failing Endpoints,  Worst Slack   999985.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack   499999.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999985.000ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (div0/cnt_reg[1]_0[0] fall@1499999.875ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        14.785ns  (logic 5.720ns (38.689%)  route 9.064ns (61.304%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 1500007.750 - 1499999.875 ) 
    Source Clock Delay      (SCD):    8.615ns = ( 500008.594 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.551 500008.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.484 500009.031 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.023 500010.063    r0/num_reg[4][2]
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.295 500010.344 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000 500010.344    io0/regis_reg[1][3][2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 500010.719 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000 500010.719    io0/buff4_carry_n_1
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.844 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000 500010.844    io0/buff4_carry__0_n_1
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.969 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000 500010.969    io0/buff4_carry__1_n_1
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.094 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000 500011.094    io0/buff4_carry__2_n_1
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.219 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000 500011.219    io0/buff4_carry__3_n_1
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.344 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000 500011.344    io0/buff4_carry__4_n_1
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.469 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000 500011.469    io0/buff4_carry__5_n_1
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.594 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000 500011.594    io0/buff4_carry__6_n_1
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.719 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000 500011.719    r0/CO[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254 500011.969 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.969 500012.938    r0/seg_reg[4]_7[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835 500013.781 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.349 500014.125    r0/seg_reg[4]_8[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787 500014.906 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.518 500015.438    io0/regis_reg[1][37][1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.303 500015.750 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.822 500016.563    io0/seg[6]_i_62_n_1
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 500016.688 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.808 500017.500    io0/seg[6]_i_60_n_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124 500017.625 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.832 500018.469    io0/seg_reg[4]_3
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.120 500018.594 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           1.397 500020.000    r0/regis_reg[1][3]_3
    SLICE_X29Y34         LUT6 (Prop_lut6_I3_O)        0.327 500020.313 r  r0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000 500020.313    r0/seg[6]_i_47_n_1
    SLICE_X29Y34         MUXF7 (Prop_muxf7_I1_O)      0.217 500020.531 r  r0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000 500020.531    r0/seg_reg[6]_i_24_n_1
    SLICE_X29Y34         MUXF8 (Prop_muxf8_I1_O)      0.094 500020.625 r  r0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           1.113 500021.750    r0/seg_reg[6]_i_10_n_1
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.316 500022.063 r  r0/seg[6]_i_4/O
                         net (fo=7, routed)           1.232 500023.281    io0/buff1__122[0]
    SLICE_X36Y28         LUT6 (Prop_lut6_I3_O)        0.124 500023.406 r  io0/seg[5]_i_1/O
                         net (fo=1, routed)           0.000 500023.406    io0/seg[5]_i_1_n_1
    SLICE_X36Y28         FDRE                                         r  io0/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  1499999.875 1499999.875 r  
    W5                                                0.000 1499999.875 r  mclk (IN)
                         net (fo=0)                   0.000 1499999.875    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1500001.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1500003.125    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1500003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1500004.625    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.337 1500005.000 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.092 1500006.125    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232 1500006.375 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.433 1500007.750    io0/clk
    SLICE_X36Y28         FDRE                                         r  io0/seg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.590 1500008.375    
                         clock uncertainty           -0.035 1500008.375    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.034 1500008.375    io0/seg_reg[5]
  -------------------------------------------------------------------
                         required time                      1500008.375    
                         arrival time                       -500023.375    
  -------------------------------------------------------------------
                         slack                              999985.000    

Slack (MET) :             999985.000ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (div0/cnt_reg[1]_0[0] fall@1499999.875ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        14.785ns  (logic 5.720ns (38.689%)  route 9.065ns (61.313%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 1500007.750 - 1499999.875 ) 
    Source Clock Delay      (SCD):    8.615ns = ( 500008.594 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.551 500008.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.484 500009.031 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.023 500010.063    r0/num_reg[4][2]
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.295 500010.344 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000 500010.344    io0/regis_reg[1][3][2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 500010.719 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000 500010.719    io0/buff4_carry_n_1
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.844 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000 500010.844    io0/buff4_carry__0_n_1
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.969 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000 500010.969    io0/buff4_carry__1_n_1
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.094 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000 500011.094    io0/buff4_carry__2_n_1
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.219 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000 500011.219    io0/buff4_carry__3_n_1
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.344 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000 500011.344    io0/buff4_carry__4_n_1
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.469 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000 500011.469    io0/buff4_carry__5_n_1
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.594 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000 500011.594    io0/buff4_carry__6_n_1
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.719 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000 500011.719    r0/CO[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254 500011.969 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.969 500012.938    r0/seg_reg[4]_7[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835 500013.781 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.349 500014.125    r0/seg_reg[4]_8[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787 500014.906 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.518 500015.438    io0/regis_reg[1][37][1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.303 500015.750 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.822 500016.563    io0/seg[6]_i_62_n_1
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 500016.688 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.808 500017.500    io0/seg[6]_i_60_n_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124 500017.625 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.832 500018.469    io0/seg_reg[4]_3
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.120 500018.594 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           1.397 500020.000    r0/regis_reg[1][3]_3
    SLICE_X29Y34         LUT6 (Prop_lut6_I3_O)        0.327 500020.313 r  r0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000 500020.313    r0/seg[6]_i_47_n_1
    SLICE_X29Y34         MUXF7 (Prop_muxf7_I1_O)      0.217 500020.531 r  r0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000 500020.531    r0/seg_reg[6]_i_24_n_1
    SLICE_X29Y34         MUXF8 (Prop_muxf8_I1_O)      0.094 500020.625 r  r0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           1.113 500021.750    r0/seg_reg[6]_i_10_n_1
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.316 500022.063 r  r0/seg[6]_i_4/O
                         net (fo=7, routed)           1.233 500023.281    io0/buff1__122[0]
    SLICE_X36Y28         LUT6 (Prop_lut6_I3_O)        0.124 500023.406 r  io0/seg[6]_i_1/O
                         net (fo=1, routed)           0.000 500023.406    io0/seg[6]_i_1_n_1
    SLICE_X36Y28         FDRE                                         r  io0/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  1499999.875 1499999.875 r  
    W5                                                0.000 1499999.875 r  mclk (IN)
                         net (fo=0)                   0.000 1499999.875    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1500001.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1500003.125    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1500003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1500004.625    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.337 1500005.000 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.092 1500006.125    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232 1500006.375 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.433 1500007.750    io0/clk
    SLICE_X36Y28         FDRE                                         r  io0/seg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.590 1500008.375    
                         clock uncertainty           -0.035 1500008.375    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.035 1500008.375    io0/seg_reg[6]
  -------------------------------------------------------------------
                         required time                      1500008.375    
                         arrival time                       -500023.375    
  -------------------------------------------------------------------
                         slack                              999985.000    

Slack (MET) :             999985.250ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (div0/cnt_reg[1]_0[0] fall@1499999.875ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        14.610ns  (logic 5.720ns (39.151%)  route 8.882ns (60.792%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 1500007.750 - 1499999.875 ) 
    Source Clock Delay      (SCD):    8.615ns = ( 500008.594 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.551 500008.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.484 500009.031 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.023 500010.063    r0/num_reg[4][2]
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.295 500010.344 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000 500010.344    io0/regis_reg[1][3][2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 500010.719 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000 500010.719    io0/buff4_carry_n_1
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.844 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000 500010.844    io0/buff4_carry__0_n_1
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.969 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000 500010.969    io0/buff4_carry__1_n_1
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.094 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000 500011.094    io0/buff4_carry__2_n_1
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.219 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000 500011.219    io0/buff4_carry__3_n_1
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.344 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000 500011.344    io0/buff4_carry__4_n_1
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.469 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000 500011.469    io0/buff4_carry__5_n_1
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.594 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000 500011.594    io0/buff4_carry__6_n_1
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.719 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000 500011.719    r0/CO[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254 500011.969 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.969 500012.938    r0/seg_reg[4]_7[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835 500013.781 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.349 500014.125    r0/seg_reg[4]_8[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787 500014.906 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.518 500015.438    io0/regis_reg[1][37][1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.303 500015.750 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.822 500016.563    io0/seg[6]_i_62_n_1
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 500016.688 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.808 500017.500    io0/seg[6]_i_60_n_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124 500017.625 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.832 500018.469    io0/seg_reg[4]_3
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.120 500018.594 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           1.397 500020.000    r0/regis_reg[1][3]_3
    SLICE_X29Y34         LUT6 (Prop_lut6_I3_O)        0.327 500020.313 r  r0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000 500020.313    r0/seg[6]_i_47_n_1
    SLICE_X29Y34         MUXF7 (Prop_muxf7_I1_O)      0.217 500020.531 r  r0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000 500020.531    r0/seg_reg[6]_i_24_n_1
    SLICE_X29Y34         MUXF8 (Prop_muxf8_I1_O)      0.094 500020.625 r  r0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           1.113 500021.750    r0/seg_reg[6]_i_10_n_1
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.316 500022.063 r  r0/seg[6]_i_4/O
                         net (fo=7, routed)           1.050 500023.125    io0/buff1__122[0]
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124 500023.250 r  io0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000 500023.250    io0/seg[3]_i_1_n_1
    SLICE_X35Y28         FDRE                                         r  io0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  1499999.875 1499999.875 r  
    W5                                                0.000 1499999.875 r  mclk (IN)
                         net (fo=0)                   0.000 1499999.875    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1500001.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1500003.125    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1500003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1500004.625    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.337 1500005.000 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.092 1500006.125    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232 1500006.375 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.432 1500007.750    io0/clk
    SLICE_X35Y28         FDRE                                         r  io0/seg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.677 1500008.375    
                         clock uncertainty           -0.035 1500008.375    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.034 1500008.375    io0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                      1500008.500    
                         arrival time                       -500023.188    
  -------------------------------------------------------------------
                         slack                              999985.250    

Slack (MET) :             999985.250ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (div0/cnt_reg[1]_0[0] fall@1499999.875ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        14.610ns  (logic 5.720ns (39.151%)  route 8.892ns (60.861%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 1500007.750 - 1499999.875 ) 
    Source Clock Delay      (SCD):    8.615ns = ( 500008.594 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.551 500008.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.484 500009.031 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.023 500010.063    r0/num_reg[4][2]
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.295 500010.344 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000 500010.344    io0/regis_reg[1][3][2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 500010.719 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000 500010.719    io0/buff4_carry_n_1
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.844 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000 500010.844    io0/buff4_carry__0_n_1
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.969 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000 500010.969    io0/buff4_carry__1_n_1
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.094 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000 500011.094    io0/buff4_carry__2_n_1
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.219 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000 500011.219    io0/buff4_carry__3_n_1
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.344 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000 500011.344    io0/buff4_carry__4_n_1
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.469 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000 500011.469    io0/buff4_carry__5_n_1
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.594 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000 500011.594    io0/buff4_carry__6_n_1
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.719 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000 500011.719    r0/CO[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254 500011.969 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.969 500012.938    r0/seg_reg[4]_7[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835 500013.781 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.349 500014.125    r0/seg_reg[4]_8[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787 500014.906 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.518 500015.438    io0/regis_reg[1][37][1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.303 500015.750 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.822 500016.563    io0/seg[6]_i_62_n_1
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 500016.688 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.808 500017.500    io0/seg[6]_i_60_n_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124 500017.625 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.832 500018.469    io0/seg_reg[4]_3
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.120 500018.594 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           1.397 500020.000    r0/regis_reg[1][3]_3
    SLICE_X29Y34         LUT6 (Prop_lut6_I3_O)        0.327 500020.313 r  r0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000 500020.313    r0/seg[6]_i_47_n_1
    SLICE_X29Y34         MUXF7 (Prop_muxf7_I1_O)      0.217 500020.531 r  r0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000 500020.531    r0/seg_reg[6]_i_24_n_1
    SLICE_X29Y34         MUXF8 (Prop_muxf8_I1_O)      0.094 500020.625 r  r0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           1.113 500021.750    r0/seg_reg[6]_i_10_n_1
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.316 500022.063 r  r0/seg[6]_i_4/O
                         net (fo=7, routed)           1.060 500023.125    io0/buff1__122[0]
    SLICE_X36Y28         LUT6 (Prop_lut6_I3_O)        0.124 500023.250 r  io0/seg[4]_i_1/O
                         net (fo=1, routed)           0.000 500023.250    io0/seg[4]_i_1_n_1
    SLICE_X36Y28         FDRE                                         r  io0/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  1499999.875 1499999.875 r  
    W5                                                0.000 1499999.875 r  mclk (IN)
                         net (fo=0)                   0.000 1499999.875    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1500001.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1500003.125    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1500003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1500004.625    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.337 1500005.000 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.092 1500006.125    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232 1500006.375 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.433 1500007.750    io0/clk
    SLICE_X36Y28         FDRE                                         r  io0/seg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.590 1500008.375    
                         clock uncertainty           -0.035 1500008.375    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.034 1500008.375    io0/seg_reg[4]
  -------------------------------------------------------------------
                         required time                      1500008.375    
                         arrival time                       -500023.188    
  -------------------------------------------------------------------
                         slack                              999985.250    

Slack (MET) :             999985.500ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (div0/cnt_reg[1]_0[0] fall@1499999.875ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        14.610ns  (logic 5.720ns (39.151%)  route 8.886ns (60.820%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 1500007.750 - 1499999.875 ) 
    Source Clock Delay      (SCD):    8.615ns = ( 500008.594 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.551 500008.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.484 500009.031 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.023 500010.063    r0/num_reg[4][2]
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.295 500010.344 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000 500010.344    io0/regis_reg[1][3][2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 500010.719 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000 500010.719    io0/buff4_carry_n_1
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.844 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000 500010.844    io0/buff4_carry__0_n_1
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.969 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000 500010.969    io0/buff4_carry__1_n_1
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.094 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000 500011.094    io0/buff4_carry__2_n_1
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.219 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000 500011.219    io0/buff4_carry__3_n_1
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.344 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000 500011.344    io0/buff4_carry__4_n_1
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.469 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000 500011.469    io0/buff4_carry__5_n_1
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.594 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000 500011.594    io0/buff4_carry__6_n_1
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.719 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000 500011.719    r0/CO[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254 500011.969 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.969 500012.938    r0/seg_reg[4]_7[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835 500013.781 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.349 500014.125    r0/seg_reg[4]_8[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787 500014.906 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.518 500015.438    io0/regis_reg[1][37][1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.303 500015.750 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.822 500016.563    io0/seg[6]_i_62_n_1
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 500016.688 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.808 500017.500    io0/seg[6]_i_60_n_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124 500017.625 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.832 500018.469    io0/seg_reg[4]_3
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.120 500018.594 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           1.397 500020.000    r0/regis_reg[1][3]_3
    SLICE_X29Y34         LUT6 (Prop_lut6_I3_O)        0.327 500020.313 r  r0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000 500020.313    r0/seg[6]_i_47_n_1
    SLICE_X29Y34         MUXF7 (Prop_muxf7_I1_O)      0.217 500020.531 r  r0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000 500020.531    r0/seg_reg[6]_i_24_n_1
    SLICE_X29Y34         MUXF8 (Prop_muxf8_I1_O)      0.094 500020.625 r  r0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           1.113 500021.750    r0/seg_reg[6]_i_10_n_1
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.316 500022.063 r  r0/seg[6]_i_4/O
                         net (fo=7, routed)           1.054 500023.125    io0/buff1__122[0]
    SLICE_X34Y28         LUT6 (Prop_lut6_I3_O)        0.124 500023.250 r  io0/seg[0]_i_1/O
                         net (fo=1, routed)           0.000 500023.250    io0/seg[0]_i_1_n_1
    SLICE_X34Y28         FDRE                                         r  io0/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  1499999.875 1499999.875 r  
    W5                                                0.000 1499999.875 r  mclk (IN)
                         net (fo=0)                   0.000 1499999.875    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1500001.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1500003.125    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1500003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1500004.625    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.337 1500005.000 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.092 1500006.125    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232 1500006.375 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.432 1500007.750    io0/clk
    SLICE_X34Y28         FDRE                                         r  io0/seg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.677 1500008.375    
                         clock uncertainty           -0.035 1500008.375    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)        0.084 1500008.500    io0/seg_reg[0]
  -------------------------------------------------------------------
                         required time                      1500008.625    
                         arrival time                       -500023.188    
  -------------------------------------------------------------------
                         slack                              999985.500    

Slack (MET) :             999985.500ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (div0/cnt_reg[1]_0[0] fall@1499999.875ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        14.377ns  (logic 5.720ns (39.785%)  route 8.670ns (60.301%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 1500007.750 - 1499999.875 ) 
    Source Clock Delay      (SCD):    8.615ns = ( 500008.594 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.551 500008.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.484 500009.031 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.023 500010.063    r0/num_reg[4][2]
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.295 500010.344 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000 500010.344    io0/regis_reg[1][3][2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 500010.719 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000 500010.719    io0/buff4_carry_n_1
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.844 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000 500010.844    io0/buff4_carry__0_n_1
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.969 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000 500010.969    io0/buff4_carry__1_n_1
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.094 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000 500011.094    io0/buff4_carry__2_n_1
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.219 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000 500011.219    io0/buff4_carry__3_n_1
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.344 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000 500011.344    io0/buff4_carry__4_n_1
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.469 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000 500011.469    io0/buff4_carry__5_n_1
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.594 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000 500011.594    io0/buff4_carry__6_n_1
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.719 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000 500011.719    r0/CO[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254 500011.969 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.969 500012.938    r0/seg_reg[4]_7[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835 500013.781 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.349 500014.125    r0/seg_reg[4]_8[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787 500014.906 f  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.518 500015.438    io0/regis_reg[1][37][1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.303 500015.750 f  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.822 500016.563    io0/seg[6]_i_62_n_1
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 500016.688 f  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.808 500017.500    io0/seg[6]_i_60_n_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124 500017.625 f  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.832 500018.469    io0/seg_reg[4]_3
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.120 500018.594 r  io0/seg[6]_i_53/O
                         net (fo=2, routed)           1.397 500020.000    r0/regis_reg[1][3]_3
    SLICE_X29Y34         LUT6 (Prop_lut6_I3_O)        0.327 500020.313 r  r0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000 500020.313    r0/seg[6]_i_47_n_1
    SLICE_X29Y34         MUXF7 (Prop_muxf7_I1_O)      0.217 500020.531 r  r0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000 500020.531    r0/seg_reg[6]_i_24_n_1
    SLICE_X29Y34         MUXF8 (Prop_muxf8_I1_O)      0.094 500020.625 r  r0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           1.113 500021.750    r0/seg_reg[6]_i_10_n_1
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.316 500022.063 r  r0/seg[6]_i_4/O
                         net (fo=7, routed)           0.838 500022.906    io0/buff1__122[0]
    SLICE_X36Y28         LUT5 (Prop_lut5_I2_O)        0.124 500023.031 r  io0/seg[1]_i_1/O
                         net (fo=1, routed)           0.000 500023.031    io0/seg[1]_i_1_n_1
    SLICE_X36Y28         FDRE                                         r  io0/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  1499999.875 1499999.875 r  
    W5                                                0.000 1499999.875 r  mclk (IN)
                         net (fo=0)                   0.000 1499999.875    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1500001.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1500003.125    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1500003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1500004.625    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.337 1500005.000 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.092 1500006.125    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232 1500006.375 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.433 1500007.750    io0/clk
    SLICE_X36Y28         FDRE                                         r  io0/seg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.590 1500008.375    
                         clock uncertainty           -0.035 1500008.375    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.032 1500008.375    io0/seg_reg[1]
  -------------------------------------------------------------------
                         required time                      1500008.375    
                         arrival time                       -500022.969    
  -------------------------------------------------------------------
                         slack                              999985.500    

Slack (MET) :             999985.750ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (div0/cnt_reg[1]_0[0] fall@1499999.875ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        14.203ns  (logic 5.720ns (40.274%)  route 8.477ns (59.685%))
  Logic Levels:           22  (CARRY4=12 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 1500007.750 - 1499999.875 ) 
    Source Clock Delay      (SCD):    8.615ns = ( 500008.594 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.551 500008.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.484 500009.031 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.023 500010.063    r0/num_reg[4][2]
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.295 500010.344 r  r0/buff4_carry_i_2/O
                         net (fo=1, routed)           0.000 500010.344    io0/regis_reg[1][3][2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 500010.719 r  io0/buff4_carry/CO[3]
                         net (fo=1, routed)           0.000 500010.719    io0/buff4_carry_n_1
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.844 r  io0/buff4_carry__0/CO[3]
                         net (fo=1, routed)           0.000 500010.844    io0/buff4_carry__0_n_1
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500010.969 r  io0/buff4_carry__1/CO[3]
                         net (fo=1, routed)           0.000 500010.969    io0/buff4_carry__1_n_1
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.094 r  io0/buff4_carry__2/CO[3]
                         net (fo=1, routed)           0.000 500011.094    io0/buff4_carry__2_n_1
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.219 r  io0/buff4_carry__3/CO[3]
                         net (fo=1, routed)           0.000 500011.219    io0/buff4_carry__3_n_1
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.344 r  io0/buff4_carry__4/CO[3]
                         net (fo=1, routed)           0.000 500011.344    io0/buff4_carry__4_n_1
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.469 r  io0/buff4_carry__5/CO[3]
                         net (fo=1, routed)           0.000 500011.469    io0/buff4_carry__5_n_1
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.594 r  io0/buff4_carry__6/CO[3]
                         net (fo=1, routed)           0.000 500011.594    io0/buff4_carry__6_n_1
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 500011.719 r  io0/buff4_carry__7/CO[3]
                         net (fo=1, routed)           0.000 500011.719    r0/CO[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254 500011.969 r  r0/seg_reg[6]_i_29/CO[0]
                         net (fo=3, routed)           0.969 500012.938    r0/seg_reg[4]_7[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.835 500013.781 r  r0/seg_reg[6]_i_13/CO[2]
                         net (fo=3, routed)           0.349 500014.125    r0/seg_reg[4]_8[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787 500014.906 r  r0/seg_reg[6]_i_14/O[1]
                         net (fo=2, routed)           0.518 500015.438    io0/regis_reg[1][37][1]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.303 500015.750 r  io0/seg[6]_i_62/O
                         net (fo=1, routed)           0.822 500016.563    io0/seg[6]_i_62_n_1
    SLICE_X35Y39         LUT5 (Prop_lut5_I4_O)        0.124 500016.688 r  io0/seg[6]_i_60/O
                         net (fo=1, routed)           0.808 500017.500    io0/seg[6]_i_60_n_1
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.124 500017.625 r  io0/seg[6]_i_55/O
                         net (fo=8, routed)           0.832 500018.469    io0/seg_reg[4]_3
    SLICE_X32Y33         LUT5 (Prop_lut5_I3_O)        0.120 500018.594 f  io0/seg[6]_i_53/O
                         net (fo=2, routed)           1.397 500020.000    r0/regis_reg[1][3]_3
    SLICE_X29Y34         LUT6 (Prop_lut6_I3_O)        0.327 500020.313 f  r0/seg[6]_i_47/O
                         net (fo=1, routed)           0.000 500020.313    r0/seg[6]_i_47_n_1
    SLICE_X29Y34         MUXF7 (Prop_muxf7_I1_O)      0.217 500020.531 f  r0/seg_reg[6]_i_24/O
                         net (fo=1, routed)           0.000 500020.531    r0/seg_reg[6]_i_24_n_1
    SLICE_X29Y34         MUXF8 (Prop_muxf8_I1_O)      0.094 500020.625 f  r0/seg_reg[6]_i_10/O
                         net (fo=1, routed)           1.113 500021.750    r0/seg_reg[6]_i_10_n_1
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.316 500022.063 f  r0/seg[6]_i_4/O
                         net (fo=7, routed)           0.645 500022.719    io0/buff1__122[0]
    SLICE_X35Y28         LUT6 (Prop_lut6_I3_O)        0.124 500022.844 r  io0/seg[2]_i_1/O
                         net (fo=1, routed)           0.000 500022.844    io0/seg[2]_i_1_n_1
    SLICE_X35Y28         FDRE                                         r  io0/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  1499999.875 1499999.875 r  
    W5                                                0.000 1499999.875 r  mclk (IN)
                         net (fo=0)                   0.000 1499999.875    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1500001.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1500003.125    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1500003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1500004.625    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.337 1500005.000 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.092 1500006.125    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232 1500006.375 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.432 1500007.750    io0/clk
    SLICE_X35Y28         FDRE                                         r  io0/seg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.677 1500008.375    
                         clock uncertainty           -0.035 1500008.375    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)        0.032 1500008.375    io0/seg_reg[2]
  -------------------------------------------------------------------
                         required time                      1500008.500    
                         arrival time                       -500022.781    
  -------------------------------------------------------------------
                         slack                              999985.750    

Slack (MET) :             999994.563ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/num_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (div0/cnt_reg[1]_0[0] fall@1499999.875ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        5.180ns  (logic 1.909ns (36.850%)  route 3.337ns (64.423%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 1500007.750 - 1499999.875 ) 
    Source Clock Delay      (SCD):    8.615ns = ( 500008.594 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.551 500008.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.484 500009.031 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.487 500010.531    r0/num_reg[4][2]
    SLICE_X35Y33         LUT4 (Prop_lut4_I1_O)        0.295 500010.813 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000 500010.813    io0/S[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 500011.375 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000 500011.375    io0/num0_carry_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.500 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 500011.500    io0/num0_carry__0_n_1
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.625 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000 500011.625    io0/num0_carry__1_n_1
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.750 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000 500011.750    io0/num0_carry__2_n_1
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.875 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.244 500013.125    io0/num0_carry__3_n_1
    SLICE_X33Y29         LUT6 (Prop_lut6_I1_O)        0.124 500013.250 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.606 500013.844    io0/num
    SLICE_X33Y29         FDRE                                         r  io0/num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  1499999.875 1499999.875 r  
    W5                                                0.000 1499999.875 r  mclk (IN)
                         net (fo=0)                   0.000 1499999.875    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1500001.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1500003.125    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1500003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1500004.625    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.337 1500005.000 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.092 1500006.125    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232 1500006.375 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.434 1500007.750    io0/clk
    SLICE_X33Y29         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.662 1500008.375    
                         clock uncertainty           -0.035 1500008.375    
    SLICE_X33Y29         FDRE (Setup_fdre_C_CE)      -0.202 1500008.125    io0/num_reg[0]
  -------------------------------------------------------------------
                         required time                      1500008.250    
                         arrival time                       -500013.750    
  -------------------------------------------------------------------
                         slack                              999994.563    

Slack (MET) :             999994.563ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/num_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (div0/cnt_reg[1]_0[0] fall@1499999.875ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        5.180ns  (logic 1.909ns (36.850%)  route 3.292ns (63.544%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 1500007.750 - 1499999.875 ) 
    Source Clock Delay      (SCD):    8.615ns = ( 500008.594 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.551 500008.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.484 500009.031 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.487 500010.531    r0/num_reg[4][2]
    SLICE_X35Y33         LUT4 (Prop_lut4_I1_O)        0.295 500010.813 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000 500010.813    io0/S[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 500011.375 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000 500011.375    io0/num0_carry_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.500 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 500011.500    io0/num0_carry__0_n_1
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.625 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000 500011.625    io0/num0_carry__1_n_1
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.750 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000 500011.750    io0/num0_carry__2_n_1
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.875 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.244 500013.125    io0/num0_carry__3_n_1
    SLICE_X33Y29         LUT6 (Prop_lut6_I1_O)        0.124 500013.250 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.561 500013.813    io0/num
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  1499999.875 1499999.875 r  
    W5                                                0.000 1499999.875 r  mclk (IN)
                         net (fo=0)                   0.000 1499999.875    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1500001.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1500003.125    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1500003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1500004.625    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.337 1500005.000 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.092 1500006.125    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232 1500006.375 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.433 1500007.750    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.700 1500008.500    
                         clock uncertainty           -0.035 1500008.500    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.164 1500008.375    io0/num_reg[1]
  -------------------------------------------------------------------
                         required time                      1500008.375    
                         arrival time                       -500013.750    
  -------------------------------------------------------------------
                         slack                              999994.563    

Slack (MET) :             999994.563ns  (required time - arrival time)
  Source:                 io0/num_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/num_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            999999.938ns  (div0/cnt_reg[1]_0[0] fall@1499999.875ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        5.180ns  (logic 1.909ns (36.850%)  route 3.292ns (63.544%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.916ns = ( 1500007.750 - 1499999.875 ) 
    Source Clock Delay      (SCD):    8.615ns = ( 500008.594 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.551 500008.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.484 500009.031 r  io0/num_reg[2]/Q
                         net (fo=19, routed)          1.487 500010.531    r0/num_reg[4][2]
    SLICE_X35Y33         LUT4 (Prop_lut4_I1_O)        0.295 500010.813 r  r0/num0_carry_i_7/O
                         net (fo=1, routed)           0.000 500010.813    io0/S[1]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 500011.375 r  io0/num0_carry/CO[3]
                         net (fo=1, routed)           0.000 500011.375    io0/num0_carry_n_1
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.500 r  io0/num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 500011.500    io0/num0_carry__0_n_1
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.625 r  io0/num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000 500011.625    io0/num0_carry__1_n_1
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.750 r  io0/num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000 500011.750    io0/num0_carry__2_n_1
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114 500011.875 r  io0/num0_carry__3/CO[3]
                         net (fo=1, routed)           1.244 500013.125    io0/num0_carry__3_n_1
    SLICE_X33Y29         LUT6 (Prop_lut6_I1_O)        0.124 500013.250 r  io0/num[4]_i_1/O
                         net (fo=5, routed)           0.561 500013.813    io0/num
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  1499999.875 1499999.875 r  
    W5                                                0.000 1499999.875 r  mclk (IN)
                         net (fo=0)                   0.000 1499999.875    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1500001.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1500003.125    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1500003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1500004.625    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.337 1500005.000 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.092 1500006.125    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232 1500006.375 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         1.433 1500007.750    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.700 1500008.500    
                         clock uncertainty           -0.035 1500008.500    
    SLICE_X34Y29         FDRE (Setup_fdre_C_CE)      -0.164 1500008.375    io0/num_reg[2]
  -------------------------------------------------------------------
                         required time                      1500008.375    
                         arrival time                       -500013.750    
  -------------------------------------------------------------------
                         slack                              999994.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@499999.969ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        0.466ns  (logic 0.212ns (45.527%)  route 0.218ns (46.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 500003.563 - 499999.969 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 500002.656 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.188 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.813    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 500000.844 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555 500001.406    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 500001.531 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514 500002.031    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080 500002.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.553 500002.688    io0/clk
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.167 500002.844 r  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.218 500003.063    io0/sel0[41]
    SLICE_X35Y28         LUT6 (Prop_lut6_I1_O)        0.045 500003.094 r  io0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000 500003.094    io0/seg[3]_i_1_n_1
    SLICE_X35Y28         FDRE                                         r  io0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 r  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.375 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.063    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029 500001.094 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822 500001.906    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.160 500002.063 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.590 500002.656    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097 500002.750 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.819 500003.563    io0/clk
    SLICE_X35Y28         FDRE                                         r  io0/seg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.645 500002.906    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.099 500003.000    io0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                      -500003.063    
                         arrival time                       500003.094    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 io0/digit_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@499999.969ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        0.582ns  (logic 0.249ns (42.778%)  route 0.264ns (45.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 500003.563 - 499999.969 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 500002.656 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.188 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.813    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 500000.844 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555 500001.406    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 500001.531 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514 500002.031    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080 500002.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.553 500002.688    io0/clk
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.151 500002.844 r  io0/digit_reg[1]/Q
                         net (fo=13, routed)          0.264 500003.094    io0/sel0[42]
    SLICE_X35Y28         LUT6 (Prop_lut6_I4_O)        0.098 500003.188 r  io0/seg[2]_i_1/O
                         net (fo=1, routed)           0.000 500003.188    io0/seg[2]_i_1_n_1
    SLICE_X35Y28         FDRE                                         r  io0/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 r  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.375 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.063    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029 500001.094 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822 500001.906    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.160 500002.063 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.590 500002.656    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097 500002.750 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.819 500003.563    io0/clk
    SLICE_X35Y28         FDRE                                         r  io0/seg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.645 500002.906    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.098 500003.000    io0/seg_reg[2]
  -------------------------------------------------------------------
                         required time                      -500003.063    
                         arrival time                       500003.219    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@499999.969ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        0.640ns  (logic 0.212ns (33.110%)  route 0.379ns (59.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 500003.563 - 499999.969 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 500002.656 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.188 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.813    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 500000.844 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555 500001.406    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 500001.531 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514 500002.031    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080 500002.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.553 500002.688    io0/clk
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.167 500002.844 r  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.379 500003.219    io0/sel0[41]
    SLICE_X34Y28         LUT6 (Prop_lut6_I4_O)        0.045 500003.250 r  io0/seg[0]_i_1/O
                         net (fo=1, routed)           0.000 500003.250    io0/seg[0]_i_1_n_1
    SLICE_X34Y28         FDRE                                         r  io0/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 r  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.375 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.063    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029 500001.094 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822 500001.906    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.160 500002.063 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.590 500002.656    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097 500002.750 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.819 500003.563    io0/clk
    SLICE_X34Y28         FDRE                                         r  io0/seg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.645 500002.906    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.125 500003.031    io0/seg_reg[0]
  -------------------------------------------------------------------
                         required time                      -500003.063    
                         arrival time                       500003.281    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 io0/btn_flag_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/btn_flag_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@499999.969ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        0.407ns  (logic 0.191ns (46.877%)  route 0.191ns (46.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 500003.563 - 499999.969 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 500002.656 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.188 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.813    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 500000.844 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555 500001.406    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 500001.531 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514 500002.031    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080 500002.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.553 500002.688    io0/clk
    SLICE_X33Y28         FDRE                                         r  io0/btn_flag_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.146 500002.844 r  io0/btn_flag_reg[4]/Q
                         net (fo=7, routed)           0.191 500003.031    io0/btn_flag_reg_n_1_[4]
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.045 500003.063 r  io0/btn_flag[4]_i_1/O
                         net (fo=1, routed)           0.000 500003.063    io0/btn_flag[4]_i_1_n_1
    SLICE_X33Y28         FDRE                                         r  io0/btn_flag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 r  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.375 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.063    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029 500001.094 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822 500001.906    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.160 500002.063 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.590 500002.656    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097 500002.750 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.820 500003.563    io0/clk
    SLICE_X33Y28         FDRE                                         r  io0/btn_flag_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.907 500002.656    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.098 500002.750    io0/btn_flag_reg[4]
  -------------------------------------------------------------------
                         required time                      -500002.750    
                         arrival time                       500003.063    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 io0/count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/count_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@499999.969ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        0.407ns  (logic 0.261ns (64.056%)  route 0.138ns (33.749%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 500003.563 - 499999.969 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 500002.656 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.188 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.813    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 500000.844 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555 500001.406    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 500001.531 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514 500002.031    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080 500002.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.553 500002.688    io0/clk
    SLICE_X31Y28         FDRE                                         r  io0/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.146 500002.844 r  io0/count_reg[4]/Q
                         net (fo=6, routed)           0.138 500002.969    io0/count_reg[4]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115 500003.094 r  io0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000 500003.094    io0/count_reg[4]_i_1_n_8
    SLICE_X31Y28         FDRE                                         r  io0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 r  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.375 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.063    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029 500001.094 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822 500001.906    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.160 500002.063 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.590 500002.656    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097 500002.750 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.820 500003.563    io0/clk
    SLICE_X31Y28         FDRE                                         r  io0/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.907 500002.656    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.112 500002.781    io0/count_reg[4]
  -------------------------------------------------------------------
                         required time                      -500002.750    
                         arrival time                       500003.063    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/digit_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@499999.969ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        0.407ns  (logic 0.212ns (52.030%)  route 0.187ns (45.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 500003.563 - 499999.969 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 500002.656 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.188 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.813    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 500000.844 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555 500001.406    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 500001.531 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514 500002.031    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080 500002.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.553 500002.688    io0/clk
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.167 500002.844 r  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.187 500003.031    io0/sel0[41]
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.045 500003.063 r  io0/digit[0]_i_1/O
                         net (fo=1, routed)           0.000 500003.063    io0/digit[0]_i_1_n_1
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 r  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.375 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.063    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029 500001.094 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822 500001.906    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.160 500002.063 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.590 500002.656    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097 500002.750 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.820 500003.563    io0/clk
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.907 500002.656    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.124 500002.781    io0/digit_reg[0]
  -------------------------------------------------------------------
                         required time                      -500002.750    
                         arrival time                       500003.063    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/digit_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@499999.969ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        0.407ns  (logic 0.210ns (51.540%)  route 0.187ns (45.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 500003.563 - 499999.969 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 500002.656 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.188 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.813    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 500000.844 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555 500001.406    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 500001.531 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514 500002.031    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080 500002.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.553 500002.688    io0/clk
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.167 500002.844 r  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.187 500003.031    io0/sel0[41]
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.043 500003.063 r  io0/digit[1]_i_1/O
                         net (fo=1, routed)           0.000 500003.063    io0/digit[1]_i_1_n_1
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 r  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.375 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.063    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029 500001.094 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822 500001.906    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.160 500002.063 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.590 500002.656    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097 500002.750 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.820 500003.563    io0/clk
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.907 500002.656    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.135 500002.781    io0/digit_reg[1]
  -------------------------------------------------------------------
                         required time                      -500002.750    
                         arrival time                       500003.063    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 io0/num_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/num_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@499999.969ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        0.407ns  (logic 0.191ns (46.877%)  route 0.180ns (44.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 500003.563 - 499999.969 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 500002.719 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.874ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.188 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.813    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 500000.844 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555 500001.406    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 500001.531 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514 500002.031    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080 500002.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.554 500002.688    io0/clk
    SLICE_X33Y29         FDRE                                         r  io0/num_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.146 500002.844 r  io0/num_reg[0]/Q
                         net (fo=16, routed)          0.180 500003.031    io0/Q[0]
    SLICE_X34Y29         LUT6 (Prop_lut6_I2_O)        0.045 500003.063 r  io0/num[3]_i_1/O
                         net (fo=1, routed)           0.000 500003.063    io0/num[3]_i_1_n_1
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 r  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.375 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.063    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029 500001.094 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822 500001.906    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.160 500002.063 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.590 500002.656    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097 500002.750 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.820 500003.563    io0/clk
    SLICE_X34Y29         FDRE                                         r  io0/num_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.874 500002.688    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.125 500002.813    io0/num_reg[3]
  -------------------------------------------------------------------
                         required time                      -500002.813    
                         arrival time                       500003.094    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@499999.969ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        0.466ns  (logic 0.212ns (45.527%)  route 0.249ns (53.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 500003.563 - 499999.969 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 500002.656 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.188 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.813    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 500000.844 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555 500001.406    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 500001.531 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514 500002.031    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080 500002.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.553 500002.688    io0/clk
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.167 500002.844 r  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.249 500003.094    io0/sel0[41]
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.045 500003.125 r  io0/seg[10]_i_1/O
                         net (fo=1, routed)           0.000 500003.125    io0/seg[10]_i_1_n_1
    SLICE_X38Y27         FDRE                                         r  io0/seg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 r  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.375 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.063    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029 500001.094 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822 500001.906    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.160 500002.063 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.590 500002.656    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097 500002.750 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.819 500003.563    io0/clk
    SLICE_X38Y27         FDRE                                         r  io0/seg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.893 500002.656    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.124 500002.781    io0/seg_reg[10]
  -------------------------------------------------------------------
                         required time                      -500002.813    
                         arrival time                       500003.094    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 io0/digit_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            io0/seg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by div0/cnt_reg[1]_0[0]  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             div0/cnt_reg[1]_0[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (div0/cnt_reg[1]_0[0] fall@499999.969ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        0.466ns  (logic 0.212ns (45.527%)  route 0.249ns (53.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 500003.563 - 499999.969 ) 
    Source Clock Delay      (SCD):    2.678ns = ( 500002.656 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.893ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226 500000.188 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631 500000.813    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 500000.844 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555 500001.406    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128 500001.531 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514 500002.031    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080 500002.125 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.553 500002.688    io0/clk
    SLICE_X38Y28         FDRE                                         r  io0/digit_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.167 500002.844 f  io0/digit_reg[0]/Q
                         net (fo=13, routed)          0.249 500003.094    io0/sel0[41]
    SLICE_X38Y27         LUT2 (Prop_lut2_I1_O)        0.045 500003.125 r  io0/seg[11]_i_2/O
                         net (fo=1, routed)           0.000 500003.125    io0/seg[11]_i_2_n_1
    SLICE_X38Y27         FDRE                                         r  io0/seg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 r  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414 500000.375 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685 500001.063    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029 500001.094 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822 500001.906    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.160 500002.063 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.590 500002.656    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097 500002.750 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.819 500003.563    io0/clk
    SLICE_X38Y27         FDRE                                         r  io0/seg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.893 500002.656    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.125 500002.781    io0/seg_reg[11]
  -------------------------------------------------------------------
                         required time                      -500002.813    
                         arrival time                       500003.094    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div0/cnt_reg[1]_0[0]
Waveform(ns):       { 0.000 499999.969 }
Period(ns):         999999.938
Sources:            { div0/cnt_reg[1]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)   Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         999999.938  999997.750  BUFGCTRL_X0Y0  div0/cnt_reg[1]_0[0]_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X33Y28   io0/btn_flag_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X33Y28   io0/btn_flag_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X31Y27   io0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X31Y29   io0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X31Y29   io0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X31Y27   io0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X31Y27   io0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X31Y27   io0/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         999999.938  999998.938  SLICE_X31Y28   io0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X33Y28   io0/btn_flag_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X33Y28   io0/btn_flag_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y27   io0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y29   io0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y29   io0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y27   io0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y27   io0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y27   io0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y28   io0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y28   io0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X33Y28   io0/btn_flag_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X33Y28   io0/btn_flag_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X33Y28   io0/btn_flag_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X33Y28   io0/btn_flag_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y27   io0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y27   io0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y29   io0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y29   io0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y29   io0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         499999.969  499999.469  SLICE_X31Y29   io0/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  div0/cnt_reg[1]_0[0]
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack   499995.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             499995.656ns  (required time - arrival time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            499999.969ns  (mclk rise@999999.938ns - div0/cnt_reg[1]_0[0] fall@499999.969ns)
  Data Path Delay:        3.958ns  (logic 0.423ns (10.687%)  route 3.476ns (87.809%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 1000004.688 - 999999.938 ) 
    Source Clock Delay      (SCD):    5.472ns = ( 500005.438 - 499999.969 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] fall edge)
                                                  499999.969 499999.969 f  
    W5                                                0.000 499999.969 r  mclk (IN)
                         net (fo=0)                   0.000 499999.969    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458 500001.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.967 500003.406    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096 500003.500 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.553 500005.063    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.419 500005.469 f  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           1.260 500006.719    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271 500007.000 f  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         2.215 500009.219    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.152 500009.375 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000 500009.375    div0/cnt[1]_i_1_n_1
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)   999999.938 999999.938 r  
    W5                                                0.000 999999.938 r  mclk (IN)
                         net (fo=0)                   0.000 999999.938    mclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.313 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.188    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091 1000003.250 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.434 1000004.688    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism              0.180 1000004.875    
                         clock uncertainty           -0.035 1000004.813    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.075 1000004.875    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      1000005.063    
                         arrival time                       -500009.406    
  -------------------------------------------------------------------
                         slack                              499995.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 div0/cnt_reg[1]/Q
                            (clock source 'div0/cnt_reg[1]_0[0]'  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Destination:            div0/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@499999.969ns period=999999.938ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - div0/cnt_reg[1]_0[0] rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.124ns (8.752%)  route 1.293ns (91.248%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock div0/cnt_reg[1]_0[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.555     1.438    div0/mclk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  div0/cnt_reg[1]/Q
                         net (fo=1, routed)           0.514     2.081    div0/cnt_reg[1]_0[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.161 r  div0/cnt_reg[1]_0[0]_BUFG_inst/O
                         net (fo=157, routed)         0.778     2.939    div0/cnt_reg[1]_0_BUFG[0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.044     2.983 r  div0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.983    div0/cnt[1]_i_1_n_1
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    mclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  mclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.822     1.949    div0/mclk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  div0/cnt_reg[1]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.107     1.812    div0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  1.171    





