Fitter report for FuncGenWithFreqSel
Fri Dec 11 17:09:08 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |FuncGenWithFreqSel|romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri Dec 11 17:09:08 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; FuncGenWithFreqSel                              ;
; Top-level Entity Name              ; FuncGenWithFreqSel                              ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6E22A7                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 338 / 6,272 ( 5 % )                             ;
;     Total combinational functions  ; 337 / 6,272 ( 5 % )                             ;
;     Dedicated logic registers      ; 51 / 6,272 ( < 1 % )                            ;
; Total registers                    ; 51                                              ;
; Total pins                         ; 32 / 92 ( 35 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,192 / 276,480 ( 3 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22A7                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 125                                   ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; dividedClock  ; Incomplete set of assignments ;
; count74193[7] ; Incomplete set of assignments ;
; count74193[6] ; Incomplete set of assignments ;
; count74193[5] ; Incomplete set of assignments ;
; count74193[4] ; Incomplete set of assignments ;
; count74193[3] ; Incomplete set of assignments ;
; count74193[2] ; Incomplete set of assignments ;
; count74193[1] ; Incomplete set of assignments ;
; count74193[0] ; Incomplete set of assignments ;
; out[7]        ; Incomplete set of assignments ;
; out[6]        ; Incomplete set of assignments ;
; out[5]        ; Incomplete set of assignments ;
; out[4]        ; Incomplete set of assignments ;
; out[3]        ; Incomplete set of assignments ;
; out[2]        ; Incomplete set of assignments ;
; out[1]        ; Incomplete set of assignments ;
; out[0]        ; Incomplete set of assignments ;
; sel[1]        ; Incomplete set of assignments ;
; sel[2]        ; Incomplete set of assignments ;
; sel[0]        ; Incomplete set of assignments ;
; JKReset       ; Incomplete set of assignments ;
; pl[6]         ; Incomplete set of assignments ;
; pl[5]         ; Incomplete set of assignments ;
; pl[4]         ; Incomplete set of assignments ;
; pl[3]         ; Incomplete set of assignments ;
; pl[2]         ; Incomplete set of assignments ;
; pl[1]         ; Incomplete set of assignments ;
; pl[0]         ; Incomplete set of assignments ;
; rst           ; Incomplete set of assignments ;
; preset        ; Incomplete set of assignments ;
; clk           ; Incomplete set of assignments ;
; pl[7]         ; Incomplete set of assignments ;
+---------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 474 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 474 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 464     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Daneshvar/Desktop/DLDLab/Exp3/FrequencySelector/output_files/FuncGenWithFreqSel.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 338 / 6,272 ( 5 % )     ;
;     -- Combinational with no register       ; 287                     ;
;     -- Register only                        ; 1                       ;
;     -- Combinational with a register        ; 50                      ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 63                      ;
;     -- 3 input functions                    ; 144                     ;
;     -- <=2 input functions                  ; 130                     ;
;     -- Register only                        ; 1                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 175                     ;
;     -- arithmetic mode                      ; 162                     ;
;                                             ;                         ;
; Total registers*                            ; 51 / 6,684 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 51 / 6,272 ( < 1 % )    ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 26 / 392 ( 7 % )        ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 32 / 92 ( 35 % )        ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 3                       ;
; M9Ks                                        ; 1 / 30 ( 3 % )          ;
; Total block memory bits                     ; 8,192 / 276,480 ( 3 % ) ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 3 / 10 ( 30 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%            ;
; Peak interconnect usage (total/H/V)         ; 2% / 1% / 3%            ;
; Maximum fan-out                             ; 43                      ;
; Highest non-global fan-out                  ; 34                      ;
; Total fan-out                               ; 1134                    ;
; Average fan-out                             ; 2.43                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 338 / 6272 ( 5 % )  ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 287                 ; 0                              ;
;     -- Register only                        ; 1                   ; 0                              ;
;     -- Combinational with a register        ; 50                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 63                  ; 0                              ;
;     -- 3 input functions                    ; 144                 ; 0                              ;
;     -- <=2 input functions                  ; 130                 ; 0                              ;
;     -- Register only                        ; 1                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 175                 ; 0                              ;
;     -- arithmetic mode                      ; 162                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 51                  ; 0                              ;
;     -- Dedicated logic registers            ; 51 / 6272 ( < 1 % ) ; 0 / 6272 ( 0 % )               ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 26 / 392 ( 7 % )    ; 0 / 392 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 32                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )      ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 8192                ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                              ;
; M9K                                         ; 1 / 30 ( 3 % )      ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 1129                ; 5                              ;
;     -- Registered Connections               ; 211                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 15                  ; 0                              ;
;     -- Output Ports                         ; 17                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; JKReset ; 11    ; 1        ; 0            ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clk     ; 31    ; 2        ; 0            ; 7            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; pl[0]   ; 38    ; 3        ; 1            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; pl[1]   ; 42    ; 3        ; 3            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; pl[2]   ; 33    ; 2        ; 0            ; 6            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; pl[3]   ; 44    ; 3        ; 5            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; pl[4]   ; 143   ; 8        ; 1            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; pl[5]   ; 142   ; 8        ; 3            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; pl[6]   ; 30    ; 2        ; 0            ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; pl[7]   ; 1     ; 1        ; 0            ; 23           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; preset  ; 3     ; 1        ; 0            ; 23           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rst     ; 23    ; 1        ; 0            ; 11           ; 7            ; 42                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; sel[0]  ; 114   ; 7        ; 28           ; 24           ; 14           ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; sel[1]  ; 115   ; 7        ; 28           ; 24           ; 21           ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; sel[2]  ; 112   ; 7        ; 28           ; 24           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; count74193[0] ; 39    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; count74193[1] ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; count74193[2] ; 34    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; count74193[3] ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; count74193[4] ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; count74193[5] ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; count74193[6] ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; count74193[7] ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; dividedClock  ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out[0]        ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out[1]        ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out[2]        ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out[3]        ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out[4]        ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out[5]        ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out[6]        ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; out[7]        ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 2.5V          ; --           ;
; 3        ; 6 / 11 ( 55 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )    ; 2.5V          ; --           ;
; 6        ; 2 / 10 ( 20 % )   ; 2.5V          ; --           ;
; 7        ; 10 / 13 ( 77 % )  ; 2.5V          ; --           ;
; 8        ; 2 / 12 ( 17 % )   ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; pl[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 2        ; 1          ; 1        ; count74193[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 3        ; 2          ; 1        ; preset                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; count74193[5]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; count74193[4]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 11       ; 14         ; 1        ; JKReset                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; dividedClock                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; pl[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 31       ; 36         ; 2        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 32       ; 39         ; 2        ; count74193[3]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 40         ; 2        ; pl[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 41         ; 2        ; count74193[2]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; pl[0]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 39       ; 46         ; 3        ; count74193[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; pl[1]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 43       ; 53         ; 3        ; count74193[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 44       ; 54         ; 3        ; pl[3]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; count74193[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; out[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; out[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 112      ; 155        ; 7        ; sel[2]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 156        ; 7        ; out[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; sel[0]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 158        ; 7        ; sel[1]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; out[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; out[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; out[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; out[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; out[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; pl[5]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 143      ; 202        ; 8        ; pl[4]                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FuncGenWithFreqSel                       ; 338 (1)     ; 51 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 32   ; 0            ; 287 (1)      ; 1 (0)             ; 50 (0)           ; |FuncGenWithFreqSel                                                                                                                 ; work         ;
;    |ClockDivider:inst9|                   ; 34 (1)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (1)       ; 1 (0)             ; 8 (0)            ; |FuncGenWithFreqSel|ClockDivider:inst9                                                                                              ; work         ;
;       |74193:LSB|                         ; 16 (16)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 4 (4)            ; |FuncGenWithFreqSel|ClockDivider:inst9|74193:LSB                                                                                    ; work         ;
;       |74193:MSB|                         ; 15 (15)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 4 (4)            ; |FuncGenWithFreqSel|ClockDivider:inst9|74193:MSB                                                                                    ; work         ;
;       |7476:inst1|                        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; |FuncGenWithFreqSel|ClockDivider:inst9|7476:inst1                                                                                   ; work         ;
;    |Processor:inst1|                      ; 252 (160)   ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 220 (128)    ; 0 (0)             ; 32 (32)          ; |FuncGenWithFreqSel|Processor:inst1                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 92 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (0)       ; 0 (0)             ; 0 (0)            ; |FuncGenWithFreqSel|Processor:inst1|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_phm:auto_generated|  ; 92 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (0)       ; 0 (0)             ; 0 (0)            ; |FuncGenWithFreqSel|Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_hkh:divider| ; 92 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (0)       ; 0 (0)             ; 0 (0)            ; |FuncGenWithFreqSel|Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider                       ; work         ;
;                |alt_u_div_m4f:divider|    ; 92 (92)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (92)      ; 0 (0)             ; 0 (0)            ; |FuncGenWithFreqSel|Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider ; work         ;
;    |busmux:inst4|                         ; 41 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 0 (0)             ; 0 (0)            ; |FuncGenWithFreqSel|busmux:inst4                                                                                                    ; work         ;
;       |lpm_mux:$00000|                    ; 41 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 0 (0)             ; 0 (0)            ; |FuncGenWithFreqSel|busmux:inst4|lpm_mux:$00000                                                                                     ; work         ;
;          |mux_erc:auto_generated|         ; 41 (41)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 0 (0)            ; |FuncGenWithFreqSel|busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated                                                              ; work         ;
;    |counter10:inst3|                      ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |FuncGenWithFreqSel|counter10:inst3                                                                                                 ; work         ;
;    |romm:inst|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FuncGenWithFreqSel|romm:inst                                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FuncGenWithFreqSel|romm:inst|altsyncram:altsyncram_component                                                                       ; work         ;
;          |altsyncram_3l91:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FuncGenWithFreqSel|romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated                                        ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; dividedClock  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; count74193[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; count74193[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; count74193[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; count74193[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; count74193[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; count74193[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; count74193[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; count74193[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[1]        ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; sel[2]        ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; sel[0]        ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; JKReset       ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; pl[6]         ; Input    ; --            ; (6) 1209 ps   ; --                    ; --  ; --   ;
; pl[5]         ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; pl[4]         ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; pl[3]         ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; pl[2]         ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; pl[1]         ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; pl[0]         ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; rst           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; preset        ; Input    ; --            ; (6) 1209 ps   ; --                    ; --  ; --   ;
; clk           ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; pl[7]         ; Input    ; --            ; (6) 1209 ps   ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                            ;
+-----------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                         ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------+-------------------+---------+
; sel[1]                                                                      ;                   ;         ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~0  ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~1  ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~2  ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~3  ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~4  ; 1                 ; 6       ;
;      - inst5                                                                ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]~8  ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]~9  ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[5]~13 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[5]~14 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[4]~18 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]~23 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]~24 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[2]~28 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]~33 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]~34 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~38 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~40 ; 1                 ; 6       ;
; sel[2]                                                                      ;                   ;         ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~0  ; 0                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~3  ; 0                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~4  ; 0                 ; 6       ;
;      - inst5                                                                ; 0                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~38 ; 0                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~39 ; 0                 ; 6       ;
;      - Processor:inst1|Mux7~0                                               ; 0                 ; 6       ;
;      - Processor:inst1|Mux7~1                                               ; 0                 ; 6       ;
; sel[0]                                                                      ;                   ;         ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~1  ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~3  ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~4  ; 1                 ; 6       ;
;      - inst5                                                                ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]~8  ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[5]~13 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[4]~18 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[4]~19 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]~23 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[2]~28 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[2]~29 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]~33 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~38 ; 1                 ; 6       ;
;      - busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~39 ; 1                 ; 6       ;
;      - Processor:inst1|Mux7~0                                               ; 1                 ; 6       ;
; JKReset                                                                     ;                   ;         ;
;      - ClockDivider:inst9|7476:inst1|8                                      ; 0                 ; 6       ;
; pl[6]                                                                       ;                   ;         ;
;      - ClockDivider:inst9|74193:MSB|24~2                                    ; 1                 ; 6       ;
;      - ClockDivider:inst9|74193:MSB|24~1                                    ; 1                 ; 6       ;
; pl[5]                                                                       ;                   ;         ;
;      - ClockDivider:inst9|74193:MSB|25~2                                    ; 1                 ; 6       ;
;      - ClockDivider:inst9|74193:MSB|25~1                                    ; 1                 ; 6       ;
; pl[4]                                                                       ;                   ;         ;
;      - ClockDivider:inst9|74193:MSB|26~2                                    ; 0                 ; 6       ;
;      - ClockDivider:inst9|74193:MSB|26~1                                    ; 0                 ; 6       ;
; pl[3]                                                                       ;                   ;         ;
;      - ClockDivider:inst9|74193:LSB|23~2                                    ; 0                 ; 6       ;
;      - ClockDivider:inst9|74193:LSB|23~1                                    ; 0                 ; 6       ;
; pl[2]                                                                       ;                   ;         ;
;      - ClockDivider:inst9|74193:LSB|24~2                                    ; 0                 ; 6       ;
;      - ClockDivider:inst9|74193:LSB|24~1                                    ; 0                 ; 6       ;
; pl[1]                                                                       ;                   ;         ;
;      - ClockDivider:inst9|74193:LSB|25~2                                    ; 1                 ; 6       ;
;      - ClockDivider:inst9|74193:LSB|25~1                                    ; 1                 ; 6       ;
; pl[0]                                                                       ;                   ;         ;
;      - ClockDivider:inst9|74193:LSB|26~2                                    ; 1                 ; 6       ;
;      - ClockDivider:inst9|74193:LSB|26~1                                    ; 1                 ; 6       ;
; rst                                                                         ;                   ;         ;
; preset                                                                      ;                   ;         ;
;      - ClockDivider:inst9|and_gate                                          ; 1                 ; 6       ;
; clk                                                                         ;                   ;         ;
;      - ClockDivider:inst9|74193:LSB|26~_emulated                            ; 0                 ; 0       ;
;      - ClockDivider:inst9|74193:LSB|21                                      ; 0                 ; 0       ;
;      - ClockDivider:inst9|74193:LSB|51                                      ; 0                 ; 0       ;
;      - ClockDivider:inst9|74193:LSB|5                                       ; 1                 ; 0       ;
; pl[7]                                                                       ;                   ;         ;
;      - ClockDivider:inst9|74193:MSB|23~2                                    ; 1                 ; 6       ;
;      - ClockDivider:inst9|74193:MSB|23~1                                    ; 1                 ; 6       ;
+-----------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                  ;
+---------------------------------+-------------------+---------+-----------------------------------+--------+----------------------+------------------+---------------------------+
; Name                            ; Location          ; Fan-Out ; Usage                             ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------+-------------------+---------+-----------------------------------+--------+----------------------+------------------+---------------------------+
; ClockDivider:inst9|74193:LSB|21 ; LCCOMB_X1_Y7_N26  ; 2       ; Clock                             ; no     ; --                   ; --               ; --                        ;
; ClockDivider:inst9|74193:LSB|27 ; LCCOMB_X2_Y11_N12 ; 4       ; Clock                             ; no     ; --                   ; --               ; --                        ;
; ClockDivider:inst9|74193:LSB|5  ; LCCOMB_X1_Y7_N22  ; 1       ; Clock                             ; no     ; --                   ; --               ; --                        ;
; ClockDivider:inst9|74193:LSB|51 ; LCCOMB_X1_Y7_N14  ; 1       ; Clock                             ; no     ; --                   ; --               ; --                        ;
; ClockDivider:inst9|74193:MSB|21 ; LCCOMB_X1_Y11_N22 ; 2       ; Clock                             ; no     ; --                   ; --               ; --                        ;
; ClockDivider:inst9|74193:MSB|5  ; LCCOMB_X2_Y11_N24 ; 1       ; Clock                             ; no     ; --                   ; --               ; --                        ;
; ClockDivider:inst9|74193:MSB|51 ; LCCOMB_X2_Y11_N22 ; 1       ; Clock                             ; no     ; --                   ; --               ; --                        ;
; ClockDivider:inst9|7476:inst1|8 ; FF_X1_Y10_N1      ; 43      ; Clock                             ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; ClockDivider:inst9|and_gate     ; LCCOMB_X1_Y11_N14 ; 11      ; Latch enable                      ; no     ; --                   ; --               ; --                        ;
; ClockDivider:inst9|and_gate     ; LCCOMB_X1_Y11_N14 ; 15      ; Async. clear, Clock, Latch enable ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; JKReset                         ; PIN_11            ; 1       ; Async. clear                      ; no     ; --                   ; --               ; --                        ;
; clk                             ; PIN_31            ; 4       ; Clock                             ; no     ; --                   ; --               ; --                        ;
; rst                             ; PIN_23            ; 42      ; Async. clear                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------+-------------------+---------+-----------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                ;
+---------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                            ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ClockDivider:inst9|7476:inst1|8 ; FF_X1_Y10_N1      ; 43      ; 5                                    ; Global Clock         ; GCLK0            ; --                        ;
; ClockDivider:inst9|and_gate     ; LCCOMB_X1_Y11_N14 ; 15      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rst                             ; PIN_23            ; 42      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                            ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; counter10:inst3|out[0]                                                                                                          ; 34      ;
; counter10:inst3|out[7]                                                                                                          ; 28      ;
; sel[1]~input                                                                                                                    ; 18      ;
; sel[0]~input                                                                                                                    ; 15      ;
; counter10:inst3|out[4]                                                                                                          ; 15      ;
; Processor:inst1|Add4~14                                                                                                         ; 14      ;
; Processor:inst1|sine[15]                                                                                                        ; 11      ;
; ClockDivider:inst9|and_gate                                                                                                     ; 10      ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|selnose[40]~0   ; 10      ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~16         ; 9       ;
; Processor:inst1|Add4~6                                                                                                          ; 9       ;
; sel[2]~input                                                                                                                    ; 8       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|selnose[50]     ; 8       ;
; Processor:inst1|next_sine[15]~30                                                                                                ; 8       ;
; Processor:inst1|cosine[15]                                                                                                      ; 8       ;
; Processor:inst1|Add4~4                                                                                                          ; 8       ;
; Processor:inst1|Add4~2                                                                                                          ; 8       ;
; Processor:inst1|Add4~0                                                                                                          ; 8       ;
; inst5                                                                                                                           ; 7       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~4                                                             ; 7       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~3                                                             ; 7       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|selnose[60]     ; 7       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~0                                                             ; 7       ;
; counter10:inst3|out[1]                                                                                                          ; 7       ;
; counter10:inst3|out[2]                                                                                                          ; 7       ;
; counter10:inst3|out[3]                                                                                                          ; 7       ;
; counter10:inst3|out[5]                                                                                                          ; 7       ;
; counter10:inst3|out[6]                                                                                                          ; 7       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|selnose[20]     ; 6       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_3~10         ; 6       ;
; Processor:inst1|Add4~12                                                                                                         ; 6       ;
; ClockDivider:inst9|74193:LSB|26~2                                                                                               ; 5       ;
; ClockDivider:inst9|74193:MSB|26~2                                                                                               ; 5       ;
; Processor:inst1|sine[8]                                                                                                         ; 5       ;
; Processor:inst1|sine[9]                                                                                                         ; 5       ;
; Processor:inst1|Add4~10                                                                                                         ; 5       ;
; Processor:inst1|Add4~8                                                                                                          ; 5       ;
; clk~input                                                                                                                       ; 4       ;
; ClockDivider:inst9|74193:LSB|27                                                                                                 ; 4       ;
; ClockDivider:inst9|74193:LSB|25~2                                                                                               ; 4       ;
; ClockDivider:inst9|74193:MSB|25~2                                                                                               ; 4       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|selnose[30]     ; 4       ;
; ClockDivider:inst9|74193:MSB|23~1                                                                                               ; 3       ;
; ClockDivider:inst9|74193:LSB|26~1                                                                                               ; 3       ;
; ClockDivider:inst9|74193:LSB|25~1                                                                                               ; 3       ;
; ClockDivider:inst9|74193:LSB|24~1                                                                                               ; 3       ;
; ClockDivider:inst9|74193:LSB|23~1                                                                                               ; 3       ;
; ClockDivider:inst9|74193:MSB|26~1                                                                                               ; 3       ;
; ClockDivider:inst9|74193:MSB|25~1                                                                                               ; 3       ;
; ClockDivider:inst9|74193:MSB|24~1                                                                                               ; 3       ;
; ClockDivider:inst9|74193:LSB|24~2                                                                                               ; 3       ;
; ClockDivider:inst9|74193:LSB|23~2                                                                                               ; 3       ;
; ClockDivider:inst9|74193:MSB|24~2                                                                                               ; 3       ;
; Processor:inst1|sine[10]                                                                                                        ; 3       ;
; Processor:inst1|sine[11]                                                                                                        ; 3       ;
; Processor:inst1|sine[12]                                                                                                        ; 3       ;
; Processor:inst1|sine[13]                                                                                                        ; 3       ;
; Processor:inst1|sine[14]                                                                                                        ; 3       ;
; Processor:inst1|sine_shifted[7]~14                                                                                              ; 3       ;
; Processor:inst1|sine_shifted[6]~12                                                                                              ; 3       ;
; Processor:inst1|sine_shifted[5]~10                                                                                              ; 3       ;
; Processor:inst1|sine_shifted[4]~8                                                                                               ; 3       ;
; Processor:inst1|sine_shifted[3]~6                                                                                               ; 3       ;
; Processor:inst1|sine_shifted[2]~4                                                                                               ; 3       ;
; Processor:inst1|sine_shifted[1]~2                                                                                               ; 3       ;
; Processor:inst1|sine_shifted[0]~0                                                                                               ; 3       ;
; pl[7]~input                                                                                                                     ; 2       ;
; pl[0]~input                                                                                                                     ; 2       ;
; pl[1]~input                                                                                                                     ; 2       ;
; pl[2]~input                                                                                                                     ; 2       ;
; pl[3]~input                                                                                                                     ; 2       ;
; pl[4]~input                                                                                                                     ; 2       ;
; pl[5]~input                                                                                                                     ; 2       ;
; pl[6]~input                                                                                                                     ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[55]~39 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[28]~38 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[29]~37 ; 2       ;
; ClockDivider:inst9|74193:LSB|21                                                                                                 ; 2       ;
; ClockDivider:inst9|74193:MSB|23~2                                                                                               ; 2       ;
; ClockDivider:inst9|74193:MSB|21                                                                                                 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[54]~28 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[56]~27 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[57]~26 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[58]~25 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[59]~24 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[60]~23 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[46]~21 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[47]~20 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[48]~19 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[49]~18 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[50]~17 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[36]~16 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[37]~15 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[38]~14 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[39]~13 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[40]~12 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[27]~11 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[30]~10 ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[20]~7  ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[10]~6  ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|selnose[10]~1   ; 2       ;
; ClockDivider:inst9|7476:inst1|8                                                                                                 ; 2       ;
; Processor:inst1|next_sine[14]~28                                                                                                ; 2       ;
; Processor:inst1|next_sine[13]~26                                                                                                ; 2       ;
; Processor:inst1|next_sine[12]~24                                                                                                ; 2       ;
; Processor:inst1|next_sine[11]~22                                                                                                ; 2       ;
; Processor:inst1|next_sine[10]~20                                                                                                ; 2       ;
; Processor:inst1|next_sine[9]~18                                                                                                 ; 2       ;
; Processor:inst1|next_sine[8]~16                                                                                                 ; 2       ;
; Processor:inst1|next_sine[7]~14                                                                                                 ; 2       ;
; Processor:inst1|next_sine[6]~12                                                                                                 ; 2       ;
; Processor:inst1|cosine[6]                                                                                                       ; 2       ;
; Processor:inst1|cosine[7]                                                                                                       ; 2       ;
; Processor:inst1|cosine[8]                                                                                                       ; 2       ;
; Processor:inst1|cosine[9]                                                                                                       ; 2       ;
; Processor:inst1|cosine[10]                                                                                                      ; 2       ;
; Processor:inst1|cosine[11]                                                                                                      ; 2       ;
; Processor:inst1|cosine[12]                                                                                                      ; 2       ;
; Processor:inst1|cosine[13]                                                                                                      ; 2       ;
; Processor:inst1|cosine[14]                                                                                                      ; 2       ;
; counter10:inst3|out[9]                                                                                                          ; 2       ;
; counter10:inst3|out[8]                                                                                                          ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~14         ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_2~8          ; 2       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_1~2          ; 2       ;
; Processor:inst1|Add9~12                                                                                                         ; 2       ;
; Processor:inst1|Add9~10                                                                                                         ; 2       ;
; Processor:inst1|Add9~8                                                                                                          ; 2       ;
; Processor:inst1|Add9~6                                                                                                          ; 2       ;
; Processor:inst1|Add9~4                                                                                                          ; 2       ;
; Processor:inst1|Add9~2                                                                                                          ; 2       ;
; preset~input                                                                                                                    ; 1       ;
; JKReset~input                                                                                                                   ; 1       ;
; counter10:inst3|out[0]~27                                                                                                       ; 1       ;
; ClockDivider:inst9|7476:inst1|8~0                                                                                               ; 1       ;
; ClockDivider:inst9|74193:MSB|23~3                                                                                               ; 1       ;
; ClockDivider:inst9|74193:LSB|5                                                                                                  ; 1       ;
; ClockDivider:inst9|74193:LSB|51                                                                                                 ; 1       ;
; ClockDivider:inst9|74193:MSB|5                                                                                                  ; 1       ;
; ClockDivider:inst9|74193:MSB|51                                                                                                 ; 1       ;
; ClockDivider:inst9|74193:MSB|23~_emulated                                                                                       ; 1       ;
; ClockDivider:inst9|74193:LSB|26~3                                                                                               ; 1       ;
; ClockDivider:inst9|74193:LSB|25~3                                                                                               ; 1       ;
; ClockDivider:inst9|74193:LSB|24~3                                                                                               ; 1       ;
; ClockDivider:inst9|74193:LSB|23~3                                                                                               ; 1       ;
; ClockDivider:inst9|74193:MSB|26~3                                                                                               ; 1       ;
; ClockDivider:inst9|74193:MSB|25~3                                                                                               ; 1       ;
; ClockDivider:inst9|74193:MSB|24~3                                                                                               ; 1       ;
; Processor:inst1|sine[0]                                                                                                         ; 1       ;
; Processor:inst1|sine[1]                                                                                                         ; 1       ;
; Processor:inst1|sine[2]                                                                                                         ; 1       ;
; Processor:inst1|sine[3]                                                                                                         ; 1       ;
; Processor:inst1|sine[4]                                                                                                         ; 1       ;
; Processor:inst1|sine[5]                                                                                                         ; 1       ;
; Processor:inst1|sine[6]                                                                                                         ; 1       ;
; Processor:inst1|sine[7]                                                                                                         ; 1       ;
; ClockDivider:inst9|74193:LSB|26~_emulated                                                                                       ; 1       ;
; ClockDivider:inst9|74193:LSB|25~_emulated                                                                                       ; 1       ;
; ClockDivider:inst9|74193:LSB|24~_emulated                                                                                       ; 1       ;
; ClockDivider:inst9|74193:LSB|23~_emulated                                                                                       ; 1       ;
; ClockDivider:inst9|74193:MSB|26~_emulated                                                                                       ; 1       ;
; ClockDivider:inst9|74193:MSB|25~_emulated                                                                                       ; 1       ;
; ClockDivider:inst9|74193:MSB|24~_emulated                                                                                       ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~40                                                            ; 1       ;
; Processor:inst1|Mux7~1                                                                                                          ; 1       ;
; Processor:inst1|Mux7~0                                                                                                          ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~39                                                            ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[63]~36 ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[64]~35 ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[65]~34 ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[66]~33 ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[67]~32 ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[68]~31 ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[69]~30 ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[70]~29 ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[0]~38                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]~37                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]~36                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]~35                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]~34                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[1]~33                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[2]~32                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[2]~31                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[2]~30                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[2]~29                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[2]~28                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]~27                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]~26                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]~25                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]~24                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[3]~23                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[4]~22                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[4]~21                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[4]~20                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[4]~19                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[4]~18                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[5]~17                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[5]~16                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[5]~15                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[5]~14                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[5]~13                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]~12                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]~11                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]~10                                                            ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]~9                                                             ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[6]~8                                                             ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~7                                                             ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~6                                                             ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~5                                                             ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~2                                                             ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|selnose[70]     ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[45]~22 ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|selnose[40]     ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[18]~9  ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|StageOut[19]~8  ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|selnose[10]~2   ; 1       ;
; busmux:inst4|lpm_mux:$00000|mux_erc:auto_generated|result_node[7]~1                                                             ; 1       ;
; Processor:inst1|Add2~23                                                                                                         ; 1       ;
; Processor:inst1|Add2~22                                                                                                         ; 1       ;
; Processor:inst1|Add2~21                                                                                                         ; 1       ;
; Processor:inst1|Add2~20                                                                                                         ; 1       ;
; Processor:inst1|Add2~19                                                                                                         ; 1       ;
; Processor:inst1|Add2~18                                                                                                         ; 1       ;
; Processor:inst1|Add2~17                                                                                                         ; 1       ;
; Processor:inst1|Add2~16                                                                                                         ; 1       ;
; Processor:inst1|Add0~23                                                                                                         ; 1       ;
; Processor:inst1|Add0~22                                                                                                         ; 1       ;
; Processor:inst1|Add0~21                                                                                                         ; 1       ;
; Processor:inst1|Add0~20                                                                                                         ; 1       ;
; Processor:inst1|Add0~19                                                                                                         ; 1       ;
; Processor:inst1|Add0~18                                                                                                         ; 1       ;
; Processor:inst1|Add0~17                                                                                                         ; 1       ;
; Processor:inst1|Add0~16                                                                                                         ; 1       ;
; Processor:inst1|modulated[0]~7                                                                                                  ; 1       ;
; Processor:inst1|modulated[1]~6                                                                                                  ; 1       ;
; Processor:inst1|modulated[2]~5                                                                                                  ; 1       ;
; Processor:inst1|modulated[3]~4                                                                                                  ; 1       ;
; Processor:inst1|modulated[4]~3                                                                                                  ; 1       ;
; Processor:inst1|modulated[5]~2                                                                                                  ; 1       ;
; Processor:inst1|modulated[6]~1                                                                                                  ; 1       ;
; Processor:inst1|modulated[7]~0                                                                                                  ; 1       ;
; Processor:inst1|rectified[0]~7                                                                                                  ; 1       ;
; Processor:inst1|rectified[1]~6                                                                                                  ; 1       ;
; Processor:inst1|rectified[2]~5                                                                                                  ; 1       ;
; Processor:inst1|rectified[3]~4                                                                                                  ; 1       ;
; Processor:inst1|rectified[4]~3                                                                                                  ; 1       ;
; Processor:inst1|rectified[5]~2                                                                                                  ; 1       ;
; Processor:inst1|rectified[6]~1                                                                                                  ; 1       ;
; Processor:inst1|rectified[7]~0                                                                                                  ; 1       ;
; Processor:inst1|cosine[15]~46                                                                                                   ; 1       ;
; Processor:inst1|cosine[14]~45                                                                                                   ; 1       ;
; Processor:inst1|cosine[14]~44                                                                                                   ; 1       ;
; Processor:inst1|cosine[13]~43                                                                                                   ; 1       ;
; Processor:inst1|cosine[13]~42                                                                                                   ; 1       ;
; Processor:inst1|cosine[12]~41                                                                                                   ; 1       ;
; Processor:inst1|cosine[12]~40                                                                                                   ; 1       ;
; Processor:inst1|cosine[11]~39                                                                                                   ; 1       ;
; Processor:inst1|cosine[11]~38                                                                                                   ; 1       ;
; Processor:inst1|cosine[10]~37                                                                                                   ; 1       ;
; Processor:inst1|cosine[10]~36                                                                                                   ; 1       ;
; Processor:inst1|cosine[9]~35                                                                                                    ; 1       ;
; Processor:inst1|cosine[9]~34                                                                                                    ; 1       ;
; Processor:inst1|cosine[8]~33                                                                                                    ; 1       ;
; Processor:inst1|cosine[8]~32                                                                                                    ; 1       ;
; Processor:inst1|cosine[7]~31                                                                                                    ; 1       ;
; Processor:inst1|cosine[7]~30                                                                                                    ; 1       ;
; Processor:inst1|cosine[6]~29                                                                                                    ; 1       ;
; Processor:inst1|cosine[6]~28                                                                                                    ; 1       ;
; Processor:inst1|cosine[5]~27                                                                                                    ; 1       ;
; Processor:inst1|cosine[5]~26                                                                                                    ; 1       ;
; Processor:inst1|cosine[4]~25                                                                                                    ; 1       ;
; Processor:inst1|cosine[4]~24                                                                                                    ; 1       ;
; Processor:inst1|cosine[3]~23                                                                                                    ; 1       ;
; Processor:inst1|cosine[3]~22                                                                                                    ; 1       ;
; Processor:inst1|cosine[2]~21                                                                                                    ; 1       ;
; Processor:inst1|cosine[2]~20                                                                                                    ; 1       ;
; Processor:inst1|cosine[1]~19                                                                                                    ; 1       ;
; Processor:inst1|cosine[1]~18                                                                                                    ; 1       ;
; Processor:inst1|cosine[0]~17                                                                                                    ; 1       ;
; Processor:inst1|cosine[0]~16                                                                                                    ; 1       ;
; Processor:inst1|cosine[0]                                                                                                       ; 1       ;
; Processor:inst1|cosine[1]                                                                                                       ; 1       ;
; Processor:inst1|cosine[2]                                                                                                       ; 1       ;
; Processor:inst1|cosine[3]                                                                                                       ; 1       ;
; Processor:inst1|cosine[4]                                                                                                       ; 1       ;
; Processor:inst1|cosine[5]                                                                                                       ; 1       ;
; counter10:inst3|out[9]~25                                                                                                       ; 1       ;
; counter10:inst3|out[8]~24                                                                                                       ; 1       ;
; counter10:inst3|out[8]~23                                                                                                       ; 1       ;
; counter10:inst3|out[7]~22                                                                                                       ; 1       ;
; counter10:inst3|out[7]~21                                                                                                       ; 1       ;
; counter10:inst3|out[6]~20                                                                                                       ; 1       ;
; counter10:inst3|out[6]~19                                                                                                       ; 1       ;
; counter10:inst3|out[5]~18                                                                                                       ; 1       ;
; counter10:inst3|out[5]~17                                                                                                       ; 1       ;
; counter10:inst3|out[4]~16                                                                                                       ; 1       ;
; counter10:inst3|out[4]~15                                                                                                       ; 1       ;
; counter10:inst3|out[3]~14                                                                                                       ; 1       ;
; counter10:inst3|out[3]~13                                                                                                       ; 1       ;
; counter10:inst3|out[2]~12                                                                                                       ; 1       ;
; counter10:inst3|out[2]~11                                                                                                       ; 1       ;
; counter10:inst3|out[1]~10                                                                                                       ; 1       ;
; counter10:inst3|out[1]~9                                                                                                        ; 1       ;
; Processor:inst1|next_sine[14]~29                                                                                                ; 1       ;
; Processor:inst1|next_sine[13]~27                                                                                                ; 1       ;
; Processor:inst1|next_sine[12]~25                                                                                                ; 1       ;
; Processor:inst1|next_sine[11]~23                                                                                                ; 1       ;
; Processor:inst1|next_sine[10]~21                                                                                                ; 1       ;
; Processor:inst1|next_sine[9]~19                                                                                                 ; 1       ;
; Processor:inst1|next_sine[8]~17                                                                                                 ; 1       ;
; Processor:inst1|next_sine[7]~15                                                                                                 ; 1       ;
; Processor:inst1|next_sine[6]~13                                                                                                 ; 1       ;
; Processor:inst1|next_sine[5]~11                                                                                                 ; 1       ;
; Processor:inst1|next_sine[5]~10                                                                                                 ; 1       ;
; Processor:inst1|next_sine[4]~9                                                                                                  ; 1       ;
; Processor:inst1|next_sine[4]~8                                                                                                  ; 1       ;
; Processor:inst1|next_sine[3]~7                                                                                                  ; 1       ;
; Processor:inst1|next_sine[3]~6                                                                                                  ; 1       ;
; Processor:inst1|next_sine[2]~5                                                                                                  ; 1       ;
; Processor:inst1|next_sine[2]~4                                                                                                  ; 1       ;
; Processor:inst1|next_sine[1]~3                                                                                                  ; 1       ;
; Processor:inst1|next_sine[1]~2                                                                                                  ; 1       ;
; Processor:inst1|next_sine[0]~1                                                                                                  ; 1       ;
; Processor:inst1|next_sine[0]~0                                                                                                  ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_7~18         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_7~17         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_7~15         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_7~13         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_7~11         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_7~9          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_7~7          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_7~5          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_7~3          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_7~1          ; 1       ;
; romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|q_a[1]                                                 ; 1       ;
; romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|q_a[2]                                                 ; 1       ;
; romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|q_a[3]                                                 ; 1       ;
; romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|q_a[4]                                                 ; 1       ;
; romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|q_a[5]                                                 ; 1       ;
; romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|q_a[6]                                                 ; 1       ;
; romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|q_a[7]                                                 ; 1       ;
; romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|q_a[0]                                                 ; 1       ;
; Processor:inst1|Add12~12                                                                                                        ; 1       ;
; Processor:inst1|Add12~11                                                                                                        ; 1       ;
; Processor:inst1|Add12~10                                                                                                        ; 1       ;
; Processor:inst1|Add12~9                                                                                                         ; 1       ;
; Processor:inst1|Add12~8                                                                                                         ; 1       ;
; Processor:inst1|Add12~7                                                                                                         ; 1       ;
; Processor:inst1|Add12~6                                                                                                         ; 1       ;
; Processor:inst1|Add12~5                                                                                                         ; 1       ;
; Processor:inst1|Add12~4                                                                                                         ; 1       ;
; Processor:inst1|Add12~3                                                                                                         ; 1       ;
; Processor:inst1|Add12~2                                                                                                         ; 1       ;
; Processor:inst1|Add12~1                                                                                                         ; 1       ;
; Processor:inst1|Add12~0                                                                                                         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~15         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~14         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~13         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~12         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~11         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~10         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~9          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~8          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~7          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~6          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~5          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~4          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~3          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~2          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_6~1          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~13         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~12         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~11         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~10         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~9          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~8          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~7          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~6          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~5          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~4          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~3          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~2          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_5~1          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~12         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~11         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~10         ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~9          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~8          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~7          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~6          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~5          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~4          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~3          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~2          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_4~1          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_3~9          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_3~8          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_3~7          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_3~6          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_3~5          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_3~4          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_3~3          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_3~2          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_3~1          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_2~7          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_2~6          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_2~5          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_2~4          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_2~3          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_2~2          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_2~1          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_1~6          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_1~5          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_1~4          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_1~3          ; 1       ;
; Processor:inst1|lpm_divide:Div0|lpm_divide_phm:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_m4f:divider|op_1~1          ; 1       ;
; Processor:inst1|Add4~13                                                                                                         ; 1       ;
; Processor:inst1|Add4~11                                                                                                         ; 1       ;
; Processor:inst1|Add4~9                                                                                                          ; 1       ;
; Processor:inst1|Add4~7                                                                                                          ; 1       ;
; Processor:inst1|Add4~5                                                                                                          ; 1       ;
; Processor:inst1|Add4~3                                                                                                          ; 1       ;
; Processor:inst1|Add4~1                                                                                                          ; 1       ;
; Processor:inst1|Add10~14                                                                                                        ; 1       ;
; Processor:inst1|Add10~13                                                                                                        ; 1       ;
; Processor:inst1|Add10~12                                                                                                        ; 1       ;
; Processor:inst1|Add10~11                                                                                                        ; 1       ;
; Processor:inst1|Add10~10                                                                                                        ; 1       ;
; Processor:inst1|Add10~9                                                                                                         ; 1       ;
; Processor:inst1|Add10~8                                                                                                         ; 1       ;
; Processor:inst1|Add10~7                                                                                                         ; 1       ;
; Processor:inst1|Add10~6                                                                                                         ; 1       ;
; Processor:inst1|Add10~5                                                                                                         ; 1       ;
; Processor:inst1|Add10~4                                                                                                         ; 1       ;
; Processor:inst1|Add10~3                                                                                                         ; 1       ;
; Processor:inst1|Add10~2                                                                                                         ; 1       ;
; Processor:inst1|Add10~1                                                                                                         ; 1       ;
; Processor:inst1|Add10~0                                                                                                         ; 1       ;
; Processor:inst1|Add2~14                                                                                                         ; 1       ;
; Processor:inst1|Add2~13                                                                                                         ; 1       ;
; Processor:inst1|Add2~12                                                                                                         ; 1       ;
; Processor:inst1|Add2~11                                                                                                         ; 1       ;
; Processor:inst1|Add2~10                                                                                                         ; 1       ;
; Processor:inst1|Add2~9                                                                                                          ; 1       ;
; Processor:inst1|Add2~8                                                                                                          ; 1       ;
; Processor:inst1|Add2~7                                                                                                          ; 1       ;
; Processor:inst1|Add2~6                                                                                                          ; 1       ;
; Processor:inst1|Add2~5                                                                                                          ; 1       ;
; Processor:inst1|Add2~4                                                                                                          ; 1       ;
; Processor:inst1|Add2~3                                                                                                          ; 1       ;
; Processor:inst1|Add2~2                                                                                                          ; 1       ;
; Processor:inst1|Add2~1                                                                                                          ; 1       ;
; Processor:inst1|Add2~0                                                                                                          ; 1       ;
; Processor:inst1|Add3~14                                                                                                         ; 1       ;
; Processor:inst1|Add3~13                                                                                                         ; 1       ;
; Processor:inst1|Add3~12                                                                                                         ; 1       ;
; Processor:inst1|Add3~11                                                                                                         ; 1       ;
; Processor:inst1|Add3~10                                                                                                         ; 1       ;
; Processor:inst1|Add3~9                                                                                                          ; 1       ;
; Processor:inst1|Add3~8                                                                                                          ; 1       ;
; Processor:inst1|Add3~7                                                                                                          ; 1       ;
; Processor:inst1|Add3~6                                                                                                          ; 1       ;
; Processor:inst1|Add3~5                                                                                                          ; 1       ;
; Processor:inst1|Add3~4                                                                                                          ; 1       ;
; Processor:inst1|Add3~3                                                                                                          ; 1       ;
; Processor:inst1|Add3~2                                                                                                          ; 1       ;
; Processor:inst1|Add3~1                                                                                                          ; 1       ;
; Processor:inst1|Add3~0                                                                                                          ; 1       ;
; Processor:inst1|Add0~14                                                                                                         ; 1       ;
; Processor:inst1|Add0~13                                                                                                         ; 1       ;
; Processor:inst1|Add0~12                                                                                                         ; 1       ;
; Processor:inst1|Add0~11                                                                                                         ; 1       ;
; Processor:inst1|Add0~10                                                                                                         ; 1       ;
; Processor:inst1|Add0~9                                                                                                          ; 1       ;
; Processor:inst1|Add0~8                                                                                                          ; 1       ;
; Processor:inst1|Add0~7                                                                                                          ; 1       ;
; Processor:inst1|Add0~6                                                                                                          ; 1       ;
; Processor:inst1|Add0~5                                                                                                          ; 1       ;
; Processor:inst1|Add0~4                                                                                                          ; 1       ;
; Processor:inst1|Add0~3                                                                                                          ; 1       ;
; Processor:inst1|Add0~2                                                                                                          ; 1       ;
; Processor:inst1|Add0~1                                                                                                          ; 1       ;
; Processor:inst1|Add1~14                                                                                                         ; 1       ;
; Processor:inst1|Add1~13                                                                                                         ; 1       ;
; Processor:inst1|Add1~12                                                                                                         ; 1       ;
; Processor:inst1|Add1~11                                                                                                         ; 1       ;
; Processor:inst1|Add1~10                                                                                                         ; 1       ;
; Processor:inst1|Add1~9                                                                                                          ; 1       ;
; Processor:inst1|Add1~8                                                                                                          ; 1       ;
; Processor:inst1|Add1~7                                                                                                          ; 1       ;
; Processor:inst1|Add1~6                                                                                                          ; 1       ;
; Processor:inst1|Add1~5                                                                                                          ; 1       ;
; Processor:inst1|Add1~4                                                                                                          ; 1       ;
; Processor:inst1|Add1~3                                                                                                          ; 1       ;
; Processor:inst1|Add1~2                                                                                                          ; 1       ;
; Processor:inst1|Add1~1                                                                                                          ; 1       ;
; Processor:inst1|Add1~0                                                                                                          ; 1       ;
; Processor:inst1|Add15~14                                                                                                        ; 1       ;
; Processor:inst1|Add15~13                                                                                                        ; 1       ;
; Processor:inst1|Add15~12                                                                                                        ; 1       ;
; Processor:inst1|Add15~11                                                                                                        ; 1       ;
; Processor:inst1|Add15~10                                                                                                        ; 1       ;
; Processor:inst1|Add15~9                                                                                                         ; 1       ;
; Processor:inst1|Add15~8                                                                                                         ; 1       ;
; Processor:inst1|Add15~7                                                                                                         ; 1       ;
; Processor:inst1|Add15~6                                                                                                         ; 1       ;
; Processor:inst1|Add15~5                                                                                                         ; 1       ;
; Processor:inst1|Add15~4                                                                                                         ; 1       ;
; Processor:inst1|Add15~3                                                                                                         ; 1       ;
; Processor:inst1|Add15~2                                                                                                         ; 1       ;
; Processor:inst1|Add15~1                                                                                                         ; 1       ;
; Processor:inst1|Add15~0                                                                                                         ; 1       ;
; Processor:inst1|Add13~14                                                                                                        ; 1       ;
; Processor:inst1|Add13~13                                                                                                        ; 1       ;
; Processor:inst1|Add13~12                                                                                                        ; 1       ;
; Processor:inst1|Add13~11                                                                                                        ; 1       ;
; Processor:inst1|Add13~10                                                                                                        ; 1       ;
; Processor:inst1|Add13~9                                                                                                         ; 1       ;
; Processor:inst1|Add13~8                                                                                                         ; 1       ;
; Processor:inst1|Add13~7                                                                                                         ; 1       ;
; Processor:inst1|Add13~6                                                                                                         ; 1       ;
; Processor:inst1|Add13~5                                                                                                         ; 1       ;
; Processor:inst1|Add13~4                                                                                                         ; 1       ;
; Processor:inst1|Add13~3                                                                                                         ; 1       ;
; Processor:inst1|Add13~2                                                                                                         ; 1       ;
; Processor:inst1|Add13~1                                                                                                         ; 1       ;
; Processor:inst1|Add13~0                                                                                                         ; 1       ;
; Processor:inst1|Add14~14                                                                                                        ; 1       ;
; Processor:inst1|Add14~13                                                                                                        ; 1       ;
; Processor:inst1|Add14~12                                                                                                        ; 1       ;
; Processor:inst1|Add14~11                                                                                                        ; 1       ;
; Processor:inst1|Add14~10                                                                                                        ; 1       ;
; Processor:inst1|Add14~9                                                                                                         ; 1       ;
; Processor:inst1|Add14~8                                                                                                         ; 1       ;
; Processor:inst1|Add14~7                                                                                                         ; 1       ;
; Processor:inst1|Add14~6                                                                                                         ; 1       ;
; Processor:inst1|Add14~5                                                                                                         ; 1       ;
; Processor:inst1|Add14~4                                                                                                         ; 1       ;
; Processor:inst1|Add14~3                                                                                                         ; 1       ;
; Processor:inst1|Add14~2                                                                                                         ; 1       ;
; Processor:inst1|Add14~1                                                                                                         ; 1       ;
; Processor:inst1|Add14~0                                                                                                         ; 1       ;
; Processor:inst1|Add9~11                                                                                                         ; 1       ;
; Processor:inst1|Add9~9                                                                                                          ; 1       ;
; Processor:inst1|Add9~7                                                                                                          ; 1       ;
; Processor:inst1|Add9~5                                                                                                          ; 1       ;
; Processor:inst1|Add9~3                                                                                                          ; 1       ;
; Processor:inst1|Add9~1                                                                                                          ; 1       ;
; Processor:inst1|sine_shifted[6]~13                                                                                              ; 1       ;
; Processor:inst1|sine_shifted[5]~11                                                                                              ; 1       ;
; Processor:inst1|sine_shifted[4]~9                                                                                               ; 1       ;
; Processor:inst1|sine_shifted[3]~7                                                                                               ; 1       ;
; Processor:inst1|sine_shifted[2]~5                                                                                               ; 1       ;
; Processor:inst1|sine_shifted[1]~3                                                                                               ; 1       ;
; Processor:inst1|sine_shifted[0]~1                                                                                               ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF           ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+----------------+----------------------+-----------------+-----------------+
; romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 1024         ; 8            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192 ; 1024                        ; 8                           ; --                          ; --                          ; 8192                ; 1    ; arbitrary.mif ; M9K_X27_Y20_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |FuncGenWithFreqSel|romm:inst|altsyncram:altsyncram_component|altsyncram_3l91:auto_generated|ALTSYNCRAM                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11111111) (377) (255) (FF)    ;(10000000) (200) (128) (80)   ;(01010101) (125) (85) (55)   ;(01000000) (100) (64) (40)   ;(00110011) (63) (51) (33)   ;(00101011) (53) (43) (2B)   ;(00100100) (44) (36) (24)   ;(00100000) (40) (32) (20)   ;
;8;(00011100) (34) (28) (1C)    ;(00011010) (32) (26) (1A)   ;(00010111) (27) (23) (17)   ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;
;16;(00001111) (17) (15) (0F)    ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;
;24;(00001010) (12) (10) (0A)    ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;
;32;(00001000) (10) (8) (08)    ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;
;40;(00000110) (6) (6) (06)    ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;48;(00000101) (5) (5) (05)    ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;56;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;64;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;72;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;80;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;88;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;96;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;104;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;112;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;120;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;128;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;136;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;144;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;152;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;160;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;168;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;176;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;184;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;192;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;200;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;208;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;216;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;224;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;232;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;240;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;248;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;256;(11111111) (377) (255) (FF)    ;(10000000) (200) (128) (80)   ;(01010101) (125) (85) (55)   ;(01000000) (100) (64) (40)   ;(00110011) (63) (51) (33)   ;(00101011) (53) (43) (2B)   ;(00100100) (44) (36) (24)   ;(00100000) (40) (32) (20)   ;
;264;(00011100) (34) (28) (1C)    ;(00011010) (32) (26) (1A)   ;(00010111) (27) (23) (17)   ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;
;272;(00001111) (17) (15) (0F)    ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;
;280;(00001010) (12) (10) (0A)    ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;
;288;(00001000) (10) (8) (08)    ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;
;296;(00000110) (6) (6) (06)    ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;304;(00000101) (5) (5) (05)    ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;312;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;320;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;328;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;336;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;344;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;352;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;360;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;368;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;376;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;384;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;392;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;400;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;408;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;416;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;424;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;432;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;440;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;448;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;456;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;464;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;472;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;480;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;488;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;496;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;504;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;512;(11111111) (377) (255) (FF)    ;(10000000) (200) (128) (80)   ;(01010101) (125) (85) (55)   ;(01000000) (100) (64) (40)   ;(00110011) (63) (51) (33)   ;(00101011) (53) (43) (2B)   ;(00100100) (44) (36) (24)   ;(00100000) (40) (32) (20)   ;
;520;(00011100) (34) (28) (1C)    ;(00011010) (32) (26) (1A)   ;(00010111) (27) (23) (17)   ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;
;528;(00001111) (17) (15) (0F)    ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;
;536;(00001010) (12) (10) (0A)    ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;
;544;(00001000) (10) (8) (08)    ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;
;552;(00000110) (6) (6) (06)    ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;560;(00000101) (5) (5) (05)    ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;568;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;576;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;584;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;592;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;600;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;608;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;616;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;624;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;632;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;640;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;648;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;656;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;664;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;672;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;680;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;688;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;696;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;704;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;712;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;720;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;728;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;736;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;744;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;752;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;760;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;768;(11111111) (377) (255) (FF)    ;(10000000) (200) (128) (80)   ;(01010101) (125) (85) (55)   ;(01000000) (100) (64) (40)   ;(00110011) (63) (51) (33)   ;(00101011) (53) (43) (2B)   ;(00100100) (44) (36) (24)   ;(00100000) (40) (32) (20)   ;
;776;(00011100) (34) (28) (1C)    ;(00011010) (32) (26) (1A)   ;(00010111) (27) (23) (17)   ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;
;784;(00001111) (17) (15) (0F)    ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;
;792;(00001010) (12) (10) (0A)    ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;
;800;(00001000) (10) (8) (08)    ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;
;808;(00000110) (6) (6) (06)    ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;816;(00000101) (5) (5) (05)    ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;824;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;832;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;840;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;848;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;856;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;864;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;872;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;880;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;888;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;896;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;904;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;912;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;920;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;928;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;936;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;944;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;952;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;960;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;968;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;976;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;984;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;992;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;1000;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;1008;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;1016;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 400 / 32,401 ( 1 % )   ;
; C16 interconnects           ; 10 / 1,326 ( < 1 % )   ;
; C4 interconnects            ; 176 / 21,816 ( < 1 % ) ;
; Direct links                ; 110 / 32,401 ( < 1 % ) ;
; Global clocks               ; 3 / 10 ( 30 % )        ;
; Local interconnects         ; 144 / 10,320 ( 1 % )   ;
; R24 interconnects           ; 1 / 1,289 ( < 1 % )    ;
; R4 interconnects            ; 142 / 28,186 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.00) ; Number of LABs  (Total = 26) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 3                            ;
; 10                                          ; 2                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 1                            ;
; 15                                          ; 7                            ;
; 16                                          ; 9                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.46) ; Number of LABs  (Total = 26) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 5                            ;
; 1 Clock                            ; 6                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.31) ; Number of LABs  (Total = 26) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 6                            ;
; 15                                           ; 4                            ;
; 16                                           ; 4                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.54) ; Number of LABs  (Total = 26) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 1                            ;
; 2                                               ; 2                            ;
; 3                                               ; 0                            ;
; 4                                               ; 3                            ;
; 5                                               ; 0                            ;
; 6                                               ; 1                            ;
; 7                                               ; 3                            ;
; 8                                               ; 4                            ;
; 9                                               ; 1                            ;
; 10                                              ; 5                            ;
; 11                                              ; 0                            ;
; 12                                              ; 2                            ;
; 13                                              ; 0                            ;
; 14                                              ; 1                            ;
; 15                                              ; 1                            ;
; 16                                              ; 1                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.88) ; Number of LABs  (Total = 26) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 3                            ;
; 7                                            ; 0                            ;
; 8                                            ; 3                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 3                            ;
; 13                                           ; 1                            ;
; 14                                           ; 2                            ;
; 15                                           ; 2                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 32        ; 0            ; 0            ; 32        ; 32        ; 0            ; 17           ; 0            ; 0            ; 15           ; 0            ; 17           ; 15           ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 32        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 32           ; 32           ; 32           ; 32           ; 32           ; 0         ; 32           ; 32           ; 0         ; 0         ; 32           ; 15           ; 32           ; 32           ; 17           ; 32           ; 15           ; 17           ; 32           ; 32           ; 32           ; 15           ; 32           ; 32           ; 32           ; 32           ; 32           ; 0         ; 32           ; 32           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; dividedClock       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; count74193[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; count74193[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; count74193[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; count74193[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; count74193[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; count74193[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; count74193[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; count74193[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; out[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; JKReset            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pl[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pl[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pl[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pl[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pl[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pl[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pl[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; preset             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pl[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 125 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                         ;
+---------------------------------+---------------------------------+-------------------+
; Source Clock(s)                 ; Destination Clock(s)            ; Delay Added in ns ;
+---------------------------------+---------------------------------+-------------------+
; clk                             ; clk                             ; 11.1              ;
; ClockDivider:inst9|7476:inst1|8 ; ClockDivider:inst9|7476:inst1|8 ; 1.9               ;
; clk                             ; clk,I/O                         ; 1.6               ;
+---------------------------------+---------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                             ;
+-------------------------------------------+-------------------------------------------+-------------------+
; Source Register                           ; Destination Register                      ; Delay Added in ns ;
+-------------------------------------------+-------------------------------------------+-------------------+
; ClockDivider:inst9|7476:inst1|8           ; ClockDivider:inst9|7476:inst1|8           ; 4.081             ;
; ClockDivider:inst9|74193:LSB|25~1         ; ClockDivider:inst9|74193:LSB|25~_emulated ; 2.700             ;
; ClockDivider:inst9|74193:LSB|24~1         ; ClockDivider:inst9|74193:LSB|24~_emulated ; 1.555             ;
; ClockDivider:inst9|74193:MSB|24~1         ; ClockDivider:inst9|74193:MSB|24~_emulated ; 1.524             ;
; ClockDivider:inst9|74193:MSB|25~1         ; ClockDivider:inst9|74193:MSB|25~_emulated ; 1.211             ;
; ClockDivider:inst9|74193:LSB|26~1         ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; preset                                    ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:MSB|23~_emulated ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; pl[7]                                     ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:MSB|25~_emulated ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; pl[5]                                     ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:MSB|26~_emulated ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; pl[4]                                     ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:MSB|24~_emulated ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; pl[6]                                     ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:LSB|23~_emulated ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:MSB|23~1         ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; pl[3]                                     ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:LSB|24~_emulated ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:MSB|26~1         ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; pl[2]                                     ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:LSB|25~_emulated ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:LSB|23~1         ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; pl[1]                                     ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; ClockDivider:inst9|74193:LSB|26~_emulated ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; pl[0]                                     ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; clk                                       ; ClockDivider:inst9|74193:MSB|23~_emulated ; 0.310             ;
; counter10:inst3|out[8]                    ; out[7]                                    ; 0.233             ;
; counter10:inst3|out[7]                    ; out[7]                                    ; 0.233             ;
; counter10:inst3|out[6]                    ; out[7]                                    ; 0.233             ;
; counter10:inst3|out[5]                    ; out[7]                                    ; 0.233             ;
; counter10:inst3|out[4]                    ; out[7]                                    ; 0.233             ;
; counter10:inst3|out[3]                    ; out[7]                                    ; 0.233             ;
; counter10:inst3|out[2]                    ; out[7]                                    ; 0.233             ;
; counter10:inst3|out[9]                    ; out[7]                                    ; 0.233             ;
+-------------------------------------------+-------------------------------------------+-------------------+
Note: This table only shows the top 35 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE6E22A7 for design "FuncGenWithFreqSel"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22A7 is compatible
    Info (176445): Device EP4CE10E22C7 is compatible
    Info (176445): Device EP4CE10E22I7 is compatible
    Info (176445): Device EP4CE6E22C7 is compatible
    Info (176445): Device EP4CE6E22I7 is compatible
    Info (176445): Device EP4CE15E22C7 is compatible
    Info (176445): Device EP4CE15E22I7 is compatible
    Info (176445): Device EP4CE22E22A7 is compatible
    Info (176445): Device EP4CE22E22C7 is compatible
    Info (176445): Device EP4CE22E22I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 32 pins of 32 total pins
    Info (169086): Pin dividedClock not assigned to an exact location on the device
    Info (169086): Pin count74193[7] not assigned to an exact location on the device
    Info (169086): Pin count74193[6] not assigned to an exact location on the device
    Info (169086): Pin count74193[5] not assigned to an exact location on the device
    Info (169086): Pin count74193[4] not assigned to an exact location on the device
    Info (169086): Pin count74193[3] not assigned to an exact location on the device
    Info (169086): Pin count74193[2] not assigned to an exact location on the device
    Info (169086): Pin count74193[1] not assigned to an exact location on the device
    Info (169086): Pin count74193[0] not assigned to an exact location on the device
    Info (169086): Pin out[7] not assigned to an exact location on the device
    Info (169086): Pin out[6] not assigned to an exact location on the device
    Info (169086): Pin out[5] not assigned to an exact location on the device
    Info (169086): Pin out[4] not assigned to an exact location on the device
    Info (169086): Pin out[3] not assigned to an exact location on the device
    Info (169086): Pin out[2] not assigned to an exact location on the device
    Info (169086): Pin out[1] not assigned to an exact location on the device
    Info (169086): Pin out[0] not assigned to an exact location on the device
    Info (169086): Pin sel[1] not assigned to an exact location on the device
    Info (169086): Pin sel[2] not assigned to an exact location on the device
    Info (169086): Pin sel[0] not assigned to an exact location on the device
    Info (169086): Pin JKReset not assigned to an exact location on the device
    Info (169086): Pin pl[6] not assigned to an exact location on the device
    Info (169086): Pin pl[5] not assigned to an exact location on the device
    Info (169086): Pin pl[4] not assigned to an exact location on the device
    Info (169086): Pin pl[3] not assigned to an exact location on the device
    Info (169086): Pin pl[2] not assigned to an exact location on the device
    Info (169086): Pin pl[1] not assigned to an exact location on the device
    Info (169086): Pin pl[0] not assigned to an exact location on the device
    Info (169086): Pin rst not assigned to an exact location on the device
    Info (169086): Pin preset not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin pl[7] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FuncGenWithFreqSel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 31 nodes
    Warning (332126): Node "inst9|and_gate|combout"
    Warning (332126): Node "inst9|MSB|23~2|datac"
    Warning (332126): Node "inst9|MSB|23~2|combout"
    Warning (332126): Node "inst9|and_gate|datac"
    Warning (332126): Node "inst9|MSB|25~2|datac"
    Warning (332126): Node "inst9|MSB|25~2|combout"
    Warning (332126): Node "inst9|MSB|21|dataa"
    Warning (332126): Node "inst9|MSB|21|combout"
    Warning (332126): Node "inst9|and_gate|datad"
    Warning (332126): Node "inst9|MSB|26~2|datac"
    Warning (332126): Node "inst9|MSB|26~2|combout"
    Warning (332126): Node "inst9|MSB|21|datab"
    Warning (332126): Node "inst9|MSB|24~2|datac"
    Warning (332126): Node "inst9|MSB|24~2|combout"
    Warning (332126): Node "inst9|MSB|21|datac"
    Warning (332126): Node "inst9|LSB|23~2|datac"
    Warning (332126): Node "inst9|LSB|23~2|combout"
    Warning (332126): Node "inst9|LSB|27|dataa"
    Warning (332126): Node "inst9|LSB|27|combout"
    Warning (332126): Node "inst9|MSB|21|datad"
    Warning (332126): Node "inst9|LSB|24~2|datac"
    Warning (332126): Node "inst9|LSB|24~2|combout"
    Warning (332126): Node "inst9|LSB|21|dataa"
    Warning (332126): Node "inst9|LSB|21|combout"
    Warning (332126): Node "inst9|LSB|27|datab"
    Warning (332126): Node "inst9|LSB|25~2|datac"
    Warning (332126): Node "inst9|LSB|25~2|combout"
    Warning (332126): Node "inst9|LSB|21|datab"
    Warning (332126): Node "inst9|LSB|26~2|datac"
    Warning (332126): Node "inst9|LSB|26~2|combout"
    Warning (332126): Node "inst9|LSB|21|datac"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: inst9|LSB|21|datad  to: inst9|LSB|26~2|combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node ClockDivider:inst9|7476:inst1|8 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ClockDivider:inst9|7476:inst1|8~0
        Info (176357): Destination node dividedClock~output
Info (176353): Automatically promoted node ClockDivider:inst9|and_gate 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ClockDivider:inst9|74193:MSB|24~2
        Info (176357): Destination node ClockDivider:inst9|74193:MSB|25~2
        Info (176357): Destination node ClockDivider:inst9|74193:MSB|26~2
        Info (176357): Destination node ClockDivider:inst9|74193:LSB|23~2
        Info (176357): Destination node ClockDivider:inst9|74193:LSB|24~2
        Info (176357): Destination node ClockDivider:inst9|74193:LSB|25~2
        Info (176357): Destination node ClockDivider:inst9|74193:LSB|26~2
        Info (176357): Destination node ClockDivider:inst9|74193:MSB|23~2
        Info (176357): Destination node ClockDivider:inst9|74193:LSB|25~1
        Info (176357): Destination node ClockDivider:inst9|74193:LSB|26~1
Info (176353): Automatically promoted node rst~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 14 input, 17 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.59 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/Daneshvar/Desktop/DLDLab/Exp3/FrequencySelector/output_files/FuncGenWithFreqSel.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4944 megabytes
    Info: Processing ended: Fri Dec 11 17:09:08 2020
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Daneshvar/Desktop/DLDLab/Exp3/FrequencySelector/output_files/FuncGenWithFreqSel.fit.smsg.


