03/26/18
Using rhea & myhdl creates serveral files see the iceriver folder.
pi@pi2-1:~/rhea/examples/build $ python ex_catboard.py 
/usr/local/lib/python2.7/dist-packages/myhdl-1.0.dev0-py2.7.egg/myhdl/conversion/_toVerilog.py:327: ToVerilogWarning: Signal is driven but not read: reset
  category=ToVerilogWarning
   moving catboard.v --> iceriver/
pi@pi2-1:~/rhea/examples/build $ ls iceriver/
build_iceriver.log  catboard.blif  catboard.txt  catboard.ys
catboard.bin        catboard.pcf   catboard.v

catboard.pcf 
# pin definitions 
set_io led[0] A9 
set_io led[1] B8 
set_io led[2] A7 
set_io led[3] B7 
set_io clock C8

catboard.v

// File: catboard.v
// Generated by MyHDL 1.0dev
// Date: Mon Mar 26 13:58:54 2018


`timescale 1ns/10ps

module catboard (
    led,
    clock
);


output [3:0] led;
reg [3:0] led;
input clock;

reg reset;
reg toggle;
reg [26:0] cnt;



always @(posedge clock) begin: CATBOARD_RTL
    if (($signed({1'b0, cnt}) == (100000000 - 1))) begin
        cnt <= 0;
        toggle <= (!toggle);
    end
    else begin
        cnt <= (cnt + 1);
    end
end


always @(toggle) begin: CATBOARD_RTL_ASSIGN
    integer ii;
    led[0] = toggle;
    led[1] = (!toggle);
    for (ii=2; ii<4; ii=ii+1) begin
        led[ii] = 0;
    end
end


always @(posedge clock) begin: CATBOARD_RTL_RESET
    reset <= (!1'b0);
end

endmodule

Then using icestrom & yosys creates the catboard.bin

pi@pi2-2:~/rhea/examples/build $ cp iceriver/catboard.bin ~/catboard_yosys/catboardex.bin


pi@pi2-2:~/catboard_yosys $ sudo ./config_cat catboardex.bin 

OK: GPIO 25 exported
OK: GPIO 17 exported
OK: GPIO 22 exported

OK: SPI driver loaded

Setting GPIO directions
out
out
in
Setting output to low
0
Reseting FPGA
0
1
Checking DONE pin
0
Continuing with configuration procedure
263+1 records in
263+1 records out
135100 bytes (135 kB, 132 KiB) copied, 0.0385385 s, 3.5 MB/s
Setting output to high
1
Checking DONE pin
1
