<html><body><samp><pre>
<!@TC:1644959845>
# Tue Feb 15 15:17:24 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-BQ95DNMF

Implementation : xo3l_verilog
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1644959845> | No constraint file specified. 
@L: C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog_scck.rpt 
See clock summary report "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1644959845> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1644959845> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1644959845> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\users\miguel estrada\documents\github\project\xo3l\verilog\commando_inicial.v:3:8:3:23:@N:MO111:@XP_MSG">commando_inicial.v(3)</a><!@TM:1644959845> | Tristate driver o_Global_Enable (in view: work.Commando_Inicial(verilog)) on net o_Global_Enable (in view: work.Commando_Inicial(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\miguel estrada\documents\github\project\xo3l\verilog\dataflow_switch.v:80:24:80:35:@N:BN115:@XP_MSG">dataflow_switch.v(80)</a><!@TM:1644959845> | Removing instance mux_lp1_dir (in view: work.DataFlow_Switch(verilog)) of type view:work.Mux_mod_1s_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\miguel estrada\documents\github\project\xo3l\verilog\dataflow_switch.v:87:24:87:35:@N:BN115:@XP_MSG">dataflow_switch.v(87)</a><!@TM:1644959845> | Removing instance mux_lp0_dir (in view: work.DataFlow_Switch(verilog)) of type view:work.Mux_mod_1s_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:142:4:142:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(142)</a><!@TM:1644959845> | Removing sequential instance hs_clk_en (in view: work.LP_HS_DELAY_CNTRL(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\lp_hs_dly_ctrl.v:142:4:142:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(142)</a><!@TM:1644959845> | Removing sequential instance hs_data_en (in view: work.LP_HS_DELAY_CNTRL(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\colorbar_gen.v:78:4:78:10:@N:BN362:@XP_MSG">colorbar_gen.v(78)</a><!@TM:1644959845> | Removing sequential instance fv (in view: work.colorbar_gen_750_850_1334_1372_8_32_40_24_8_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 174MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 174MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1644959845> | Applying syn_allowed_resources blockrams=240 on top level netlist top  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 174MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                               Requested     Requested     Clock                         Clock                   Clock
Level     Clock                                               Frequency     Period        Type                          Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              200.0 MHz     5.000         system                        system_clkgroup         0    
                                                                                                                                                     
0 -       pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     200.0 MHz     5.000         inferred                      Inferred_clkgroup_2     177  
                                                                                                                                                     
0 -       top|PIXCLK                                          200.0 MHz     5.000         inferred                      Inferred_clkgroup_0     1    
1 .         top|r_PIXCLK_derived_clock                        200.0 MHz     5.000         derived (from top|PIXCLK)     Inferred_clkgroup_0     36   
                                                                                                                                                     
0 -       oDDRx4|sclk_inferred_clock                          200.0 MHz     5.000         inferred                      Inferred_clkgroup_1     4    
                                                                                                                                                     
0 -       pll_pix2byte_RGB888_2lane|CLKOP_inferred_clock      200.0 MHz     5.000         inferred                      Inferred_clkgroup_3     3    
=====================================================================================================================================================



Clock Load Summary
***********************

                                                    Clock     Source                                                             Clock Pin                           Non-clock Pin     Non-clock Pin
Clock                                               Load      Pin                                                                Seq Example                         Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              0         -                                                                  -                                   -                 -            
                                                                                                                                                                                                    
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     177       genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOS2(EHXPLLJ)     u_DCS_Encoder.q_enable.C            -                 -            
                                                                                                                                                                                                    
top|PIXCLK                                          1         PIXCLK(port)                                                       r_PIXCLK.C                          -                 -            
top|r_PIXCLK_derived_clock                          36        r_PIXCLK.Q[0](dff)                                                 genblk4\.u_colorbar_gen.hsync.C     -                 -            
                                                                                                                                                                                                    
oDDRx4|sclk_inferred_clock                          4         u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC.CDIVX(CLKDIVC)               u_DPHY_TX_INST.u_oDDRx4.FF_0.CK     -                 -            
                                                                                                                                                                                                    
pll_pix2byte_RGB888_2lane|CLKOP_inferred_clock      3         genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOP(EHXPLLJ)      Comand.r_hs_data_en.C               -                 -            
====================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\top.v:132:0:132:6:@W:MT529:@XP_MSG">top.v(132)</a><!@TM:1644959845> | Found inferred clock top|PIXCLK which controls 1 sequential elements including r_PIXCLK. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\xo3l\oddrx4.v:81:12:81:16:@W:MT529:@XP_MSG">oddrx4.v(81)</a><!@TM:1644959845> | Found inferred clock oDDRx4|sclk_inferred_clock which controls 4 sequential elements including u_DPHY_TX_INST.u_oDDRx4.FF_3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\miguel estrada\documents\github\source\verilog\byte_packetizer.v:109:5:109:11:@W:MT529:@XP_MSG">byte_packetizer.v(109)</a><!@TM:1644959845> | Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock which controls 177 sequential elements including u_BYTE_PACKETIZER.q_WC[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\miguel estrada\documents\github\project\xo3l\verilog\commando_inicial.v:36:0:36:6:@W:MT529:@XP_MSG">commando_inicial.v(36)</a><!@TM:1644959845> | Found inferred clock pll_pix2byte_RGB888_2lane|CLKOP_inferred_clock which controls 3 sequential elements including Comand.r_lp1_out[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

4 non-gated/non-generated clock tree(s) driving 170 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
0 instances converted, 36 sequential instances remain driven by gated/generated clocks

===================================================== Non-Gated/Non-Generated Clocks =====================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance             
------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_prem.srm@|S:u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC.CDIVX@|E:u_DPHY_TX_INST.u_oDDRx4.FF_3@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC.CDIVX               CLKDIVC                4          u_DPHY_TX_INST.u_oDDRx4.FF_3
<a href="@|L:C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_prem.srm@|S:genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOS2@|E:u_DCS_Encoder.LP[1:0]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOS2     EHXPLLJ                162        u_DCS_Encoder.LP[1:0]       
<a href="@|L:C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_prem.srm@|S:genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOP@|E:Comand.r_lp1_out[0]@|F:@syn_dgcc_clockid0_4==1@|M:ClockId_0_4 @XP_NAMES_BY_PROP">ClockId_0_4</a>       genblk2\.u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOP      EHXPLLJ                3          Comand.r_lp1_out[0]         
<a href="@|L:C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_prem.srm@|S:PIXCLK@|E:r_PIXCLK@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5 @XP_NAMES_BY_PROP">ClockId_0_5</a>       PIXCLK                                                    port                   1          r_PIXCLK                    
==========================================================================================================================================
======================================================================== Gated/Generated Clocks ========================================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance                           Explanation                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_prem.srm@|S:r_PIXCLK.Q[0]@|E:genblk4\.u_colorbar_gen.linecnt[10:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       r_PIXCLK.Q[0]       dff                    36                     genblk4\.u_colorbar_gen.linecnt[10:0]     Derived clock on input (not legal for GCC)
========================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1644959845> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 176MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 15 15:17:25 2022

###########################################################]

</pre></samp></body></html>
