// Seed: 2903695194
module module_0 (
    id_1,
    access,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_0,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_25 = 1;
  supply1 id_26 = -1;
  logic id_27;
  wire id_28 = 1 ? id_10 : id_13;
  supply1 id_29 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd22,
    parameter id_3 = 32'd58,
    parameter id_5 = 32'd69
) (
    _id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  output tri1 id_2;
  input wire _id_1;
  assign id_2 = 1'b0;
  logic [7:0] id_4;
  logic [1 : -1] _id_5;
  ;
  logic [1 : id_1] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_6,
      id_6
  );
  logic [  -1 : id_3] id_8;
  logic [id_5 : id_3] id_9;
  ;
  string id_10 = "";
  wire   id_11;
  ;
endmodule
