

================================================================
== Vitis HLS Report for 'FFN_1'
================================================================
* Date:           Thu Oct  2 22:22:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.516 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  21241426|  21241426|  84.966 ms|  84.966 ms|  21241427|  21241427|  dataflow|
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%W3_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W3_vec"   --->   Operation 5 'read' 'W3_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%W2_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W2_vec"   --->   Operation 6 'read' 'W2_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%W1_vec_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1_vec"   --->   Operation 7 'read' 'W1_vec_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%res_strm = alloca i64 1" [kernel_FFN.cpp:85]   --->   Operation 8 'alloca' 'res_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln88 = call void @FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, i32 %gmem2, i64 %W1_vec_read, i64 %W2_vec_read, i64 %W3_vec_read, i32 %res_strm, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_FFN.cpp:88]   --->   Operation 9 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln88 = call void @FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc, i32 %gmem2, i64 %W1_vec_read, i64 %W2_vec_read, i64 %W3_vec_read, i32 %res_strm, i32 %ffn_input, i32 %ffn_input_44, i32 %ffn_input_45, i32 %ffn_input_46, i32 %ffn_input_47, i32 %ffn_input_48, i32 %ffn_input_49, i32 %ffn_input_50" [kernel_FFN.cpp:88]   --->   Operation 10 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln111 = call void @pull_tensor1d, i32 %res_strm, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43" [kernel_FFN.cpp:111]   --->   Operation 11 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.28>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %norm_output_43, i32 1, void @p_str"   --->   Operation 12 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %norm_output_42, i32 1, void @p_str"   --->   Operation 13 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %norm_output_41, i32 1, void @p_str"   --->   Operation 14 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %norm_output_40, i32 1, void @p_str"   --->   Operation 15 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %norm_output_39, i32 1, void @p_str"   --->   Operation 16 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %norm_output_38, i32 1, void @p_str"   --->   Operation 17 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %norm_output_37, i32 1, void @p_str"   --->   Operation 18 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %norm_output_36, i32 1, void @p_str"   --->   Operation 19 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %norm_output_35, i32 1, void @p_str"   --->   Operation 20 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %norm_output, i32 1, void @p_str"   --->   Operation 21 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %p_ZZ11llama_layerE11norm_output_15, i32 1, void @p_str"   --->   Operation 22 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %p_ZZ11llama_layerE11norm_output_14, i32 1, void @p_str"   --->   Operation 23 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %p_ZZ11llama_layerE11norm_output_13, i32 1, void @p_str"   --->   Operation 24 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %p_ZZ11llama_layerE11norm_output_12, i32 1, void @p_str"   --->   Operation 25 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %p_ZZ11llama_layerE11norm_output_11, i32 1, void @p_str"   --->   Operation 26 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specpipodepth_ln0 = specpipodepth void @_ssdm_op_SpecPipoDepth, i32 %p_ZZ11llama_layerE11norm_output_10, i32 1, void @p_str"   --->   Operation 27 'specpipodepth' 'specpipodepth_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %W3_vec, i1 1, void @p_str"   --->   Operation 28 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %W2_vec, i1 1, void @p_str"   --->   Operation 29 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %W1_vec, i1 1, void @p_str"   --->   Operation 30 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem2, i1 1, void @p_str"   --->   Operation 31 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_107"   --->   Operation 48 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @res_strm_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %res_strm, i32 %res_strm"   --->   Operation 50 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (1.28ns)   --->   "%call_ln111 = call void @pull_tensor1d, i32 %res_strm, i32 %p_ZZ11llama_layerE11norm_output_10, i32 %p_ZZ11llama_layerE11norm_output_11, i32 %p_ZZ11llama_layerE11norm_output_12, i32 %p_ZZ11llama_layerE11norm_output_13, i32 %p_ZZ11llama_layerE11norm_output_14, i32 %p_ZZ11llama_layerE11norm_output_15, i32 %norm_output, i32 %norm_output_35, i32 %norm_output_36, i32 %norm_output_37, i32 %norm_output_38, i32 %norm_output_39, i32 %norm_output_40, i32 %norm_output_41, i32 %norm_output_42, i32 %norm_output_43" [kernel_FFN.cpp:111]   --->   Operation 52 'call' 'call_ln111' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln112 = ret" [kernel_FFN.cpp:112]   --->   Operation 53 'ret' 'ret_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', kernel_FFN.cpp:111) to 'pull_tensor1d' [74]  (1.284 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
