Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.003225063,S0-C0,Frontend_Bound,21.87,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.91,
1.003225063,S0-C0,Bad_Speculation,24.44,% Slots,,,0.00,6.52,
1.003225063,S0-C0,Backend_Bound,12.86,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.52,
1.003225063,S0-C0,Bad_Speculation.Branch_Mispredicts,24.40,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,5.78,<==
1.003225063,S0-C0-T0,MUX,5.00,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.003225063,S0-C1,Frontend_Bound,24.97,% Slots,,,0.00,6.9,
1.003225063,S0-C1,Bad_Speculation,32.37,% Slots,,,0.00,6.51,
1.003225063,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.21,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.53,
1.003225063,S0-C1,Bad_Speculation.Branch_Mispredicts,32.31,% Slots,,br_misp_retired.all_branches,0.00,5.78,<==
1.003225063,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.003225063,S0-C2,Frontend_Bound,25.67,% Slots,,,0.00,6.9,
1.003225063,S0-C2,Bad_Speculation,30.51,% Slots,,,0.00,6.51,
1.003225063,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.88,% Slots,,,0.00,6.17,
1.003225063,S0-C2,Bad_Speculation.Branch_Mispredicts,30.45,% Slots,,br_misp_retired.all_branches,0.00,5.79,<==
1.003225063,S0-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.003225063,S0-C3,Frontend_Bound,21.44,% Slots,,,0.00,6.9,<==
1.003225063,S0-C3,Bad_Speculation,17.96,% Slots,,,0.00,6.5,
1.003225063,S0-C3,Backend_Bound,18.66,% Slots,,,0.00,6.5,
1.003225063,S0-C3,Bad_Speculation.Branch_Mispredicts,17.88,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.003225063,S0-C3,Backend_Bound.Core_Bound,11.33,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.5,
1.003225063,S0-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.003225063,S0-C4,Frontend_Bound,29.92,% Slots,,,0.00,6.89,
1.003225063,S0-C4,Bad_Speculation,28.92,% Slots,,,0.00,6.5,
1.003225063,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.84,% Slots,,,0.00,6.17,<==
1.003225063,S0-C4,Bad_Speculation.Branch_Mispredicts,28.67,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.003225063,S0-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.003225063,S0-C5,Bad_Speculation,12.10,% Slots,,,0.00,6.5,
1.003225063,S0-C5,Bad_Speculation.Branch_Mispredicts,12.06,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.003225063,S0-C5,Backend_Bound,45.97,% Slots,,,0.00,6.5,
1.003225063,S0-C5,Backend_Bound.Memory_Bound,14.62,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.52,
1.003225063,S0-C5,Backend_Bound.Core_Bound,31.35,% Slots,,,0.00,5.52,
1.003225063,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.32,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
1.003225063,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.92,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.0,
1.003225063,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.37,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.11,<==
1.003225063,S0-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.003225063,S0-C6,Frontend_Bound,24.64,% Slots,,,0.00,6.88,
1.003225063,S0-C6,Bad_Speculation,31.70,% Slots,,,0.00,6.49,
1.003225063,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.11,% Slots,,,0.00,6.16,
1.003225063,S0-C6,Bad_Speculation.Branch_Mispredicts,31.66,% Slots,,br_misp_retired.all_branches,0.00,6.15,<==
1.003225063,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.003225063,S0-C7,Frontend_Bound,26.40,% Slots,,,0.00,6.88,
1.003225063,S0-C7,Bad_Speculation,29.58,% Slots,,,0.00,6.49,
1.003225063,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.84,% Slots,,,0.00,6.17,
1.003225063,S0-C7,Bad_Speculation.Branch_Mispredicts,29.44,% Slots,,br_misp_retired.all_branches,0.00,6.14,<==
1.003225063,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.20,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.24,
1.003225063,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.07,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,10.54,
1.003225063,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.003225063,S1-C0,Frontend_Bound,25.48,% Slots,,,0.00,6.87,
1.003225063,S1-C0,Bad_Speculation,27.85,% Slots,,,0.00,6.48,
1.003225063,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,6.16,
1.003225063,S1-C0,Bad_Speculation.Branch_Mispredicts,27.79,% Slots,,br_misp_retired.all_branches,0.00,6.14,<==
1.003225063,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,54.88,% Core_Clocks,,,0.00,10.54,
1.003225063,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C1,Frontend_Bound,22.74,% Slots,,,0.00,6.87,
1.003225063,S1-C1,Bad_Speculation,28.65,% Slots,,,0.00,6.48,
1.003225063,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.11,% Slots,,,0.00,6.16,
1.003225063,S1-C1,Bad_Speculation.Branch_Mispredicts,28.58,% Slots,,br_misp_retired.all_branches,0.00,6.15,<==
1.003225063,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.003225063,S1-C2,Backend_Bound,48.06,% Slots,,,0.00,6.48,
1.003225063,S1-C2,Retiring,30.67,% Slots,,uops_retired.retire_slots:pp,0.00,6.3,
1.003225063,S1-C2,Backend_Bound.Memory_Bound,55.56,% Slots,,,0.00,5.51,<==
1.003225063,S1-C2,Retiring.Microcode_Sequencer,5.58,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.16,
1.003225063,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.62,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.55,
1.003225063,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
1.003225063,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.0,
1.003225063,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.003225063,S1-C3,Frontend_Bound,21.78,% Slots,,,0.00,6.87,
1.003225063,S1-C3,Bad_Speculation,26.38,% Slots,,,0.00,6.47,
1.003225063,S1-C3,Backend_Bound,13.24,% Slots,,,0.00,6.47,
1.003225063,S1-C3,Bad_Speculation.Branch_Mispredicts,26.32,% Slots,,br_misp_retired.all_branches,0.00,6.15,<==
1.003225063,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.003225063,S1-C4,Bad_Speculation,23.27,% Slots,,,0.00,6.47,
1.003225063,S1-C4,Bad_Speculation.Branch_Mispredicts,23.21,% Slots,,br_misp_retired.all_branches,0.00,6.15,<==
1.003225063,S1-C4,Backend_Bound,19.82,% Slots,,,0.00,6.47,
1.003225063,S1-C4,Backend_Bound.Memory_Bound,18.48,% Slots,,,0.00,5.5,
1.003225063,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C5,Frontend_Bound,23.34,% Slots,,,0.00,6.85,
1.003225063,S1-C5,Bad_Speculation,33.54,% Slots,,,0.00,6.46,
1.003225063,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.01,% Slots,,,0.00,6.17,
1.003225063,S1-C5,Bad_Speculation.Branch_Mispredicts,33.50,% Slots,,br_misp_retired.all_branches,0.00,6.15,<==
1.003225063,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,5.27,
1.003225063,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C6,Frontend_Bound,21.80,% Slots,,,0.00,6.85,
1.003225063,S1-C6,Bad_Speculation,27.20,% Slots,,,0.00,6.45,
1.003225063,S1-C6,Backend_Bound,15.35,% Slots,,,0.00,6.45,
1.003225063,S1-C6,Bad_Speculation.Branch_Mispredicts,27.15,% Slots,,br_misp_retired.all_branches,0.00,6.14,<==
1.003225063,S1-C6,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.5,
1.003225063,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C7,Frontend_Bound,35.04,% Slots,,,0.00,6.85,
1.003225063,S1-C7,Backend_Bound,44.51,% Slots,,,0.00,6.45,
1.003225063,S1-C7,Retiring,33.56,% Slots,,uops_retired.retire_slots:pp,0.00,6.28,
1.003225063,S1-C7,Frontend_Bound.Frontend_Latency,23.02,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.51,
1.003225063,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.29,% Slots,,,0.00,6.17,
1.003225063,S1-C7,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.5,
1.003225063,S1-C7,Backend_Bound.Core_Bound,29.12,% Slots,,,0.00,5.5,<==
1.003225063,S1-C7,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,6.15,
1.003225063,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.32,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.32,
1.003225063,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.59,% Clocks,,idq.ms_switches,0.00,5.55,
1.003225063,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.19,% Core_Clocks,,,0.00,5.24,
1.003225063,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
1.003225063,S1-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.003225063,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.003225063,S0-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.003225063,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.003225063,S1-C7-T1,MUX,5.00,%,,,0.00,100.0,
2.069939094,S0-C0,Frontend_Bound,23.66,% Slots,,,0.00,5.25,
2.069939094,S0-C0,Bad_Speculation,30.26,% Slots,,,0.00,5.25,
2.069939094,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.35,% Slots,,,0.00,5.25,
2.069939094,S0-C0,Bad_Speculation.Branch_Mispredicts,30.24,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.069939094,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.00,% Core_Clocks,,,0.00,5.25,
2.069939094,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
2.069939094,S0-C1,Frontend_Bound,23.44,% Slots,,,0.00,5.25,
2.069939094,S0-C1,Bad_Speculation,31.25,% Slots,,,0.00,5.25,
2.069939094,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.25,
2.069939094,S0-C1,Bad_Speculation.Branch_Mispredicts,31.23,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.069939094,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.069939094,S0-C2,Frontend_Bound,23.35,% Slots,,,0.00,5.25,
2.069939094,S0-C2,Bad_Speculation,30.62,% Slots,,,0.00,5.25,
2.069939094,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.25,
2.069939094,S0-C2,Bad_Speculation.Branch_Mispredicts,30.60,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.069939094,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
2.069939094,S0-C3,Frontend_Bound,23.84,% Slots,,,0.00,5.24,
2.069939094,S0-C3,Bad_Speculation,31.13,% Slots,,,0.00,5.24,
2.069939094,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.24,
2.069939094,S0-C3,Bad_Speculation.Branch_Mispredicts,31.12,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
2.069939094,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.37,% Core_Clocks,,,0.00,10.5,
2.069939094,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
2.069939094,S0-C4,Frontend_Bound,36.54,% Slots,,,0.00,5.25,
2.069939094,S0-C4,Backend_Bound,39.22,% Slots,,,0.00,5.25,
2.069939094,S0-C4,Retiring,19.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.069939094,S0-C4,Frontend_Bound.Frontend_Latency,33.93,% Slots,,rs_events.empty_end,0.00,5.25,
2.069939094,S0-C4,Backend_Bound.Memory_Bound,23.22,% Slots,,,0.00,5.25,
2.069939094,S0-C4,Backend_Bound.Core_Bound,16.00,% Slots,,,0.00,5.25,
2.069939094,S0-C4,Retiring.Microcode_Sequencer,15.12,% Slots,,idq.ms_uops,0.00,5.25,
2.069939094,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.069939094,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.31,% Clocks,,idq.ms_switches,0.00,5.25,
2.069939094,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
2.069939094,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
2.069939094,S0-C5,Frontend_Bound,23.32,% Slots,,,0.00,5.25,<==
2.069939094,S0-C5,Bad_Speculation,15.98,% Slots,,,0.00,5.25,
2.069939094,S0-C5,Backend_Bound,22.04,% Slots,,,0.00,5.25,
2.069939094,S0-C5,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.069939094,S0-C5,Backend_Bound.Core_Bound,13.32,% Slots,,,0.00,5.25,
2.069939094,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.52,% Clocks,,,0.00,5.25,
2.069939094,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
2.069939094,S0-C6,Frontend_Bound,23.83,% Slots,,,0.00,5.25,
2.069939094,S0-C6,Bad_Speculation,31.36,% Slots,,,0.00,5.25,
2.069939094,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.25,
2.069939094,S0-C6,Bad_Speculation.Branch_Mispredicts,31.34,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.069939094,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
2.069939094,S0-C7,Frontend_Bound,28.48,% Slots,,,0.00,5.25,
2.069939094,S0-C7,Backend_Bound,14.63,% Slots,,,0.00,5.25,
2.069939094,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.25,
2.069939094,S0-C7,Backend_Bound.Core_Bound,16.08,% Slots,,,0.00,5.25,
2.069939094,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.76,% Core_Clocks,,,0.00,5.25,<==
2.069939094,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.78,% Clocks,,,0.00,5.25,
2.069939094,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C0,Frontend_Bound,23.14,% Slots,,,0.00,5.25,
2.069939094,S1-C0,Bad_Speculation,31.01,% Slots,,,0.00,5.25,
2.069939094,S1-C0,Backend_Bound,10.23,% Slots,,,0.00,5.25,
2.069939094,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.25,
2.069939094,S1-C0,Bad_Speculation.Branch_Mispredicts,31.00,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.069939094,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,10.5,
2.069939094,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C1,Frontend_Bound,23.95,% Slots,,,0.00,5.25,
2.069939094,S1-C1,Bad_Speculation,31.10,% Slots,,,0.00,5.25,
2.069939094,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.29,% Slots,,,0.00,5.25,
2.069939094,S1-C1,Bad_Speculation.Branch_Mispredicts,31.08,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.069939094,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C2,Frontend_Bound,34.19,% Slots,,,0.00,5.25,
2.069939094,S1-C2,Backend_Bound,38.52,% Slots,,,0.00,5.25,<==
2.069939094,S1-C2,Retiring,20.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.069939094,S1-C2,Frontend_Bound.Frontend_Latency,25.16,% Slots,,rs_events.empty_end,0.00,5.25,
2.069939094,S1-C2,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.25,
2.069939094,S1-C2,Backend_Bound.Core_Bound,20.77,% Slots,,,0.00,5.25,
2.069939094,S1-C2,Retiring.Microcode_Sequencer,15.94,% Slots,,idq.ms_uops,0.00,5.25,
2.069939094,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.25,
2.069939094,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.069939094,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.56,% Clocks,,idq.ms_switches,0.00,5.25,
2.069939094,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
2.069939094,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.78,% Clocks,,,0.00,5.25,
2.069939094,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C3,Frontend_Bound,23.87,% Slots,,,0.00,5.25,
2.069939094,S1-C3,Bad_Speculation,29.92,% Slots,,,0.00,5.25,
2.069939094,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.85,% Slots,,,0.00,5.25,
2.069939094,S1-C3,Bad_Speculation.Branch_Mispredicts,29.90,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.069939094,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.10,% Core_Clocks,,,0.00,10.5,
2.069939094,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C4,Frontend_Bound,22.95,% Slots,,,0.00,5.25,
2.069939094,S1-C4,Bad_Speculation,29.70,% Slots,,,0.00,5.25,
2.069939094,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.25,
2.069939094,S1-C4,Bad_Speculation.Branch_Mispredicts,29.69,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.069939094,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.97,% Core_Clocks,,,0.00,5.25,
2.069939094,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C5,Frontend_Bound,23.17,% Slots,,,0.00,5.25,
2.069939094,S1-C5,Bad_Speculation,30.45,% Slots,,,0.00,5.25,
2.069939094,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.25,
2.069939094,S1-C5,Bad_Speculation.Branch_Mispredicts,30.43,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.069939094,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.85,% Core_Clocks,,,0.00,5.25,
2.069939094,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C6,Frontend_Bound,23.75,% Slots,,,0.00,5.25,
2.069939094,S1-C6,Bad_Speculation,31.18,% Slots,,,0.00,5.25,
2.069939094,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.25,
2.069939094,S1-C6,Bad_Speculation.Branch_Mispredicts,31.17,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
2.069939094,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.85,% Core_Clocks,,,0.00,5.25,
2.069939094,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C7,Frontend_Bound,34.52,% Slots,,,0.00,5.25,
2.069939094,S1-C7,Backend_Bound,42.30,% Slots,,,0.00,5.25,<==
2.069939094,S1-C7,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.069939094,S1-C7,Frontend_Bound.Frontend_Latency,25.17,% Slots,,rs_events.empty_end,0.00,5.25,
2.069939094,S1-C7,Backend_Bound.Memory_Bound,21.29,% Slots,,,0.00,5.25,
2.069939094,S1-C7,Backend_Bound.Core_Bound,21.01,% Slots,,,0.00,5.25,
2.069939094,S1-C7,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.25,
2.069939094,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.25,
2.069939094,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.069939094,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.25,
2.069939094,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
2.069939094,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.67,% Clocks,,,0.00,5.25,
2.069939094,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
2.069939094,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
2.069939094,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
2.069939094,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
2.069939094,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
2.069939094,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
2.069939094,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
2.069939094,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
2.069939094,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
2.069939094,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
2.069939094,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
2.069939094,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
3.520253605,S0-C0,Frontend_Bound,24.42,% Slots,,,0.00,5.24,
3.520253605,S0-C0,Bad_Speculation,29.79,% Slots,,,0.00,5.24,
3.520253605,S0-C0,Backend_Bound,11.40,% Slots,,,0.00,5.24,
3.520253605,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.02,% Slots,,,0.00,5.24,
3.520253605,S0-C0,Bad_Speculation.Branch_Mispredicts,29.72,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,54.49,% Core_Clocks,,,0.00,5.24,
3.520253605,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C1,Frontend_Bound,23.49,% Slots,,,0.00,5.24,
3.520253605,S0-C1,Bad_Speculation,30.71,% Slots,,,0.00,5.24,
3.520253605,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.24,
3.520253605,S0-C1,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
3.520253605,S0-C2,Frontend_Bound,23.52,% Slots,,,0.00,5.24,
3.520253605,S0-C2,Bad_Speculation,30.92,% Slots,,,0.00,5.24,
3.520253605,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.24,
3.520253605,S0-C2,Bad_Speculation.Branch_Mispredicts,30.90,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
3.520253605,S0-C3,Frontend_Bound,22.21,% Slots,,,0.00,5.24,
3.520253605,S0-C3,Bad_Speculation,28.96,% Slots,,,0.00,5.24,
3.520253605,S0-C3,Backend_Bound,17.26,% Slots,,,0.00,5.24,
3.520253605,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.24,
3.520253605,S0-C3,Bad_Speculation.Branch_Mispredicts,28.93,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S0-C3,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.24,
3.520253605,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.64,% Core_Clocks,,,0.00,10.48,
3.520253605,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C4,Frontend_Bound,23.90,% Slots,,,0.00,5.24,
3.520253605,S0-C4,Bad_Speculation,31.35,% Slots,,,0.00,5.24,
3.520253605,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.24,
3.520253605,S0-C4,Bad_Speculation.Branch_Mispredicts,31.34,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
3.520253605,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.44,% Core_Clocks,,,0.00,10.48,
3.520253605,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C5,Frontend_Bound,24.16,% Slots,,,0.00,5.24,
3.520253605,S0-C5,Bad_Speculation,30.53,% Slots,,,0.00,5.24,
3.520253605,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.24,
3.520253605,S0-C5,Bad_Speculation.Branch_Mispredicts,30.52,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.74,% Core_Clocks,,,0.00,10.48,
3.520253605,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C6,Frontend_Bound,23.51,% Slots,,,0.00,5.24,
3.520253605,S0-C6,Bad_Speculation,30.13,% Slots,,,0.00,5.24,
3.520253605,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.24,
3.520253605,S0-C6,Bad_Speculation.Branch_Mispredicts,30.11,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C7,Frontend_Bound,34.80,% Slots,,,0.00,5.23,<==
3.520253605,S0-C7,Backend_Bound,12.52,% Slots,,,0.00,5.23,
3.520253605,S0-C7,Frontend_Bound.Frontend_Latency,19.28,% Slots,,rs_events.empty_end,0.00,5.23,
3.520253605,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.38,% Slots,,,0.00,5.23,
3.520253605,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.24,
3.520253605,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
3.520253605,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.70,% Core_Clocks,,,0.00,5.24,
3.520253605,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
3.520253605,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.31,% Slots,,,0.00,5.24,
3.520253605,S1-C0,Bad_Speculation.Branch_Mispredicts,26.81,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S1-C0,Bad_Speculation,26.83,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.24,
3.520253605,S1-C0,Backend_Bound,23.42,% Slots,,,0.00,5.24,
3.520253605,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.98,% Core_Clocks,,,0.00,10.48,
3.520253605,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C1,Frontend_Bound,24.14,% Slots,,,0.00,5.24,
3.520253605,S1-C1,Bad_Speculation,31.07,% Slots,,,0.00,5.24,
3.520253605,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.41,% Slots,,,0.00,5.24,
3.520253605,S1-C1,Bad_Speculation.Branch_Mispredicts,31.05,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C2,Frontend_Bound,37.47,% Slots,,,0.00,5.24,
3.520253605,S1-C2,Backend_Bound,36.32,% Slots,,,0.00,5.24,
3.520253605,S1-C2,Retiring,18.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
3.520253605,S1-C2,Frontend_Bound.Frontend_Latency,33.22,% Slots,,rs_events.empty_end,0.00,5.24,<==
3.520253605,S1-C2,Backend_Bound.Memory_Bound,25.05,% Slots,,,0.00,5.24,
3.520253605,S1-C2,Backend_Bound.Core_Bound,11.27,% Slots,,,0.00,5.24,
3.520253605,S1-C2,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,5.24,
3.520253605,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.24,
3.520253605,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
3.520253605,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.83,% Clocks,,idq.ms_switches,0.00,5.24,
3.520253605,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
3.520253605,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C3,Frontend_Bound,32.31,% Slots,,,0.00,5.24,
3.520253605,S1-C3,Backend_Bound,42.69,% Slots,,,0.00,5.24,
3.520253605,S1-C3,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
3.520253605,S1-C3,Frontend_Bound.Frontend_Latency,30.47,% Slots,,rs_events.empty_end,0.00,5.24,
3.520253605,S1-C3,Backend_Bound.Memory_Bound,27.77,% Slots,,,0.00,5.24,
3.520253605,S1-C3,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.24,
3.520253605,S1-C3,Retiring.Microcode_Sequencer,15.63,% Slots,,idq.ms_uops,0.00,5.24,
3.520253605,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.24,
3.520253605,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
3.520253605,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.14,% Clocks,,idq.ms_switches,0.00,5.24,
3.520253605,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
3.520253605,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.24,% Clocks,,,0.00,5.24,
3.520253605,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C4,Frontend_Bound,23.20,% Slots,,,0.00,5.24,
3.520253605,S1-C4,Bad_Speculation,30.18,% Slots,,,0.00,5.24,
3.520253605,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.24,
3.520253605,S1-C4,Bad_Speculation.Branch_Mispredicts,30.16,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.13,% Core_Clocks,,,0.00,5.24,
3.520253605,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C5,Frontend_Bound,22.97,% Slots,,,0.00,5.24,
3.520253605,S1-C5,Bad_Speculation,30.53,% Slots,,,0.00,5.24,
3.520253605,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.17,% Slots,,,0.00,5.24,
3.520253605,S1-C5,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.28,% Core_Clocks,,,0.00,5.24,
3.520253605,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C6,Frontend_Bound,23.68,% Slots,,,0.00,5.24,
3.520253605,S1-C6,Bad_Speculation,30.96,% Slots,,,0.00,5.24,
3.520253605,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.24,
3.520253605,S1-C6,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.33,% Core_Clocks,,,0.00,5.24,
3.520253605,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C7,Frontend_Bound,23.90,% Slots,,,0.00,5.24,
3.520253605,S1-C7,Bad_Speculation,30.43,% Slots,,,0.00,5.24,
3.520253605,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.47,% Slots,,,0.00,5.24,
3.520253605,S1-C7,Bad_Speculation.Branch_Mispredicts,30.41,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
3.520253605,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.65,% Core_Clocks,,,0.00,5.24,
3.520253605,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
3.520253605,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
3.520253605,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
3.520253605,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
3.520253605,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
3.520253605,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
3.520253605,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
3.520253605,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
4.990250514,S0-C0,Frontend_Bound,23.63,% Slots,,,0.00,5.17,
4.990250514,S0-C0,Bad_Speculation,31.02,% Slots,,,0.00,5.17,
4.990250514,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.17,
4.990250514,S0-C0,Bad_Speculation.Branch_Mispredicts,31.00,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.02,% Core_Clocks,,,0.00,5.44,
4.990250514,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C1,Frontend_Bound,23.81,% Slots,,,0.00,5.17,
4.990250514,S0-C1,Bad_Speculation,31.39,% Slots,,,0.00,5.17,
4.990250514,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.17,
4.990250514,S0-C1,Bad_Speculation.Branch_Mispredicts,31.37,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C2,Frontend_Bound,23.80,% Slots,,,0.00,5.17,
4.990250514,S0-C2,Bad_Speculation,31.34,% Slots,,,0.00,5.17,
4.990250514,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.17,
4.990250514,S0-C2,Bad_Speculation.Branch_Mispredicts,31.33,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C3,Frontend_Bound,34.32,% Slots,,,0.00,5.17,<==
4.990250514,S0-C3,Backend_Bound,16.18,% Slots,,,0.00,5.17,
4.990250514,S0-C3,Frontend_Bound.Frontend_Latency,19.31,% Slots,,rs_events.empty_end,0.00,5.17,
4.990250514,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.39,% Slots,,,0.00,5.17,
4.990250514,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.17,
4.990250514,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.34,
4.990250514,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.99,% Core_Clocks,,,0.00,5.44,
4.990250514,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C4,Frontend_Bound,23.01,% Slots,,,0.00,5.17,
4.990250514,S0-C4,Bad_Speculation,29.33,% Slots,,,0.00,5.17,
4.990250514,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.17,
4.990250514,S0-C4,Bad_Speculation.Branch_Mispredicts,29.30,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.58,% Core_Clocks,,,0.00,10.7,
4.990250514,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C5,Frontend_Bound,23.41,% Slots,,,0.00,5.17,
4.990250514,S0-C5,Bad_Speculation,30.13,% Slots,,,0.00,5.17,
4.990250514,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.17,
4.990250514,S0-C5,Bad_Speculation.Branch_Mispredicts,30.11,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.44,% Core_Clocks,,,0.00,10.7,
4.990250514,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C6,Frontend_Bound,23.35,% Slots,,,0.00,5.17,
4.990250514,S0-C6,Bad_Speculation,30.35,% Slots,,,0.00,5.17,
4.990250514,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.17,
4.990250514,S0-C6,Bad_Speculation.Branch_Mispredicts,30.33,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C7,Backend_Bound,72.38,% Slots,,,0.00,5.17,<==
4.990250514,S0-C7,Retiring,15.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
4.990250514,S0-C7,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.17,
4.990250514,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.79,% Clocks,,idq.ms_switches,0.00,5.17,
4.990250514,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C0,Frontend_Bound,24.49,% Slots,,,0.00,5.18,
4.990250514,S1-C0,Bad_Speculation,30.08,% Slots,,,0.00,5.18,
4.990250514,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.17,
4.990250514,S1-C0,Bad_Speculation.Branch_Mispredicts,30.03,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
4.990250514,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.62,% Core_Clocks,,,0.00,10.7,
4.990250514,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
4.990250514,S1-C1,Frontend_Bound,23.78,% Slots,,,0.00,5.17,
4.990250514,S1-C1,Bad_Speculation,30.83,% Slots,,,0.00,5.17,
4.990250514,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.35,% Slots,,,0.00,5.17,
4.990250514,S1-C1,Bad_Speculation.Branch_Mispredicts,30.82,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C2,Frontend_Bound,36.55,% Slots,,,0.00,5.17,
4.990250514,S1-C2,Backend_Bound,38.35,% Slots,,,0.00,5.17,
4.990250514,S1-C2,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
4.990250514,S1-C2,Frontend_Bound.Frontend_Latency,34.08,% Slots,,rs_events.empty_end,0.00,5.17,
4.990250514,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.83,% Slots,,,0.00,5.17,
4.990250514,S1-C2,Backend_Bound.Memory_Bound,28.14,% Slots,,,0.00,5.17,<==
4.990250514,S1-C2,Backend_Bound.Core_Bound,10.21,% Slots,,,0.00,5.17,
4.990250514,S1-C2,Retiring.Microcode_Sequencer,15.17,% Slots,,idq.ms_uops,0.00,5.17,
4.990250514,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.17,
4.990250514,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
4.990250514,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.24,% Clocks,,idq.ms_switches,0.00,5.17,
4.990250514,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.66,% Core_Clocks,,,0.00,5.45,
4.990250514,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.07,% Clocks,,,0.00,5.17,
4.990250514,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C3,Frontend_Bound,34.45,% Slots,,,0.00,5.17,
4.990250514,S1-C3,Backend_Bound,40.52,% Slots,,,0.00,5.17,
4.990250514,S1-C3,Retiring,20.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
4.990250514,S1-C3,Frontend_Bound.Frontend_Latency,30.26,% Slots,,rs_events.empty_end,0.00,5.17,
4.990250514,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.23,% Slots,,,0.00,5.17,
4.990250514,S1-C3,Backend_Bound.Memory_Bound,28.20,% Slots,,,0.00,5.17,
4.990250514,S1-C3,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.17,
4.990250514,S1-C3,Retiring.Microcode_Sequencer,16.45,% Slots,,idq.ms_uops,0.00,5.17,
4.990250514,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.17,
4.990250514,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
4.990250514,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.23,% Clocks,,idq.ms_switches,0.00,5.17,
4.990250514,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.66,% Core_Clocks,,,0.00,5.44,
4.990250514,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
4.990250514,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.83,% Clocks,,,0.00,5.17,
4.990250514,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C4,Frontend_Bound,23.94,% Slots,,,0.00,5.17,
4.990250514,S1-C4,Bad_Speculation,31.33,% Slots,,,0.00,5.17,
4.990250514,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.17,
4.990250514,S1-C4,Bad_Speculation.Branch_Mispredicts,31.31,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.93,% Core_Clocks,,,0.00,5.26,
4.990250514,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C5,Frontend_Bound,23.84,% Slots,,,0.00,5.17,
4.990250514,S1-C5,Bad_Speculation,31.61,% Slots,,,0.00,5.17,
4.990250514,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.23,% Slots,,,0.00,5.17,
4.990250514,S1-C5,Bad_Speculation.Branch_Mispredicts,31.59,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.11,% Core_Clocks,,,0.00,5.26,
4.990250514,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C6,Frontend_Bound,23.03,% Slots,,,0.00,5.17,
4.990250514,S1-C6,Bad_Speculation,30.04,% Slots,,,0.00,5.17,
4.990250514,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.17,
4.990250514,S1-C6,Bad_Speculation.Branch_Mispredicts,30.02,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.89,% Core_Clocks,,,0.00,5.26,
4.990250514,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C7,Frontend_Bound,24.59,% Slots,,,0.00,5.17,
4.990250514,S1-C7,Bad_Speculation,31.95,% Slots,,,0.00,5.17,
4.990250514,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.17,
4.990250514,S1-C7,Bad_Speculation.Branch_Mispredicts,31.93,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
4.990250514,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.24,% Core_Clocks,,,0.00,5.26,
4.990250514,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
4.990250514,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
4.990250514,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
6.48389134,S0-C0,Frontend_Bound,23.68,% Slots,,,0.00,5.35,
6.48389134,S0-C0,Bad_Speculation,30.85,% Slots,,,0.00,5.35,
6.48389134,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.08,
6.48389134,S0-C0,Bad_Speculation.Branch_Mispredicts,30.83,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
6.48389134,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.19,% Core_Clocks,,,0.00,5.09,
6.48389134,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
6.48389134,S0-C1,Frontend_Bound,23.74,% Slots,,,0.00,5.35,
6.48389134,S0-C1,Bad_Speculation,30.71,% Slots,,,0.00,5.35,
6.48389134,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.54,% Slots,,,0.00,5.09,
6.48389134,S0-C1,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
6.48389134,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
6.48389134,S0-C2,Frontend_Bound,23.47,% Slots,,,0.00,5.09,
6.48389134,S0-C2,Bad_Speculation,30.77,% Slots,,,0.00,5.09,
6.48389134,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.08,
6.48389134,S0-C2,Bad_Speculation.Branch_Mispredicts,30.75,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
6.48389134,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
6.48389134,S0-C3,Frontend_Bound,44.24,% Slots,,,0.00,5.08,
6.48389134,S0-C3,Bad_Speculation,11.28,% Slots,,,0.00,5.08,
6.48389134,S0-C3,Frontend_Bound.Frontend_Latency,16.05,% Slots,,rs_events.empty_end,0.00,5.08,
6.48389134,S0-C3,Frontend_Bound.Frontend_Bandwidth,26.96,% Slots,,,0.00,5.08,
6.48389134,S0-C3,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.08,
6.48389134,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.36,
6.48389134,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
6.48389134,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.50,% Core_Clocks,,,0.00,5.08,<==
6.48389134,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
6.48389134,S0-C4,Frontend_Bound,24.43,% Slots,,,0.00,5.09,
6.48389134,S0-C4,Bad_Speculation,31.35,% Slots,,,0.00,5.09,
6.48389134,S0-C4,Backend_Bound,10.12,% Slots,,,0.00,5.09,
6.48389134,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.08,
6.48389134,S0-C4,Bad_Speculation.Branch_Mispredicts,31.33,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
6.48389134,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.00,% Core_Clocks,,,0.00,10.34,
6.48389134,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
6.48389134,S0-C5,Frontend_Bound,25.62,% Slots,,,0.00,5.09,
6.48389134,S0-C5,Bad_Speculation,31.64,% Slots,,,0.00,5.09,
6.48389134,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.76,% Slots,,,0.00,5.09,
6.48389134,S0-C5,Bad_Speculation.Branch_Mispredicts,31.61,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
6.48389134,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,56.85,% Core_Clocks,,,0.00,10.34,
6.48389134,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
6.48389134,S0-C6,Frontend_Bound,23.69,% Slots,,,0.00,5.09,
6.48389134,S0-C6,Bad_Speculation,30.71,% Slots,,,0.00,5.09,
6.48389134,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.09,
6.48389134,S0-C6,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
6.48389134,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
6.48389134,S0-C7,Frontend_Bound,23.03,% Slots,,,0.00,5.09,
6.48389134,S0-C7,Bad_Speculation,30.60,% Slots,,,0.00,5.09,
6.48389134,S0-C7,Backend_Bound,10.99,% Slots,,,0.00,5.09,
6.48389134,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.09,
6.48389134,S0-C7,Bad_Speculation.Branch_Mispredicts,30.59,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
6.48389134,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.74,% Core_Clocks,,,0.00,10.34,
6.48389134,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
6.48389134,S1-C0,Frontend_Bound,31.08,% Slots,,,0.00,5.09,<==
6.48389134,S1-C0,Bad_Speculation,19.09,% Slots,,,0.00,5.09,
6.48389134,S1-C0,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.09,
6.48389134,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.60,% Slots,,,0.00,5.09,
6.48389134,S1-C0,Bad_Speculation.Branch_Mispredicts,18.97,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.48389134,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
6.48389134,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.53,% Core_Clocks,,,0.00,5.09,
6.48389134,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.77,% Core_Clocks,,,0.00,10.34,
6.48389134,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
6.48389134,S1-C1,Frontend_Bound,23.38,% Slots,,,0.00,5.09,
6.48389134,S1-C1,Bad_Speculation,30.67,% Slots,,,0.00,5.09,
6.48389134,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.09,
6.48389134,S1-C1,Bad_Speculation.Branch_Mispredicts,30.65,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
6.48389134,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
6.48389134,S1-C2,Frontend_Bound,24.06,% Slots,,,0.00,5.08,
6.48389134,S1-C2,Bad_Speculation,30.70,% Slots,,,0.00,5.08,
6.48389134,S1-C2,Backend_Bound,10.10,% Slots,,,0.00,5.08,
6.48389134,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.08,
6.48389134,S1-C2,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
6.48389134,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.01,% Core_Clocks,,,0.00,10.34,
6.48389134,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
6.48389134,S1-C3,Frontend_Bound,36.07,% Slots,,,0.00,5.09,
6.48389134,S1-C3,Backend_Bound,38.57,% Slots,,,0.00,5.09,
6.48389134,S1-C3,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.48389134,S1-C3,Frontend_Bound.Frontend_Latency,31.00,% Slots,,rs_events.empty_end,0.00,5.09,
6.48389134,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.09,
6.48389134,S1-C3,Backend_Bound.Memory_Bound,21.83,% Slots,,,0.00,5.09,
6.48389134,S1-C3,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.09,
6.48389134,S1-C3,Retiring.Microcode_Sequencer,14.32,% Slots,,idq.ms_uops,0.00,5.36,
6.48389134,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.36,
6.48389134,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
6.48389134,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.36,
6.48389134,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.26,% Core_Clocks,,,0.00,5.08,
6.48389134,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
6.48389134,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
6.48389134,S1-C4,Frontend_Bound,23.21,% Slots,,,0.00,5.08,
6.48389134,S1-C4,Bad_Speculation,30.52,% Slots,,,0.00,5.08,
6.48389134,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.08,
6.48389134,S1-C4,Bad_Speculation.Branch_Mispredicts,30.50,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
6.48389134,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.72,% Core_Clocks,,,0.00,5.25,
6.48389134,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
6.48389134,S1-C5,Frontend_Bound,23.34,% Slots,,,0.00,5.08,
6.48389134,S1-C5,Bad_Speculation,31.10,% Slots,,,0.00,5.08,
6.48389134,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.08,
6.48389134,S1-C5,Bad_Speculation.Branch_Mispredicts,31.07,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
6.48389134,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.17,% Core_Clocks,,,0.00,5.25,
6.48389134,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
6.48389134,S1-C6,Frontend_Bound,23.31,% Slots,,,0.00,5.08,
6.48389134,S1-C6,Bad_Speculation,30.50,% Slots,,,0.00,5.08,
6.48389134,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.08,
6.48389134,S1-C6,Bad_Speculation.Branch_Mispredicts,30.48,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
6.48389134,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.49,% Core_Clocks,,,0.00,5.25,
6.48389134,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
6.48389134,S1-C7,Frontend_Bound,37.38,% Slots,,,0.00,5.09,
6.48389134,S1-C7,Backend_Bound,37.20,% Slots,,,0.00,5.09,
6.48389134,S1-C7,Retiring,19.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
6.48389134,S1-C7,Frontend_Bound.Frontend_Latency,29.52,% Slots,,rs_events.empty_end,0.00,5.09,<==
6.48389134,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.23,% Slots,,,0.00,5.09,
6.48389134,S1-C7,Backend_Bound.Memory_Bound,21.99,% Slots,,,0.00,5.09,
6.48389134,S1-C7,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.09,
6.48389134,S1-C7,Retiring.Microcode_Sequencer,15.63,% Slots,,idq.ms_uops,0.00,5.35,
6.48389134,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.36,
6.48389134,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
6.48389134,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.36,
6.48389134,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.86,% Core_Clocks,,,0.00,5.09,
6.48389134,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
6.48389134,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.16,% Clocks,,,0.00,5.36,
6.48389134,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
6.48389134,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
6.48389134,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
6.48389134,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
6.48389134,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
6.48389134,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
6.48389134,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
6.48389134,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
6.48389134,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
6.48389134,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
6.48389134,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
6.48389134,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
6.48389134,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
6.48389134,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
6.48389134,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
6.48389134,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
6.48389134,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
7.989203527,S0-C0,Frontend_Bound,23.04,% Slots,,,0.00,5.32,
7.989203527,S0-C0,Bad_Speculation,30.75,% Slots,,,0.00,5.32,
7.989203527,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.32,
7.989203527,S0-C0,Bad_Speculation.Branch_Mispredicts,30.72,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
7.989203527,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.62,% Core_Clocks,,,0.00,5.32,
7.989203527,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C1,Frontend_Bound,22.91,% Slots,,,0.00,5.32,
7.989203527,S0-C1,Bad_Speculation,29.93,% Slots,,,0.00,5.32,
7.989203527,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.85,% Slots,,,0.00,5.32,
7.989203527,S0-C1,Bad_Speculation.Branch_Mispredicts,29.91,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
7.989203527,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C2,Frontend_Bound,23.23,% Slots,,,0.00,5.32,
7.989203527,S0-C2,Bad_Speculation,30.40,% Slots,,,0.00,5.32,
7.989203527,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.32,
7.989203527,S0-C2,Bad_Speculation.Branch_Mispredicts,30.38,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
7.989203527,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C3,Frontend_Bound,37.27,% Slots,,,0.00,5.31,<==
7.989203527,S0-C3,Bad_Speculation,10.40,% Slots,,,0.00,5.31,
7.989203527,S0-C3,Backend_Bound,11.86,% Slots,,,0.00,5.31,
7.989203527,S0-C3,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.31,
7.989203527,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.91,% Slots,,,0.00,5.31,
7.989203527,S0-C3,Bad_Speculation.Branch_Mispredicts,10.04,% Slots,,br_misp_retired.all_branches,0.00,5.31,
7.989203527,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.32,
7.989203527,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
7.989203527,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.28,% Core_Clocks,,,0.00,5.32,
7.989203527,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C4,Frontend_Bound,23.70,% Slots,,,0.00,5.32,
7.989203527,S0-C4,Bad_Speculation,30.98,% Slots,,,0.00,5.32,
7.989203527,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.32,
7.989203527,S0-C4,Bad_Speculation.Branch_Mispredicts,30.95,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
7.989203527,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.58,% Core_Clocks,,,0.00,10.63,
7.989203527,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C5,Frontend_Bound,42.75,% Slots,,,0.00,5.32,<==
7.989203527,S0-C5,Bad_Speculation,14.46,% Slots,,,0.00,5.32,
7.989203527,S0-C5,Backend_Bound,10.63,% Slots,,,0.00,5.32,
7.989203527,S0-C5,Frontend_Bound.Frontend_Latency,19.16,% Slots,,rs_events.empty_end,0.00,5.31,
7.989203527,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.36,% Slots,,,0.00,5.32,
7.989203527,S0-C5,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,5.32,
7.989203527,S0-C5,Backend_Bound.Core_Bound,21.27,% Slots,,,0.00,5.06,
7.989203527,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
7.989203527,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C6,Frontend_Bound,23.96,% Slots,,,0.00,5.32,
7.989203527,S0-C6,Bad_Speculation,31.13,% Slots,,,0.00,5.32,
7.989203527,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.39,% Slots,,,0.00,5.32,
7.989203527,S0-C6,Bad_Speculation.Branch_Mispredicts,31.10,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
7.989203527,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C7,Frontend_Bound,52.84,% Slots,,,0.00,5.32,
7.989203527,S0-C7,Backend_Bound,14.28,% Slots,,,0.00,5.32,
7.989203527,S0-C7,Retiring,20.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
7.989203527,S0-C7,Frontend_Bound.Frontend_Bandwidth,35.07,% Slots,,,0.00,5.32,
7.989203527,S0-C7,Retiring.Microcode_Sequencer,16.66,% Slots,,idq.ms_uops,0.00,5.32,
7.989203527,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.89,% Clocks,,idq.ms_switches,0.00,5.32,
7.989203527,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.26,% Core_Clocks,,,0.00,5.32,<==
7.989203527,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C0,Frontend_Bound,23.81,% Slots,,,0.00,5.32,
7.989203527,S1-C0,Bad_Speculation,30.86,% Slots,,,0.00,5.32,
7.989203527,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.32,
7.989203527,S1-C0,Bad_Speculation.Branch_Mispredicts,30.85,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
7.989203527,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.34,% Core_Clocks,,,0.00,10.63,
7.989203527,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C1,Frontend_Bound,24.13,% Slots,,,0.00,5.32,
7.989203527,S1-C1,Bad_Speculation,30.05,% Slots,,,0.00,5.32,
7.989203527,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.32,
7.989203527,S1-C1,Bad_Speculation.Branch_Mispredicts,30.02,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
7.989203527,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C2,Frontend_Bound,33.47,% Slots,,,0.00,5.32,<==
7.989203527,S1-C2,Backend_Bound,13.11,% Slots,,,0.00,5.32,
7.989203527,S1-C2,Frontend_Bound.Frontend_Latency,16.62,% Slots,,rs_events.empty_end,0.00,5.32,
7.989203527,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.42,% Slots,,,0.00,5.32,
7.989203527,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.31,
7.989203527,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
7.989203527,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,81.05,% Core_Clocks,,,0.00,5.32,
7.989203527,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C3,Frontend_Bound,31.14,% Slots,,,0.00,5.32,
7.989203527,S1-C3,Backend_Bound,45.30,% Slots,,,0.00,5.32,
7.989203527,S1-C3,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
7.989203527,S1-C3,Frontend_Bound.Frontend_Latency,34.95,% Slots,,rs_events.empty_end,0.00,5.32,
7.989203527,S1-C3,Backend_Bound.Memory_Bound,36.47,% Slots,,,0.00,5.06,
7.989203527,S1-C3,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.32,
7.989203527,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.32,
7.989203527,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
7.989203527,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.46,% Clocks,,idq.ms_switches,0.00,5.32,
7.989203527,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
7.989203527,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C4,Frontend_Bound,23.67,% Slots,,,0.00,5.32,
7.989203527,S1-C4,Bad_Speculation,30.93,% Slots,,,0.00,5.32,
7.989203527,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.32,
7.989203527,S1-C4,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
7.989203527,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.10,% Core_Clocks,,,0.00,5.32,
7.989203527,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C5,Frontend_Bound,23.20,% Slots,,,0.00,5.32,
7.989203527,S1-C5,Bad_Speculation,30.47,% Slots,,,0.00,5.32,
7.989203527,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.32,
7.989203527,S1-C5,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
7.989203527,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.16,% Core_Clocks,,,0.00,5.32,
7.989203527,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C6,Frontend_Bound,23.20,% Slots,,,0.00,5.32,
7.989203527,S1-C6,Bad_Speculation,30.16,% Slots,,,0.00,5.32,
7.989203527,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.32,
7.989203527,S1-C6,Bad_Speculation.Branch_Mispredicts,30.14,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
7.989203527,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.65,% Core_Clocks,,,0.00,5.32,
7.989203527,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C7,Frontend_Bound,34.53,% Slots,,,0.00,5.32,
7.989203527,S1-C7,Backend_Bound,40.89,% Slots,,,0.00,5.32,
7.989203527,S1-C7,Retiring,19.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
7.989203527,S1-C7,Frontend_Bound.Frontend_Latency,33.30,% Slots,,rs_events.empty_end,0.00,5.32,
7.989203527,S1-C7,Backend_Bound.Memory_Bound,27.96,% Slots,,,0.00,5.06,
7.989203527,S1-C7,Backend_Bound.Core_Bound,12.93,% Slots,,,0.00,5.06,
7.989203527,S1-C7,Retiring.Microcode_Sequencer,15.40,% Slots,,idq.ms_uops,0.00,5.32,
7.989203527,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.32,
7.989203527,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
7.989203527,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.32,
7.989203527,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
7.989203527,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.06,% Clocks,,,0.00,5.31,
7.989203527,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
7.989203527,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
9.445339502,S0-C0,Frontend_Bound,22.67,% Slots,,,0.00,5.21,
9.445339502,S0-C0,Bad_Speculation,29.72,% Slots,,,0.00,5.21,
9.445339502,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.75,% Slots,,,0.00,5.21,
9.445339502,S0-C0,Bad_Speculation.Branch_Mispredicts,29.71,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.59,% Core_Clocks,,,0.00,5.22,
9.445339502,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C1,Frontend_Bound,25.22,% Slots,,,0.00,5.22,
9.445339502,S0-C1,Bad_Speculation,29.85,% Slots,,,0.00,5.22,
9.445339502,S0-C1,Backend_Bound,11.09,% Slots,,,0.00,5.22,
9.445339502,S0-C1,Bad_Speculation.Branch_Mispredicts,29.82,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
9.445339502,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C2,Frontend_Bound,23.84,% Slots,,,0.00,5.21,
9.445339502,S0-C2,Bad_Speculation,31.38,% Slots,,,0.00,5.21,
9.445339502,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.46,% Slots,,,0.00,5.21,
9.445339502,S0-C2,Bad_Speculation.Branch_Mispredicts,31.36,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C3,Frontend_Bound,40.72,% Slots,,,0.00,5.22,<==
9.445339502,S0-C3,Bad_Speculation,11.08,% Slots,,,0.00,5.22,
9.445339502,S0-C3,Frontend_Bound.Frontend_Latency,17.45,% Slots,,rs_events.empty_end,0.00,5.22,
9.445339502,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.15,% Slots,,,0.00,5.22,
9.445339502,S0-C3,Bad_Speculation.Branch_Mispredicts,10.73,% Slots,,br_misp_retired.all_branches,0.00,5.21,
9.445339502,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.22,
9.445339502,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
9.445339502,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.99,% Core_Clocks,,,0.00,5.22,
9.445339502,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C4,Frontend_Bound,23.50,% Slots,,,0.00,5.21,
9.445339502,S0-C4,Bad_Speculation,30.47,% Slots,,,0.00,5.21,
9.445339502,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.21,
9.445339502,S0-C4,Bad_Speculation.Branch_Mispredicts,30.45,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.61,% Core_Clocks,,,0.00,10.43,
9.445339502,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C5,Frontend_Bound,23.91,% Slots,,,0.00,5.21,
9.445339502,S0-C5,Bad_Speculation,31.00,% Slots,,,0.00,5.21,
9.445339502,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.21,
9.445339502,S0-C5,Bad_Speculation.Branch_Mispredicts,30.99,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,10.43,
9.445339502,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C6,Frontend_Bound,24.14,% Slots,,,0.00,5.21,
9.445339502,S0-C6,Bad_Speculation,31.44,% Slots,,,0.00,5.21,
9.445339502,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.21,
9.445339502,S0-C6,Bad_Speculation.Branch_Mispredicts,31.42,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C7,Frontend_Bound,24.61,% Slots,,,0.00,5.21,
9.445339502,S0-C7,Bad_Speculation,30.05,% Slots,,,0.00,5.21,
9.445339502,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.75,% Slots,,,0.00,5.21,
9.445339502,S0-C7,Bad_Speculation.Branch_Mispredicts,30.03,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.17,% Core_Clocks,,,0.00,10.43,
9.445339502,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C0,Frontend_Bound,30.65,% Slots,,,0.00,5.2,<==
9.445339502,S1-C0,Bad_Speculation,17.59,% Slots,,,0.00,5.2,
9.445339502,S1-C0,Backend_Bound,12.69,% Slots,,,0.00,5.2,
9.445339502,S1-C0,Frontend_Bound.Frontend_Latency,18.81,% Slots,,rs_events.empty_end,0.00,5.2,
9.445339502,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.30,% Slots,,,0.00,5.2,
9.445339502,S1-C0,Bad_Speculation.Branch_Mispredicts,17.46,% Slots,,br_misp_retired.all_branches,0.00,5.2,
9.445339502,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.445339502,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.72,% Core_Clocks,,,0.00,5.22,
9.445339502,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.26,% Core_Clocks,,,0.00,10.43,
9.445339502,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C1,Frontend_Bound,24.32,% Slots,,,0.00,5.21,
9.445339502,S1-C1,Bad_Speculation,31.25,% Slots,,,0.00,5.21,
9.445339502,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.01,% Slots,,,0.00,5.21,
9.445339502,S1-C1,Bad_Speculation.Branch_Mispredicts,31.23,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C2,Frontend_Bound,37.50,% Slots,,,0.00,5.21,
9.445339502,S1-C2,Backend_Bound,35.32,% Slots,,,0.00,5.21,
9.445339502,S1-C2,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.445339502,S1-C2,Frontend_Bound.Frontend_Latency,29.27,% Slots,,rs_events.empty_end,0.00,5.21,<==
9.445339502,S1-C2,Backend_Bound.Memory_Bound,21.96,% Slots,,,0.00,5.21,
9.445339502,S1-C2,Backend_Bound.Core_Bound,13.36,% Slots,,,0.00,5.21,
9.445339502,S1-C2,Retiring.Microcode_Sequencer,12.43,% Slots,,idq.ms_uops,0.00,5.22,
9.445339502,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.21,
9.445339502,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.445339502,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.21,
9.445339502,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
9.445339502,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.62,% Clocks,,,0.00,5.21,
9.445339502,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C3,Frontend_Bound,39.84,% Slots,,,0.00,5.21,
9.445339502,S1-C3,Backend_Bound,33.03,% Slots,,,0.00,5.21,
9.445339502,S1-C3,Retiring,19.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.445339502,S1-C3,Frontend_Bound.Frontend_Latency,27.96,% Slots,,rs_events.empty_end,0.00,5.21,<==
9.445339502,S1-C3,Backend_Bound.Memory_Bound,16.69,% Slots,,,0.00,5.21,
9.445339502,S1-C3,Backend_Bound.Core_Bound,16.34,% Slots,,,0.00,5.21,
9.445339502,S1-C3,Retiring.Microcode_Sequencer,15.54,% Slots,,idq.ms_uops,0.00,5.22,
9.445339502,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
9.445339502,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.73,% Clocks,,idq.ms_switches,0.00,5.22,
9.445339502,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
9.445339502,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C4,Frontend_Bound,23.76,% Slots,,,0.00,5.21,
9.445339502,S1-C4,Bad_Speculation,31.14,% Slots,,,0.00,5.21,
9.445339502,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.21,
9.445339502,S1-C4,Bad_Speculation.Branch_Mispredicts,31.12,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.53,% Core_Clocks,,,0.00,5.21,
9.445339502,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C5,Frontend_Bound,23.22,% Slots,,,0.00,5.21,
9.445339502,S1-C5,Bad_Speculation,30.66,% Slots,,,0.00,5.21,
9.445339502,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.21,
9.445339502,S1-C5,Bad_Speculation.Branch_Mispredicts,30.64,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.75,% Core_Clocks,,,0.00,5.21,
9.445339502,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C6,Frontend_Bound,23.43,% Slots,,,0.00,5.21,
9.445339502,S1-C6,Bad_Speculation,30.43,% Slots,,,0.00,5.21,
9.445339502,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.21,
9.445339502,S1-C6,Bad_Speculation.Branch_Mispredicts,30.41,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.29,% Core_Clocks,,,0.00,5.21,
9.445339502,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C7,Frontend_Bound,23.57,% Slots,,,0.00,5.21,
9.445339502,S1-C7,Bad_Speculation,30.89,% Slots,,,0.00,5.21,
9.445339502,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.21,
9.445339502,S1-C7,Bad_Speculation.Branch_Mispredicts,30.87,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
9.445339502,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.13,% Core_Clocks,,,0.00,5.22,
9.445339502,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
9.445339502,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
9.445339502,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
10.904696653,S0-C0,Frontend_Bound,23.31,% Slots,,,0.00,5.21,
10.904696653,S0-C0,Bad_Speculation,30.77,% Slots,,,0.00,5.21,
10.904696653,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.2,
10.904696653,S0-C0,Bad_Speculation.Branch_Mispredicts,30.75,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
10.904696653,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C1,Frontend_Bound,36.59,% Slots,,,0.00,5.2,
10.904696653,S0-C1,Backend_Bound,40.52,% Slots,,,0.00,5.2,
10.904696653,S0-C1,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
10.904696653,S0-C1,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.2,
10.904696653,S0-C1,Frontend_Bound.Frontend_Bandwidth,32.82,% Slots,,,0.00,5.2,
10.904696653,S0-C1,Backend_Bound.Memory_Bound,24.34,% Slots,,,0.00,5.2,<==
10.904696653,S0-C1,Backend_Bound.Core_Bound,16.18,% Slots,,,0.00,5.2,
10.904696653,S0-C1,Retiring.Microcode_Sequencer,11.44,% Slots,,idq.ms_uops,0.00,5.2,
10.904696653,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.21,
10.904696653,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
10.904696653,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.25,% Clocks,,idq.ms_switches,0.00,5.21,
10.904696653,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.71,% Core_Clocks,,,0.00,5.48,
10.904696653,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C2,Frontend_Bound,23.96,% Slots,,,0.00,5.2,
10.904696653,S0-C2,Bad_Speculation,31.34,% Slots,,,0.00,5.2,
10.904696653,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.2,
10.904696653,S0-C2,Bad_Speculation.Branch_Mispredicts,31.32,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
10.904696653,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C3,Frontend_Bound,34.87,% Slots,,,0.00,5.21,<==
10.904696653,S0-C3,Backend_Bound,12.61,% Slots,,,0.00,5.21,
10.904696653,S0-C3,Frontend_Bound.Frontend_Latency,19.38,% Slots,,rs_events.empty_end,0.00,5.21,
10.904696653,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.33,% Slots,,,0.00,5.21,
10.904696653,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.21,
10.904696653,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
10.904696653,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.54,% Core_Clocks,,,0.00,5.45,
10.904696653,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C4,Frontend_Bound,24.49,% Slots,,,0.00,5.2,
10.904696653,S0-C4,Bad_Speculation,31.50,% Slots,,,0.00,5.2,
10.904696653,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.80,% Slots,,,0.00,5.2,
10.904696653,S0-C4,Bad_Speculation.Branch_Mispredicts,31.48,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
10.904696653,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.92,% Core_Clocks,,,0.00,10.41,
10.904696653,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C5,Frontend_Bound,23.67,% Slots,,,0.00,5.21,
10.904696653,S0-C5,Bad_Speculation,30.62,% Slots,,,0.00,5.21,
10.904696653,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.21,
10.904696653,S0-C5,Bad_Speculation.Branch_Mispredicts,30.61,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
10.904696653,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,10.41,
10.904696653,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C6,Frontend_Bound,40.97,% Slots,,,0.00,5.2,
10.904696653,S0-C6,Backend_Bound,31.10,% Slots,,,0.00,5.2,
10.904696653,S0-C6,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
10.904696653,S0-C6,Frontend_Bound.Frontend_Latency,23.94,% Slots,,rs_events.empty_end,0.00,5.2,<==
10.904696653,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.36,% Slots,,,0.00,5.2,
10.904696653,S0-C6,Backend_Bound.Memory_Bound,12.96,% Slots,,,0.00,5.2,
10.904696653,S0-C6,Backend_Bound.Core_Bound,18.14,% Slots,,,0.00,5.2,
10.904696653,S0-C6,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.21,
10.904696653,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
10.904696653,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.53,% Clocks,,idq.ms_switches,0.00,5.21,
10.904696653,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.39,% Core_Clocks,,,0.00,5.45,
10.904696653,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
10.904696653,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
10.904696653,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C7,Frontend_Bound,23.31,% Slots,,,0.00,5.2,
10.904696653,S0-C7,Bad_Speculation,30.65,% Slots,,,0.00,5.2,
10.904696653,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.2,
10.904696653,S0-C7,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
10.904696653,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.84,% Core_Clocks,,,0.00,10.41,
10.904696653,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C0,Frontend_Bound,23.20,% Slots,,,0.00,5.2,
10.904696653,S1-C0,Bad_Speculation,29.01,% Slots,,,0.00,5.2,
10.904696653,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.2,
10.904696653,S1-C0,Bad_Speculation.Branch_Mispredicts,28.99,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
10.904696653,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.90,% Core_Clocks,,,0.00,10.41,
10.904696653,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C1,Frontend_Bound,23.02,% Slots,,,0.00,5.2,
10.904696653,S1-C1,Bad_Speculation,30.35,% Slots,,,0.00,5.2,
10.904696653,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.88,% Slots,,,0.00,5.2,
10.904696653,S1-C1,Bad_Speculation.Branch_Mispredicts,30.34,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
10.904696653,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C2,Frontend_Bound,24.24,% Slots,,,0.00,5.2,
10.904696653,S1-C2,Bad_Speculation,30.76,% Slots,,,0.00,5.2,
10.904696653,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.60,% Slots,,,0.00,5.2,
10.904696653,S1-C2,Bad_Speculation.Branch_Mispredicts,30.75,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
10.904696653,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.00,% Core_Clocks,,,0.00,10.41,
10.904696653,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C3,Frontend_Bound,45.43,% Slots,,,0.00,5.2,
10.904696653,S1-C3,Backend_Bound,28.55,% Slots,,,0.00,5.2,
10.904696653,S1-C3,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
10.904696653,S1-C3,Frontend_Bound.Frontend_Latency,28.07,% Slots,,rs_events.empty_end,0.00,5.2,<==
10.904696653,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.54,% Slots,,,0.00,5.2,
10.904696653,S1-C3,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.2,
10.904696653,S1-C3,Backend_Bound.Core_Bound,12.30,% Slots,,,0.00,5.2,
10.904696653,S1-C3,Retiring.Microcode_Sequencer,13.76,% Slots,,idq.ms_uops,0.00,5.2,
10.904696653,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.2,
10.904696653,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
10.904696653,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.2,
10.904696653,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.46,% Core_Clocks,,,0.00,5.45,
10.904696653,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C4,Frontend_Bound,23.33,% Slots,,,0.00,5.2,
10.904696653,S1-C4,Bad_Speculation,30.32,% Slots,,,0.00,5.2,
10.904696653,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.54,% Slots,,,0.00,5.2,
10.904696653,S1-C4,Bad_Speculation.Branch_Mispredicts,30.30,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
10.904696653,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.20,% Core_Clocks,,,0.00,5.21,
10.904696653,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C5,Frontend_Bound,22.97,% Slots,,,0.00,5.2,
10.904696653,S1-C5,Bad_Speculation,30.64,% Slots,,,0.00,5.2,
10.904696653,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.2,
10.904696653,S1-C5,Bad_Speculation.Branch_Mispredicts,30.62,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
10.904696653,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.21,
10.904696653,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C6,Frontend_Bound,23.42,% Slots,,,0.00,5.2,
10.904696653,S1-C6,Bad_Speculation,30.57,% Slots,,,0.00,5.2,
10.904696653,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.2,
10.904696653,S1-C6,Bad_Speculation.Branch_Mispredicts,30.55,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
10.904696653,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.51,% Core_Clocks,,,0.00,5.21,
10.904696653,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C7,Frontend_Bound,38.11,% Slots,,,0.00,5.2,
10.904696653,S1-C7,Backend_Bound,34.76,% Slots,,,0.00,5.2,
10.904696653,S1-C7,Retiring,20.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
10.904696653,S1-C7,Frontend_Bound.Frontend_Latency,25.03,% Slots,,rs_events.empty_end,0.00,5.2,<==
10.904696653,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.2,
10.904696653,S1-C7,Backend_Bound.Memory_Bound,19.02,% Slots,,,0.00,5.2,
10.904696653,S1-C7,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.2,
10.904696653,S1-C7,Retiring.Microcode_Sequencer,16.66,% Slots,,idq.ms_uops,0.00,5.2,
10.904696653,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.21,
10.904696653,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
10.904696653,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.88,% Clocks,,idq.ms_switches,0.00,5.21,
10.904696653,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.78,% Core_Clocks,,,0.00,5.46,
10.904696653,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
10.904696653,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
12.410084097,S0-C0,Frontend_Bound,23.52,% Slots,,,0.00,5.31,
12.410084097,S0-C0,Bad_Speculation,31.05,% Slots,,,0.00,5.31,
12.410084097,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.31,
12.410084097,S0-C0,Bad_Speculation.Branch_Mispredicts,31.03,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C1,Frontend_Bound,22.74,% Slots,,,0.00,5.31,
12.410084097,S0-C1,Bad_Speculation,29.29,% Slots,,,0.00,5.31,
12.410084097,S0-C1,Backend_Bound,11.57,% Slots,,,0.00,5.31,
12.410084097,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.31,
12.410084097,S0-C1,Bad_Speculation.Branch_Mispredicts,29.27,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C2,Frontend_Bound,23.05,% Slots,,,0.00,5.31,
12.410084097,S0-C2,Bad_Speculation,30.23,% Slots,,,0.00,5.31,
12.410084097,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.31,
12.410084097,S0-C2,Bad_Speculation.Branch_Mispredicts,30.21,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C3,Frontend_Bound,37.13,% Slots,,,0.00,5.32,<==
12.410084097,S0-C3,Bad_Speculation,10.39,% Slots,,,0.00,5.32,
12.410084097,S0-C3,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.31,
12.410084097,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.81,% Slots,,,0.00,5.32,
12.410084097,S0-C3,Bad_Speculation.Branch_Mispredicts,10.06,% Slots,,br_misp_retired.all_branches,0.00,5.05,
12.410084097,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.31,
12.410084097,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
12.410084097,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.93,% Core_Clocks,,,0.00,5.06,
12.410084097,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C4,Frontend_Bound,24.10,% Slots,,,0.00,5.32,
12.410084097,S0-C4,Bad_Speculation,30.05,% Slots,,,0.00,5.32,
12.410084097,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.31,
12.410084097,S0-C4,Bad_Speculation.Branch_Mispredicts,30.00,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.72,% Core_Clocks,,,0.00,10.63,
12.410084097,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C5,Frontend_Bound,24.03,% Slots,,,0.00,5.31,
12.410084097,S0-C5,Bad_Speculation,30.93,% Slots,,,0.00,5.31,
12.410084097,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.31,% Slots,,,0.00,5.31,
12.410084097,S0-C5,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.14,% Core_Clocks,,,0.00,10.63,
12.410084097,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C6,Frontend_Bound,22.56,% Slots,,,0.00,5.32,
12.410084097,S0-C6,Backend_Bound,61.51,% Slots,,,0.00,5.32,
12.410084097,S0-C6,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.410084097,S0-C6,Frontend_Bound.Frontend_Latency,39.10,% Slots,,rs_events.empty_end,0.00,5.31,
12.410084097,S0-C6,Backend_Bound.Memory_Bound,48.13,% Slots,,,0.00,5.31,
12.410084097,S0-C6,Backend_Bound.Core_Bound,13.38,% Slots,,,0.00,5.31,
12.410084097,S0-C6,Retiring.Microcode_Sequencer,12.83,% Slots,,idq.ms_uops,0.00,5.31,
12.410084097,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.31,
12.410084097,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
12.410084097,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.06,% Clocks,,idq.ms_switches,0.00,5.31,
12.410084097,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
12.410084097,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,<==
12.410084097,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
12.410084097,S0-C7,Frontend_Bound,23.59,% Slots,,,0.00,5.31,
12.410084097,S0-C7,Bad_Speculation,30.87,% Slots,,,0.00,5.31,
12.410084097,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.31,
12.410084097,S0-C7,Bad_Speculation.Branch_Mispredicts,30.85,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.58,% Core_Clocks,,,0.00,10.63,
12.410084097,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C0,Frontend_Bound,23.73,% Slots,,,0.00,5.32,
12.410084097,S1-C0,Bad_Speculation,30.62,% Slots,,,0.00,5.32,
12.410084097,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.31,
12.410084097,S1-C0,Bad_Speculation.Branch_Mispredicts,30.60,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.84,% Core_Clocks,,,0.00,10.63,
12.410084097,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C1,Frontend_Bound,23.96,% Slots,,,0.00,5.31,
12.410084097,S1-C1,Bad_Speculation,29.95,% Slots,,,0.00,5.31,
12.410084097,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.31,
12.410084097,S1-C1,Bad_Speculation.Branch_Mispredicts,29.94,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C2,Frontend_Bound,25.04,% Slots,,,0.00,5.31,
12.410084097,S1-C2,Bad_Speculation,28.35,% Slots,,,0.00,5.31,
12.410084097,S1-C2,Backend_Bound,10.73,% Slots,,,0.00,5.31,
12.410084097,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.78,% Slots,,,0.00,5.31,
12.410084097,S1-C2,Bad_Speculation.Branch_Mispredicts,25.80,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.44,% Core_Clocks,,,0.00,5.06,
12.410084097,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.63,% Core_Clocks,,,0.00,10.63,
12.410084097,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C3,Frontend_Bound,42.64,% Slots,,,0.00,5.31,
12.410084097,S1-C3,Backend_Bound,31.16,% Slots,,,0.00,5.31,
12.410084097,S1-C3,Retiring,17.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.410084097,S1-C3,Frontend_Bound.Frontend_Latency,30.04,% Slots,,rs_events.empty_end,0.00,5.31,<==
12.410084097,S1-C3,Backend_Bound.Memory_Bound,16.71,% Slots,,,0.00,5.31,
12.410084097,S1-C3,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.31,
12.410084097,S1-C3,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.31,
12.410084097,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.31,
12.410084097,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
12.410084097,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.31,
12.410084097,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.41,% Clocks,,,0.00,5.32,
12.410084097,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C4,Frontend_Bound,23.69,% Slots,,,0.00,5.31,
12.410084097,S1-C4,Bad_Speculation,30.96,% Slots,,,0.00,5.31,
12.410084097,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.31,
12.410084097,S1-C4,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.33,% Core_Clocks,,,0.00,5.32,
12.410084097,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C5,Frontend_Bound,23.40,% Slots,,,0.00,5.31,
12.410084097,S1-C5,Bad_Speculation,31.20,% Slots,,,0.00,5.31,
12.410084097,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.31,
12.410084097,S1-C5,Bad_Speculation.Branch_Mispredicts,31.18,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.75,% Core_Clocks,,,0.00,5.32,
12.410084097,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C6,Frontend_Bound,23.59,% Slots,,,0.00,5.32,
12.410084097,S1-C6,Bad_Speculation,30.95,% Slots,,,0.00,5.32,
12.410084097,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.31,
12.410084097,S1-C6,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
12.410084097,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.18,% Core_Clocks,,,0.00,5.32,
12.410084097,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C7,Frontend_Bound,29.48,% Slots,,,0.00,5.32,
12.410084097,S1-C7,Backend_Bound,18.21,% Slots,,,0.00,5.32,
12.410084097,S1-C7,Retiring,34.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.410084097,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.32,
12.410084097,S1-C7,Backend_Bound.Memory_Bound,12.62,% Slots,,,0.00,5.31,
12.410084097,S1-C7,Retiring.Microcode_Sequencer,6.26,% Slots,,idq.ms_uops,0.00,5.31,<==
12.410084097,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.83,% Clocks,,idq.ms_switches,0.00,5.31,
12.410084097,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.27,% Core_Clocks,,,0.00,5.06,
12.410084097,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
12.410084097,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
13.880170522,S0-C0,Frontend_Bound,23.69,% Slots,,,0.00,5.17,
13.880170522,S0-C0,Bad_Speculation,31.75,% Slots,,,0.00,5.17,
13.880170522,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.23,% Slots,,,0.00,5.17,
13.880170522,S0-C0,Bad_Speculation.Branch_Mispredicts,31.73,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C1,Frontend_Bound,24.15,% Slots,,,0.00,5.17,
13.880170522,S0-C1,Bad_Speculation,30.50,% Slots,,,0.00,5.17,
13.880170522,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.17,
13.880170522,S0-C1,Bad_Speculation.Branch_Mispredicts,30.45,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
13.880170522,S0-C2,Frontend_Bound,23.43,% Slots,,,0.00,5.17,
13.880170522,S0-C2,Bad_Speculation,30.81,% Slots,,,0.00,5.17,
13.880170522,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.17,
13.880170522,S0-C2,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C3,Frontend_Bound,35.73,% Slots,,,0.00,5.17,<==
13.880170522,S0-C3,Backend_Bound,12.94,% Slots,,,0.00,5.17,
13.880170522,S0-C3,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.17,
13.880170522,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.65,% Slots,,,0.00,5.17,
13.880170522,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.17,
13.880170522,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
13.880170522,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,80.04,% Core_Clocks,,,0.00,5.44,
13.880170522,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C4,Frontend_Bound,23.98,% Slots,,,0.00,5.17,
13.880170522,S0-C4,Bad_Speculation,30.78,% Slots,,,0.00,5.17,
13.880170522,S0-C4,Backend_Bound,11.72,% Slots,,,0.00,5.17,
13.880170522,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.17,
13.880170522,S0-C4,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.61,% Core_Clocks,,,0.00,10.56,
13.880170522,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C5,Frontend_Bound,23.96,% Slots,,,0.00,5.17,
13.880170522,S0-C5,Bad_Speculation,31.36,% Slots,,,0.00,5.17,
13.880170522,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.17,
13.880170522,S0-C5,Bad_Speculation.Branch_Mispredicts,31.33,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.12,% Core_Clocks,,,0.00,10.56,
13.880170522,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C6,Frontend_Bound,32.60,% Slots,,,0.00,5.17,
13.880170522,S0-C6,Backend_Bound,47.76,% Slots,,,0.00,5.17,
13.880170522,S0-C6,Retiring,20.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
13.880170522,S0-C6,Frontend_Bound.Frontend_Latency,36.54,% Slots,,rs_events.empty_end,0.00,5.17,
13.880170522,S0-C6,Backend_Bound.Memory_Bound,39.90,% Slots,,,0.00,5.17,
13.880170522,S0-C6,Retiring.Microcode_Sequencer,9.23,% Slots,,idq.ms_uops,0.00,5.17,
13.880170522,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.01,% Clocks,,,0.00,5.17,
13.880170522,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
13.880170522,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.22,% Clocks,,idq.ms_switches,0.00,5.17,
13.880170522,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
13.880170522,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C7,Frontend_Bound,24.15,% Slots,,,0.00,5.17,
13.880170522,S0-C7,Bad_Speculation,31.53,% Slots,,,0.00,5.17,
13.880170522,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.17,
13.880170522,S0-C7,Bad_Speculation.Branch_Mispredicts,31.50,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.10,% Core_Clocks,,,0.00,10.56,
13.880170522,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S1-C0,Frontend_Bound,23.69,% Slots,,,0.00,5.17,
13.880170522,S1-C0,Bad_Speculation,30.92,% Slots,,,0.00,5.17,
13.880170522,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.17,
13.880170522,S1-C0,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.70,% Core_Clocks,,,0.00,10.56,
13.880170522,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S1-C1,Frontend_Bound,22.84,% Slots,,,0.00,5.17,
13.880170522,S1-C1,Bad_Speculation,30.03,% Slots,,,0.00,5.17,
13.880170522,S1-C1,Backend_Bound,10.24,% Slots,,,0.00,5.17,
13.880170522,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.17,
13.880170522,S1-C1,Bad_Speculation.Branch_Mispredicts,30.01,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
13.880170522,S1-C2,Frontend_Bound,29.24,% Slots,,,0.00,5.17,
13.880170522,S1-C2,Backend_Bound,46.38,% Slots,,,0.00,5.17,
13.880170522,S1-C2,Retiring,20.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
13.880170522,S1-C2,Frontend_Bound.Frontend_Latency,32.05,% Slots,,rs_events.empty_end,0.00,5.17,
13.880170522,S1-C2,Backend_Bound.Memory_Bound,32.39,% Slots,,,0.00,5.17,
13.880170522,S1-C2,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.17,
13.880170522,S1-C2,Retiring.Microcode_Sequencer,14.37,% Slots,,idq.ms_uops,0.00,5.17,
13.880170522,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.17,
13.880170522,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
13.880170522,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.55,% Clocks,,idq.ms_switches,0.00,5.17,
13.880170522,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
13.880170522,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.34,% Clocks,,,0.00,5.17,
13.880170522,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S1-C3,Frontend_Bound,36.39,% Slots,,,0.00,5.17,
13.880170522,S1-C3,Backend_Bound,38.54,% Slots,,,0.00,5.17,
13.880170522,S1-C3,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
13.880170522,S1-C3,Frontend_Bound.Frontend_Latency,32.86,% Slots,,rs_events.empty_end,0.00,5.17,
13.880170522,S1-C3,Backend_Bound.Memory_Bound,22.51,% Slots,,,0.00,5.17,
13.880170522,S1-C3,Backend_Bound.Core_Bound,16.02,% Slots,,,0.00,5.17,
13.880170522,S1-C3,Retiring.Microcode_Sequencer,13.22,% Slots,,idq.ms_uops,0.00,5.16,
13.880170522,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.17,
13.880170522,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
13.880170522,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.17,
13.880170522,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,<==
13.880170522,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.06,% Clocks,,,0.00,5.17,
13.880170522,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
13.880170522,S1-C4,Frontend_Bound,23.22,% Slots,,,0.00,5.17,
13.880170522,S1-C4,Bad_Speculation,30.04,% Slots,,,0.00,5.17,
13.880170522,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.17,
13.880170522,S1-C4,Bad_Speculation.Branch_Mispredicts,30.02,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.13,% Core_Clocks,,,0.00,5.17,
13.880170522,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S1-C5,Frontend_Bound,23.32,% Slots,,,0.00,5.17,
13.880170522,S1-C5,Bad_Speculation,31.09,% Slots,,,0.00,5.17,
13.880170522,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.17,
13.880170522,S1-C5,Bad_Speculation.Branch_Mispredicts,31.07,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.88,% Core_Clocks,,,0.00,5.17,
13.880170522,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S1-C6,Frontend_Bound,23.95,% Slots,,,0.00,5.17,
13.880170522,S1-C6,Bad_Speculation,31.63,% Slots,,,0.00,5.17,
13.880170522,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.17,
13.880170522,S1-C6,Bad_Speculation.Branch_Mispredicts,31.61,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.08,% Core_Clocks,,,0.00,5.17,
13.880170522,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S1-C7,Frontend_Bound,23.48,% Slots,,,0.00,5.17,
13.880170522,S1-C7,Bad_Speculation,29.92,% Slots,,,0.00,5.17,
13.880170522,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.17,
13.880170522,S1-C7,Bad_Speculation.Branch_Mispredicts,29.89,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
13.880170522,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,5.17,
13.880170522,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
13.880170522,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
13.880170522,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
13.880170522,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
13.880170522,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
13.880170522,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
13.880170522,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
13.880170522,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
13.880170522,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
13.880170522,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
13.880170522,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
13.880170522,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
15.341365933,S0-C0,Frontend_Bound,22.41,% Slots,,,0.00,5.47,
15.341365933,S0-C0,Bad_Speculation,29.85,% Slots,,,0.00,5.47,
15.341365933,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.2,
15.341365933,S0-C0,Bad_Speculation.Branch_Mispredicts,29.83,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
15.341365933,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.32,% Core_Clocks,,,0.00,5.24,
15.341365933,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C1,Frontend_Bound,37.30,% Slots,,,0.00,5.47,
15.341365933,S0-C1,Backend_Bound,36.05,% Slots,,,0.00,5.47,
15.341365933,S0-C1,Retiring,19.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
15.341365933,S0-C1,Frontend_Bound.Frontend_Latency,36.99,% Slots,,rs_events.empty_end,0.00,5.2,<==
15.341365933,S0-C1,Backend_Bound.Memory_Bound,22.98,% Slots,,,0.00,5.2,
15.341365933,S0-C1,Backend_Bound.Core_Bound,13.07,% Slots,,,0.00,5.2,
15.341365933,S0-C1,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.2,
15.341365933,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.2,
15.341365933,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
15.341365933,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.83,% Clocks,,idq.ms_switches,0.00,5.2,
15.341365933,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
15.341365933,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C2,Frontend_Bound,22.66,% Slots,,,0.00,5.2,
15.341365933,S0-C2,Bad_Speculation,29.73,% Slots,,,0.00,5.2,
15.341365933,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.99,% Slots,,,0.00,5.2,
15.341365933,S0-C2,Bad_Speculation.Branch_Mispredicts,29.71,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
15.341365933,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C3,Frontend_Bound,27.55,% Slots,,,0.00,5.2,
15.341365933,S0-C3,Bad_Speculation,22.93,% Slots,,,0.00,5.2,
15.341365933,S0-C3,Backend_Bound,11.83,% Slots,,,0.00,5.2,
15.341365933,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.2,
15.341365933,S0-C3,Bad_Speculation.Branch_Mispredicts,22.80,% Slots,,br_misp_retired.all_branches,0.00,5.2,
15.341365933,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.86,% Core_Clocks,,,0.00,5.2,
15.341365933,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.28,% Core_Clocks,,,0.00,10.72,<==
15.341365933,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C4,Frontend_Bound,22.85,% Slots,,,0.00,5.2,
15.341365933,S0-C4,Bad_Speculation,30.15,% Slots,,,0.00,5.2,
15.341365933,S0-C4,Backend_Bound,10.52,% Slots,,,0.00,5.2,
15.341365933,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.92,% Slots,,,0.00,5.2,
15.341365933,S0-C4,Bad_Speculation.Branch_Mispredicts,30.14,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
15.341365933,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.03,% Core_Clocks,,,0.00,10.72,
15.341365933,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C5,Frontend_Bound,24.15,% Slots,,,0.00,5.2,
15.341365933,S0-C5,Bad_Speculation,31.50,% Slots,,,0.00,5.2,
15.341365933,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.13,% Slots,,,0.00,5.2,
15.341365933,S0-C5,Bad_Speculation.Branch_Mispredicts,31.48,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
15.341365933,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.44,% Core_Clocks,,,0.00,10.71,
15.341365933,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C6,Frontend_Bound,23.97,% Slots,,,0.00,5.2,
15.341365933,S0-C6,Backend_Bound,61.72,% Slots,,,0.00,5.2,
15.341365933,S0-C6,Retiring,15.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
15.341365933,S0-C6,Frontend_Bound.Frontend_Latency,33.00,% Slots,,rs_events.empty_end,0.00,5.2,
15.341365933,S0-C6,Retiring.Microcode_Sequencer,11.89,% Slots,,idq.ms_uops,0.00,5.2,
15.341365933,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.95,% Clocks,,,0.00,5.2,
15.341365933,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.69,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.48,
15.341365933,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
15.341365933,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.60,% Clocks,,idq.ms_switches,0.00,5.2,
15.341365933,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
15.341365933,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
15.341365933,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C7,Frontend_Bound,23.46,% Slots,,,0.00,5.2,
15.341365933,S0-C7,Bad_Speculation,30.75,% Slots,,,0.00,5.2,
15.341365933,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.2,
15.341365933,S0-C7,Bad_Speculation.Branch_Mispredicts,30.73,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
15.341365933,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.85,% Core_Clocks,,,0.00,10.71,
15.341365933,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C0,Frontend_Bound,23.06,% Slots,,,0.00,5.19,
15.341365933,S1-C0,Bad_Speculation,30.49,% Slots,,,0.00,5.19,
15.341365933,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.27,% Slots,,,0.00,5.19,
15.341365933,S1-C0,Bad_Speculation.Branch_Mispredicts,30.47,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
15.341365933,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.52,% Core_Clocks,,,0.00,10.71,
15.341365933,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C1,Frontend_Bound,24.01,% Slots,,,0.00,5.2,
15.341365933,S1-C1,Bad_Speculation,30.99,% Slots,,,0.00,5.2,
15.341365933,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.57,% Slots,,,0.00,5.2,
15.341365933,S1-C1,Bad_Speculation.Branch_Mispredicts,30.98,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
15.341365933,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C2,Frontend_Bound,25.04,% Slots,,,0.00,5.2,
15.341365933,S1-C2,Bad_Speculation,30.53,% Slots,,,0.00,5.2,
15.341365933,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.62,% Slots,,,0.00,5.2,
15.341365933,S1-C2,Bad_Speculation.Branch_Mispredicts,30.47,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
15.341365933,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.90,% Core_Clocks,,,0.00,10.71,
15.341365933,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C3,Frontend_Bound,35.44,% Slots,,,0.00,5.2,
15.341365933,S1-C3,Backend_Bound,40.22,% Slots,,,0.00,5.2,
15.341365933,S1-C3,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
15.341365933,S1-C3,Frontend_Bound.Frontend_Latency,34.96,% Slots,,rs_events.empty_end,0.00,5.2,
15.341365933,S1-C3,Backend_Bound.Memory_Bound,23.35,% Slots,,,0.00,5.2,
15.341365933,S1-C3,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.2,
15.341365933,S1-C3,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.2,
15.341365933,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.12,% Clocks,,,0.00,5.2,
15.341365933,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.78,% Clocks,,itlb_misses.walk_completed,0.00,5.48,
15.341365933,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
15.341365933,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.67,% Clocks,,idq.ms_switches,0.00,5.2,
15.341365933,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
15.341365933,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C4,Frontend_Bound,23.75,% Slots,,,0.00,5.2,
15.341365933,S1-C4,Bad_Speculation,30.96,% Slots,,,0.00,5.2,
15.341365933,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.2,
15.341365933,S1-C4,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
15.341365933,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.67,% Core_Clocks,,,0.00,5.47,
15.341365933,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C5,Frontend_Bound,22.81,% Slots,,,0.00,5.2,
15.341365933,S1-C5,Bad_Speculation,30.29,% Slots,,,0.00,5.2,
15.341365933,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.2,
15.341365933,S1-C5,Bad_Speculation.Branch_Mispredicts,30.27,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
15.341365933,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.83,% Core_Clocks,,,0.00,5.47,
15.341365933,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C6,Frontend_Bound,23.60,% Slots,,,0.00,5.2,
15.341365933,S1-C6,Bad_Speculation,31.18,% Slots,,,0.00,5.2,
15.341365933,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.2,
15.341365933,S1-C6,Bad_Speculation.Branch_Mispredicts,31.17,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
15.341365933,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.53,% Core_Clocks,,,0.00,5.47,
15.341365933,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C7,Frontend_Bound,32.59,% Slots,,,0.00,5.2,
15.341365933,S1-C7,Backend_Bound,41.86,% Slots,,,0.00,5.2,
15.341365933,S1-C7,Retiring,20.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
15.341365933,S1-C7,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.2,
15.341365933,S1-C7,Backend_Bound.Memory_Bound,24.12,% Slots,,,0.00,5.2,
15.341365933,S1-C7,Backend_Bound.Core_Bound,17.74,% Slots,,,0.00,5.2,
15.341365933,S1-C7,Retiring.Microcode_Sequencer,16.67,% Slots,,idq.ms_uops,0.00,5.2,
15.341365933,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.2,
15.341365933,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.88,% Clocks,,itlb_misses.walk_completed,0.00,5.48,
15.341365933,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
15.341365933,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.68,% Clocks,,idq.ms_switches,0.00,5.2,
15.341365933,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
15.341365933,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.44,% Clocks,,,0.00,5.32,
15.341365933,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
15.341365933,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
15.341365933,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
16.849118901,S0-C0,Frontend_Bound,26.65,% Slots,,,0.00,5.04,
16.849118901,S0-C0,Backend_Bound,37.30,% Slots,,,0.00,5.04,<==
16.849118901,S0-C0,Retiring,28.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
16.849118901,S0-C0,Frontend_Bound.Frontend_Latency,22.61,% Slots,,rs_events.empty_end,0.00,5.04,
16.849118901,S0-C0,Backend_Bound.Memory_Bound,16.82,% Slots,,,0.00,5.04,
16.849118901,S0-C0,Backend_Bound.Core_Bound,20.48,% Slots,,,0.00,5.04,
16.849118901,S0-C0,Retiring.Microcode_Sequencer,9.97,% Slots,,idq.ms_uops,0.00,5.3,
16.849118901,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
16.849118901,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.70,% Clocks,,idq.ms_switches,0.00,5.31,
16.849118901,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
16.849118901,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.23,% Clocks,,,0.00,5.11,
16.849118901,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C1,Frontend_Bound,36.25,% Slots,,,0.00,5.04,<==
16.849118901,S0-C1,Bad_Speculation,10.66,% Slots,,,0.00,5.04,
16.849118901,S0-C1,Backend_Bound,13.24,% Slots,,,0.00,5.04,
16.849118901,S0-C1,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.04,
16.849118901,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.78,% Slots,,,0.00,5.04,
16.849118901,S0-C1,Bad_Speculation.Branch_Mispredicts,10.33,% Slots,,br_misp_retired.all_branches,0.00,5.04,
16.849118901,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.3,
16.849118901,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
16.849118901,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.63,% Core_Clocks,,,0.00,5.31,
16.849118901,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C2,Frontend_Bound,23.58,% Slots,,,0.00,5.04,
16.849118901,S0-C2,Bad_Speculation,30.94,% Slots,,,0.00,5.04,
16.849118901,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.04,
16.849118901,S0-C2,Bad_Speculation.Branch_Mispredicts,30.93,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
16.849118901,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C3,Frontend_Bound,23.16,% Slots,,,0.00,5.04,
16.849118901,S0-C3,Bad_Speculation,29.77,% Slots,,,0.00,5.04,
16.849118901,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.04,
16.849118901,S0-C3,Bad_Speculation.Branch_Mispredicts,29.75,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
16.849118901,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.81,% Core_Clocks,,,0.00,10.58,
16.849118901,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C4,Frontend_Bound,22.44,% Slots,,,0.00,5.04,
16.849118901,S0-C4,Bad_Speculation,29.77,% Slots,,,0.00,5.04,
16.849118901,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.17,% Slots,,,0.00,5.04,
16.849118901,S0-C4,Bad_Speculation.Branch_Mispredicts,29.75,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
16.849118901,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.99,% Core_Clocks,,,0.00,10.58,
16.849118901,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C5,Frontend_Bound,23.60,% Slots,,,0.00,5.04,
16.849118901,S0-C5,Bad_Speculation,30.59,% Slots,,,0.00,5.04,
16.849118901,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.04,
16.849118901,S0-C5,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
16.849118901,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.48,% Core_Clocks,,,0.00,10.58,
16.849118901,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C6,Frontend_Bound,44.58,% Slots,,,0.00,5.04,
16.849118901,S0-C6,Backend_Bound,32.31,% Slots,,,0.00,5.04,
16.849118901,S0-C6,Retiring,15.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.849118901,S0-C6,Frontend_Bound.Frontend_Latency,29.29,% Slots,,rs_events.empty_end,0.00,5.04,
16.849118901,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.99,% Slots,,,0.00,5.04,
16.849118901,S0-C6,Backend_Bound.Memory_Bound,18.45,% Slots,,,0.00,5.04,
16.849118901,S0-C6,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.04,
16.849118901,S0-C6,Retiring.Microcode_Sequencer,9.72,% Slots,,idq.ms_uops,0.00,5.31,
16.849118901,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.28,% Clocks,,,0.00,5.31,
16.849118901,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
16.849118901,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.14,% Clocks,,idq.ms_switches,0.00,5.31,
16.849118901,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.64,% Core_Clocks,,,0.00,5.31,
16.849118901,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
16.849118901,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C7,Frontend_Bound,23.12,% Slots,,,0.00,5.04,
16.849118901,S0-C7,Bad_Speculation,30.44,% Slots,,,0.00,5.04,
16.849118901,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.50,% Slots,,,0.00,5.04,
16.849118901,S0-C7,Bad_Speculation.Branch_Mispredicts,30.42,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
16.849118901,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.65,% Core_Clocks,,,0.00,10.59,
16.849118901,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C0,Frontend_Bound,23.34,% Slots,,,0.00,5.04,
16.849118901,S1-C0,Bad_Speculation,29.91,% Slots,,,0.00,5.04,
16.849118901,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.04,
16.849118901,S1-C0,Bad_Speculation.Branch_Mispredicts,29.90,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
16.849118901,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.58,% Core_Clocks,,,0.00,10.59,
16.849118901,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C1,Frontend_Bound,24.17,% Slots,,,0.00,5.04,
16.849118901,S1-C1,Bad_Speculation,30.11,% Slots,,,0.00,5.04,
16.849118901,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.04,
16.849118901,S1-C1,Bad_Speculation.Branch_Mispredicts,30.10,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
16.849118901,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C2,Frontend_Bound,33.35,% Slots,,,0.00,5.04,
16.849118901,S1-C2,Backend_Bound,39.52,% Slots,,,0.00,5.04,<==
16.849118901,S1-C2,Retiring,19.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
16.849118901,S1-C2,Frontend_Bound.Frontend_Latency,26.66,% Slots,,rs_events.empty_end,0.00,5.04,
16.849118901,S1-C2,Backend_Bound.Memory_Bound,19.38,% Slots,,,0.00,5.04,
16.849118901,S1-C2,Backend_Bound.Core_Bound,20.14,% Slots,,,0.00,5.04,
16.849118901,S1-C2,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.3,
16.849118901,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
16.849118901,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.16,% Clocks,,idq.ms_switches,0.00,5.31,
16.849118901,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
16.849118901,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.76,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.31,
16.849118901,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C3,Frontend_Bound,38.28,% Slots,,,0.00,5.04,
16.849118901,S1-C3,Backend_Bound,36.32,% Slots,,,0.00,5.04,
16.849118901,S1-C3,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
16.849118901,S1-C3,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.04,<==
16.849118901,S1-C3,Backend_Bound.Core_Bound,26.67,% Slots,,,0.00,5.04,
16.849118901,S1-C3,Retiring.Microcode_Sequencer,12.41,% Slots,,idq.ms_uops,0.00,5.31,
16.849118901,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.31,
16.849118901,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
16.849118901,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.32,% Clocks,,idq.ms_switches,0.00,5.31,
16.849118901,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C4,Frontend_Bound,23.66,% Slots,,,0.00,5.04,
16.849118901,S1-C4,Bad_Speculation,30.90,% Slots,,,0.00,5.04,
16.849118901,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.04,
16.849118901,S1-C4,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
16.849118901,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.29,% Core_Clocks,,,0.00,5.28,
16.849118901,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C5,Frontend_Bound,22.37,% Slots,,,0.00,5.04,
16.849118901,S1-C5,Bad_Speculation,29.58,% Slots,,,0.00,5.04,
16.849118901,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.04,
16.849118901,S1-C5,Bad_Speculation.Branch_Mispredicts,29.55,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
16.849118901,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.15,% Core_Clocks,,,0.00,5.28,
16.849118901,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C6,Frontend_Bound,23.14,% Slots,,,0.00,5.04,
16.849118901,S1-C6,Bad_Speculation,30.38,% Slots,,,0.00,5.04,
16.849118901,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.04,
16.849118901,S1-C6,Bad_Speculation.Branch_Mispredicts,30.36,% Slots,,br_misp_retired.all_branches,0.00,5.04,<==
16.849118901,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.67,% Core_Clocks,,,0.00,5.28,
16.849118901,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C7,Frontend_Bound,30.24,% Slots,,,0.00,5.05,<==
16.849118901,S1-C7,Backend_Bound,26.69,% Slots,,,0.00,5.05,
16.849118901,S1-C7,Frontend_Bound.Frontend_Latency,15.15,% Slots,,rs_events.empty_end,0.00,5.05,
16.849118901,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.05,
16.849118901,S1-C7,Backend_Bound.Core_Bound,18.97,% Slots,,,0.00,5.05,
16.849118901,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.31,
16.849118901,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
16.849118901,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.59,% Core_Clocks,,,0.00,5.31,
16.849118901,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
16.849118901,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
18.245589394,S0-C0,Frontend_Bound,22.81,% Slots,,,0.00,5.45,
18.245589394,S0-C0,Bad_Speculation,29.62,% Slots,,,0.00,5.45,
18.245589394,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.16,
18.245589394,S0-C0,Bad_Speculation.Branch_Mispredicts,29.60,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.89,% Core_Clocks,,,0.00,5.15,
18.245589394,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C1,Frontend_Bound,29.80,% Slots,,,0.00,5.45,
18.245589394,S0-C1,Backend_Bound,39.59,% Slots,,,0.00,5.45,
18.245589394,S0-C1,Retiring,23.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.245589394,S0-C1,Frontend_Bound.Frontend_Latency,36.73,% Slots,,rs_events.empty_end,0.00,5.16,
18.245589394,S0-C1,Backend_Bound.Memory_Bound,37.18,% Slots,,,0.00,5.16,
18.245589394,S0-C1,Retiring.Microcode_Sequencer,10.80,% Slots,,idq.ms_uops,0.00,5.15,
18.245589394,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.39,
18.245589394,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.89,
18.245589394,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.59,% Clocks,,idq.ms_switches,0.00,5.37,
18.245589394,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
18.245589394,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
18.245589394,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C2,Frontend_Bound,23.65,% Slots,,,0.00,5.16,
18.245589394,S0-C2,Bad_Speculation,30.96,% Slots,,,0.00,5.16,
18.245589394,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.16,
18.245589394,S0-C2,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C3,Frontend_Bound,23.61,% Slots,,,0.00,5.16,
18.245589394,S0-C3,Bad_Speculation,30.66,% Slots,,,0.00,5.16,
18.245589394,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.16,
18.245589394,S0-C3,Bad_Speculation.Branch_Mispredicts,30.64,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.08,% Core_Clocks,,,0.00,10.31,
18.245589394,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C4,Frontend_Bound,25.75,% Slots,,,0.00,5.16,
18.245589394,S0-C4,Bad_Speculation,31.55,% Slots,,,0.00,5.16,
18.245589394,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.52,% Slots,,,0.00,5.16,
18.245589394,S0-C4,Bad_Speculation.Branch_Mispredicts,31.51,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.34,% Core_Clocks,,,0.00,10.31,
18.245589394,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C5,Frontend_Bound,24.13,% Slots,,,0.00,5.16,
18.245589394,S0-C5,Bad_Speculation,30.91,% Slots,,,0.00,5.16,
18.245589394,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.16,
18.245589394,S0-C5,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.45,% Core_Clocks,,,0.00,10.31,
18.245589394,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C6,Frontend_Bound,36.50,% Slots,,,0.00,5.16,<==
18.245589394,S0-C6,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.16,
18.245589394,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.35,% Slots,,,0.00,5.16,
18.245589394,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.39,
18.245589394,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
18.245589394,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.09,% Core_Clocks,,,0.00,5.15,
18.245589394,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C7,Frontend_Bound,23.10,% Slots,,,0.00,5.16,
18.245589394,S0-C7,Bad_Speculation,30.27,% Slots,,,0.00,5.16,
18.245589394,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.16,
18.245589394,S0-C7,Bad_Speculation.Branch_Mispredicts,30.24,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.34,% Core_Clocks,,,0.00,10.31,
18.245589394,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C0,Frontend_Bound,23.78,% Slots,,,0.00,5.16,
18.245589394,S1-C0,Bad_Speculation,30.61,% Slots,,,0.00,5.16,
18.245589394,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.16,
18.245589394,S1-C0,Bad_Speculation.Branch_Mispredicts,30.60,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.54,% Core_Clocks,,,0.00,10.31,
18.245589394,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C1,Frontend_Bound,23.83,% Slots,,,0.00,5.16,
18.245589394,S1-C1,Bad_Speculation,30.98,% Slots,,,0.00,5.16,
18.245589394,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.16,
18.245589394,S1-C1,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C2,Frontend_Bound,31.58,% Slots,,,0.00,5.16,
18.245589394,S1-C2,Backend_Bound,46.00,% Slots,,,0.00,5.16,
18.245589394,S1-C2,Retiring,19.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
18.245589394,S1-C2,Frontend_Bound.Frontend_Latency,40.15,% Slots,,rs_events.empty_end,0.00,5.15,
18.245589394,S1-C2,Backend_Bound.Memory_Bound,19.92,% Slots,,,0.00,5.15,
18.245589394,S1-C2,Backend_Bound.Core_Bound,26.08,% Slots,,,0.00,5.15,
18.245589394,S1-C2,Retiring.Microcode_Sequencer,16.06,% Slots,,idq.ms_uops,0.00,5.45,
18.245589394,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.4,
18.245589394,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
18.245589394,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.38,
18.245589394,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
18.245589394,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.27,% Clocks,,,0.00,5.33,<==
18.245589394,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C3,Frontend_Bound,36.00,% Slots,,,0.00,5.16,
18.245589394,S1-C3,Backend_Bound,40.16,% Slots,,,0.00,5.16,
18.245589394,S1-C3,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
18.245589394,S1-C3,Frontend_Bound.Frontend_Latency,37.65,% Slots,,rs_events.empty_end,0.00,5.16,
18.245589394,S1-C3,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.16,
18.245589394,S1-C3,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.16,
18.245589394,S1-C3,Retiring.Microcode_Sequencer,14.91,% Slots,,idq.ms_uops,0.00,5.44,
18.245589394,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.4,
18.245589394,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
18.245589394,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.37,
18.245589394,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
18.245589394,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C4,Frontend_Bound,23.73,% Slots,,,0.00,5.16,
18.245589394,S1-C4,Bad_Speculation,30.91,% Slots,,,0.00,5.16,
18.245589394,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.16,
18.245589394,S1-C4,Bad_Speculation.Branch_Mispredicts,30.89,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.53,% Core_Clocks,,,0.00,5.16,
18.245589394,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C5,Frontend_Bound,23.15,% Slots,,,0.00,5.16,
18.245589394,S1-C5,Bad_Speculation,31.06,% Slots,,,0.00,5.16,
18.245589394,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.16,
18.245589394,S1-C5,Bad_Speculation.Branch_Mispredicts,31.04,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.23,% Core_Clocks,,,0.00,5.16,
18.245589394,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C6,Frontend_Bound,23.46,% Slots,,,0.00,5.16,
18.245589394,S1-C6,Bad_Speculation,30.93,% Slots,,,0.00,5.16,
18.245589394,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.16,
18.245589394,S1-C6,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
18.245589394,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.19,% Core_Clocks,,,0.00,5.16,
18.245589394,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C7,Frontend_Bound,30.63,% Slots,,,0.00,5.16,
18.245589394,S1-C7,Backend_Bound,46.02,% Slots,,,0.00,5.16,
18.245589394,S1-C7,Retiring,20.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
18.245589394,S1-C7,Frontend_Bound.Frontend_Latency,28.17,% Slots,,rs_events.empty_end,0.00,5.16,
18.245589394,S1-C7,Backend_Bound.Memory_Bound,28.90,% Slots,,,0.00,5.16,
18.245589394,S1-C7,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.16,
18.245589394,S1-C7,Retiring.Microcode_Sequencer,16.77,% Slots,,idq.ms_uops,0.00,5.45,
18.245589394,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
18.245589394,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.68,% Clocks,,idq.ms_switches,0.00,5.38,
18.245589394,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
18.245589394,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.62,% Clocks,,,0.00,5.33,
18.245589394,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
18.245589394,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
19.770551797,S0-C0,Frontend_Bound,23.54,% Slots,,,0.00,5.24,
19.770551797,S0-C0,Bad_Speculation,30.87,% Slots,,,0.00,5.24,
19.770551797,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.24,
19.770551797,S0-C0,Bad_Speculation.Branch_Mispredicts,30.85,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
19.770551797,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.93,% Core_Clocks,,,0.00,5.25,
19.770551797,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C1,Frontend_Bound,35.42,% Slots,,,0.00,5.24,<==
19.770551797,S0-C1,Bad_Speculation,10.00,% Slots,,,0.00,5.24,
19.770551797,S0-C1,Backend_Bound,13.34,% Slots,,,0.00,5.24,
19.770551797,S0-C1,Frontend_Bound.Frontend_Latency,18.87,% Slots,,rs_events.empty_end,0.00,5.24,
19.770551797,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.58,% Slots,,,0.00,5.24,
19.770551797,S0-C1,Bad_Speculation.Branch_Mispredicts,9.67,% Slots,,br_misp_retired.all_branches,0.00,5.24,
19.770551797,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.25,
19.770551797,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
19.770551797,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.72,% Core_Clocks,,,0.00,5.25,
19.770551797,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C2,Frontend_Bound,23.71,% Slots,,,0.00,5.24,
19.770551797,S0-C2,Bad_Speculation,31.21,% Slots,,,0.00,5.24,
19.770551797,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.24,
19.770551797,S0-C2,Bad_Speculation.Branch_Mispredicts,31.19,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
19.770551797,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C3,Frontend_Bound,24.18,% Slots,,,0.00,5.24,
19.770551797,S0-C3,Bad_Speculation,31.67,% Slots,,,0.00,5.24,
19.770551797,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.24,
19.770551797,S0-C3,Bad_Speculation.Branch_Mispredicts,31.64,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
19.770551797,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,10.49,
19.770551797,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C4,Frontend_Bound,29.24,% Slots,,,0.00,5.24,
19.770551797,S0-C4,Backend_Bound,51.83,% Slots,,,0.00,5.24,
19.770551797,S0-C4,Retiring,19.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
19.770551797,S0-C4,Frontend_Bound.Frontend_Latency,25.72,% Slots,,rs_events.empty_end,0.00,5.24,
19.770551797,S0-C4,Backend_Bound.Memory_Bound,35.95,% Slots,,,0.00,5.24,<==
19.770551797,S0-C4,Backend_Bound.Core_Bound,15.88,% Slots,,,0.00,5.24,
19.770551797,S0-C4,Retiring.Microcode_Sequencer,11.49,% Slots,,idq.ms_uops,0.00,5.24,
19.770551797,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.25,
19.770551797,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
19.770551797,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.10,% Clocks,,idq.ms_switches,0.00,5.25,
19.770551797,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C5,Frontend_Bound,23.69,% Slots,,,0.00,5.24,
19.770551797,S0-C5,Bad_Speculation,30.32,% Slots,,,0.00,5.24,
19.770551797,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.24,
19.770551797,S0-C5,Bad_Speculation.Branch_Mispredicts,30.30,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
19.770551797,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,10.49,
19.770551797,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C6,Frontend_Bound,24.76,% Slots,,,0.00,5.25,
19.770551797,S0-C6,Backend_Bound,54.02,% Slots,,,0.00,5.25,
19.770551797,S0-C6,Retiring,21.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
19.770551797,S0-C6,Frontend_Bound.Frontend_Latency,29.29,% Slots,,rs_events.empty_end,0.00,5.24,
19.770551797,S0-C6,Retiring.Microcode_Sequencer,10.96,% Slots,,idq.ms_uops,0.00,5.24,
19.770551797,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.25,
19.770551797,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
19.770551797,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.09,% Clocks,,idq.ms_switches,0.00,5.25,
19.770551797,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
19.770551797,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C7,Frontend_Bound,23.50,% Slots,,,0.00,5.24,
19.770551797,S0-C7,Bad_Speculation,30.71,% Slots,,,0.00,5.24,
19.770551797,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.24,
19.770551797,S0-C7,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
19.770551797,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.64,% Core_Clocks,,,0.00,10.49,
19.770551797,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C0,Frontend_Bound,23.96,% Slots,,,0.00,5.24,
19.770551797,S1-C0,Bad_Speculation,31.51,% Slots,,,0.00,5.24,
19.770551797,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.24,
19.770551797,S1-C0,Bad_Speculation.Branch_Mispredicts,31.50,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
19.770551797,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.78,% Core_Clocks,,,0.00,10.49,
19.770551797,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C1,Frontend_Bound,23.89,% Slots,,,0.00,5.24,
19.770551797,S1-C1,Bad_Speculation,29.58,% Slots,,,0.00,5.24,
19.770551797,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.24,
19.770551797,S1-C1,Bad_Speculation.Branch_Mispredicts,29.56,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
19.770551797,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C2,Frontend_Bound,33.33,% Slots,,,0.00,5.24,
19.770551797,S1-C2,Backend_Bound,41.48,% Slots,,,0.00,5.24,
19.770551797,S1-C2,Retiring,18.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
19.770551797,S1-C2,Frontend_Bound.Frontend_Latency,30.57,% Slots,,rs_events.empty_end,0.00,5.24,
19.770551797,S1-C2,Backend_Bound.Memory_Bound,27.81,% Slots,,,0.00,5.24,
19.770551797,S1-C2,Backend_Bound.Core_Bound,13.68,% Slots,,,0.00,5.24,
19.770551797,S1-C2,Retiring.Microcode_Sequencer,13.58,% Slots,,idq.ms_uops,0.00,5.24,
19.770551797,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.56,% Clocks,,,0.00,5.25,
19.770551797,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
19.770551797,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.65,% Clocks,,idq.ms_switches,0.00,5.25,
19.770551797,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
19.770551797,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.40,% Clocks,,,0.00,5.25,
19.770551797,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C3,Frontend_Bound,36.74,% Slots,,,0.00,5.24,
19.770551797,S1-C3,Backend_Bound,39.96,% Slots,,,0.00,5.24,
19.770551797,S1-C3,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
19.770551797,S1-C3,Frontend_Bound.Frontend_Latency,33.36,% Slots,,rs_events.empty_end,0.00,5.23,
19.770551797,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.97,% Slots,,,0.00,5.24,
19.770551797,S1-C3,Backend_Bound.Memory_Bound,28.52,% Slots,,,0.00,5.23,
19.770551797,S1-C3,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.23,
19.770551797,S1-C3,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.24,
19.770551797,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.25,
19.770551797,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
19.770551797,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.25,
19.770551797,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.31,% Core_Clocks,,,0.00,5.23,
19.770551797,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,<==
19.770551797,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
19.770551797,S1-C4,Frontend_Bound,23.46,% Slots,,,0.00,5.24,
19.770551797,S1-C4,Bad_Speculation,30.78,% Slots,,,0.00,5.24,
19.770551797,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.24,
19.770551797,S1-C4,Bad_Speculation.Branch_Mispredicts,30.77,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
19.770551797,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.25,% Core_Clocks,,,0.00,5.25,
19.770551797,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C5,Frontend_Bound,23.32,% Slots,,,0.00,5.24,
19.770551797,S1-C5,Bad_Speculation,30.75,% Slots,,,0.00,5.24,
19.770551797,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.24,
19.770551797,S1-C5,Bad_Speculation.Branch_Mispredicts,30.73,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
19.770551797,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.04,% Core_Clocks,,,0.00,5.25,
19.770551797,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C6,Frontend_Bound,23.77,% Slots,,,0.00,5.24,
19.770551797,S1-C6,Bad_Speculation,31.22,% Slots,,,0.00,5.24,
19.770551797,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.24,
19.770551797,S1-C6,Bad_Speculation.Branch_Mispredicts,31.20,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
19.770551797,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.18,% Core_Clocks,,,0.00,5.25,
19.770551797,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C7,Frontend_Bound,32.04,% Slots,,,0.00,5.24,<==
19.770551797,S1-C7,Backend_Bound,13.34,% Slots,,,0.00,5.24,
19.770551797,S1-C7,Frontend_Bound.Frontend_Latency,15.77,% Slots,,rs_events.empty_end,0.00,5.24,
19.770551797,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.36,% Slots,,,0.00,5.24,
19.770551797,S1-C7,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.24,
19.770551797,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.25,
19.770551797,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
19.770551797,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.03,% Core_Clocks,,,0.00,5.24,
19.770551797,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
19.770551797,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
19.770551797,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C0,Frontend_Bound,23.63,% Slots,,,0.00,5.25,
21.29506744,S0-C0,Bad_Speculation,31.25,% Slots,,,0.00,5.25,
21.29506744,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.24,
21.29506744,S0-C0,Bad_Speculation.Branch_Mispredicts,31.23,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
21.29506744,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.49,% Core_Clocks,,,0.00,5.25,
21.29506744,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C1,Frontend_Bound,35.43,% Slots,,,0.00,5.25,
21.29506744,S0-C1,Backend_Bound,13.77,% Slots,,,0.00,5.25,
21.29506744,S0-C1,Frontend_Bound.Frontend_Latency,25.45,% Slots,,rs_events.empty_end,0.00,5.25,<==
21.29506744,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.25,
21.29506744,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
21.29506744,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C2,Frontend_Bound,23.23,% Slots,,,0.00,5.25,
21.29506744,S0-C2,Bad_Speculation,30.46,% Slots,,,0.00,5.25,
21.29506744,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.25,
21.29506744,S0-C2,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
21.29506744,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C3,Frontend_Bound,23.78,% Slots,,,0.00,5.24,
21.29506744,S0-C3,Bad_Speculation,30.93,% Slots,,,0.00,5.24,
21.29506744,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.24,
21.29506744,S0-C3,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
21.29506744,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.68,% Core_Clocks,,,0.00,10.49,
21.29506744,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C4,Frontend_Bound,37.81,% Slots,,,0.00,5.24,
21.29506744,S0-C4,Backend_Bound,36.77,% Slots,,,0.00,5.24,
21.29506744,S0-C4,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
21.29506744,S0-C4,Frontend_Bound.Frontend_Latency,34.04,% Slots,,rs_events.empty_end,0.00,5.24,
21.29506744,S0-C4,Backend_Bound.Memory_Bound,24.21,% Slots,,,0.00,5.24,
21.29506744,S0-C4,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.24,
21.29506744,S0-C4,Retiring.Microcode_Sequencer,12.29,% Slots,,idq.ms_uops,0.00,5.25,
21.29506744,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.74,% Clocks,,,0.00,5.25,
21.29506744,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
21.29506744,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.78,% Clocks,,idq.ms_switches,0.00,5.25,
21.29506744,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
21.29506744,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
21.29506744,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.83,% Clocks,,,0.00,5.24,
21.29506744,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C5,Frontend_Bound,23.82,% Slots,,,0.00,5.24,
21.29506744,S0-C5,Bad_Speculation,30.63,% Slots,,,0.00,5.24,
21.29506744,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.24,
21.29506744,S0-C5,Bad_Speculation.Branch_Mispredicts,30.61,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
21.29506744,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.06,% Core_Clocks,,,0.00,10.49,
21.29506744,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C6,Frontend_Bound,45.87,% Slots,,,0.00,5.24,<==
21.29506744,S0-C6,Bad_Speculation,10.39,% Slots,,,0.00,5.24,
21.29506744,S0-C6,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
21.29506744,S0-C6,Frontend_Bound.Frontend_Latency,17.29,% Slots,,rs_events.empty_end,0.00,5.24,
21.29506744,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.24,
21.29506744,S0-C6,Bad_Speculation.Branch_Mispredicts,9.55,% Slots,,br_misp_retired.all_branches,0.00,5.24,
21.29506744,S0-C6,Retiring.Microcode_Sequencer,15.11,% Slots,,idq.ms_uops,0.00,5.25,
21.29506744,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.24,
21.29506744,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
21.29506744,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.01,% Clocks,,idq.ms_switches,0.00,5.24,
21.29506744,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.79,% Core_Clocks,,,0.00,5.24,
21.29506744,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C7,Frontend_Bound,23.28,% Slots,,,0.00,5.24,
21.29506744,S0-C7,Bad_Speculation,30.62,% Slots,,,0.00,5.24,
21.29506744,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.24,
21.29506744,S0-C7,Bad_Speculation.Branch_Mispredicts,30.60,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
21.29506744,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.58,% Core_Clocks,,,0.00,10.49,
21.29506744,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C0,Frontend_Bound,23.51,% Slots,,,0.00,5.24,
21.29506744,S1-C0,Bad_Speculation,30.52,% Slots,,,0.00,5.24,
21.29506744,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.24,
21.29506744,S1-C0,Bad_Speculation.Branch_Mispredicts,30.50,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
21.29506744,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.93,% Core_Clocks,,,0.00,10.49,
21.29506744,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C1,Frontend_Bound,24.68,% Slots,,,0.00,5.24,
21.29506744,S1-C1,Bad_Speculation,31.10,% Slots,,,0.00,5.24,
21.29506744,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.87,% Slots,,,0.00,5.24,
21.29506744,S1-C1,Bad_Speculation.Branch_Mispredicts,31.08,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
21.29506744,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C2,Frontend_Bound,40.37,% Slots,,,0.00,5.25,
21.29506744,S1-C2,Backend_Bound,33.25,% Slots,,,0.00,5.25,
21.29506744,S1-C2,Retiring,19.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
21.29506744,S1-C2,Frontend_Bound.Frontend_Latency,26.61,% Slots,,rs_events.empty_end,0.00,5.25,
21.29506744,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.27,% Slots,,,0.00,5.25,
21.29506744,S1-C2,Backend_Bound.Memory_Bound,19.35,% Slots,,,0.00,5.25,
21.29506744,S1-C2,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.25,
21.29506744,S1-C2,Retiring.Microcode_Sequencer,15.52,% Slots,,idq.ms_uops,0.00,5.25,
21.29506744,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,22.17,% Clocks,,,0.00,5.25,<==
21.29506744,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
21.29506744,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.23,% Clocks,,idq.ms_switches,0.00,5.25,
21.29506744,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.93,% Core_Clocks,,,0.00,5.24,
21.29506744,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
21.29506744,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C3,Frontend_Bound,33.31,% Slots,,,0.00,5.24,<==
21.29506744,S1-C3,Backend_Bound,13.74,% Slots,,,0.00,5.24,
21.29506744,S1-C3,Frontend_Bound.Frontend_Latency,17.32,% Slots,,rs_events.empty_end,0.00,5.24,
21.29506744,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.06,% Slots,,,0.00,5.24,
21.29506744,S1-C3,Backend_Bound.Memory_Bound,30.79,% Slots,,,0.00,5.24,
21.29506744,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.25,
21.29506744,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
21.29506744,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.70,% Core_Clocks,,,0.00,5.24,
21.29506744,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C4,Frontend_Bound,23.46,% Slots,,,0.00,5.24,
21.29506744,S1-C4,Bad_Speculation,30.59,% Slots,,,0.00,5.24,
21.29506744,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.24,
21.29506744,S1-C4,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
21.29506744,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.19,% Core_Clocks,,,0.00,5.25,
21.29506744,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C5,Frontend_Bound,22.85,% Slots,,,0.00,5.24,
21.29506744,S1-C5,Bad_Speculation,30.54,% Slots,,,0.00,5.24,
21.29506744,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.09,% Slots,,,0.00,5.24,
21.29506744,S1-C5,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
21.29506744,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.69,% Core_Clocks,,,0.00,5.25,
21.29506744,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C6,Frontend_Bound,23.53,% Slots,,,0.00,5.24,
21.29506744,S1-C6,Bad_Speculation,30.79,% Slots,,,0.00,5.24,
21.29506744,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.24,
21.29506744,S1-C6,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
21.29506744,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.24,
21.29506744,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C7,Frontend_Bound,36.29,% Slots,,,0.00,5.24,
21.29506744,S1-C7,Backend_Bound,38.71,% Slots,,,0.00,5.24,
21.29506744,S1-C7,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
21.29506744,S1-C7,Frontend_Bound.Frontend_Latency,33.25,% Slots,,rs_events.empty_end,0.00,5.24,
21.29506744,S1-C7,Backend_Bound.Memory_Bound,26.45,% Slots,,,0.00,5.24,
21.29506744,S1-C7,Backend_Bound.Core_Bound,12.26,% Slots,,,0.00,5.24,
21.29506744,S1-C7,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.24,
21.29506744,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.17,% Clocks,,,0.00,5.24,
21.29506744,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
21.29506744,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.90,% Clocks,,idq.ms_switches,0.00,5.24,
21.29506744,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
21.29506744,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
21.29506744,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
22.781356841,S0-C0,Frontend_Bound,23.31,% Slots,,,0.00,5.11,
22.781356841,S0-C0,Bad_Speculation,30.88,% Slots,,,0.00,5.11,
22.781356841,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.11,
22.781356841,S0-C0,Bad_Speculation.Branch_Mispredicts,30.86,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
22.781356841,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.48,% Core_Clocks,,,0.00,5.38,
22.781356841,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C1,Frontend_Bound,35.65,% Slots,,,0.00,5.11,<==
22.781356841,S0-C1,Bad_Speculation,10.23,% Slots,,,0.00,5.11,
22.781356841,S0-C1,Backend_Bound,12.83,% Slots,,,0.00,5.11,
22.781356841,S0-C1,Frontend_Bound.Frontend_Latency,19.83,% Slots,,rs_events.empty_end,0.00,5.11,
22.781356841,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.80,% Slots,,,0.00,5.11,
22.781356841,S0-C1,Bad_Speculation.Branch_Mispredicts,9.83,% Slots,,br_misp_retired.all_branches,0.00,5.11,
22.781356841,S0-C1,Backend_Bound.Memory_Bound,18.01,% Slots,,,0.00,5.11,
22.781356841,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.11,
22.781356841,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
22.781356841,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.75,% Core_Clocks,,,0.00,5.38,
22.781356841,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C2,Frontend_Bound,23.66,% Slots,,,0.00,5.11,
22.781356841,S0-C2,Bad_Speculation,31.10,% Slots,,,0.00,5.11,
22.781356841,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.11,
22.781356841,S0-C2,Bad_Speculation.Branch_Mispredicts,31.08,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
22.781356841,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C3,Frontend_Bound,23.72,% Slots,,,0.00,5.11,
22.781356841,S0-C3,Bad_Speculation,30.55,% Slots,,,0.00,5.11,
22.781356841,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.11,
22.781356841,S0-C3,Bad_Speculation.Branch_Mispredicts,30.52,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
22.781356841,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,10.77,
22.781356841,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C4,Frontend_Bound,33.71,% Slots,,,0.00,5.11,
22.781356841,S0-C4,Backend_Bound,37.99,% Slots,,,0.00,5.11,<==
22.781356841,S0-C4,Retiring,16.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
22.781356841,S0-C4,Frontend_Bound.Frontend_Latency,22.75,% Slots,,rs_events.empty_end,0.00,5.11,
22.781356841,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.90,% Slots,,,0.00,5.11,
22.781356841,S0-C4,Backend_Bound.Memory_Bound,20.96,% Slots,,,0.00,5.11,
22.781356841,S0-C4,Backend_Bound.Core_Bound,17.04,% Slots,,,0.00,5.11,
22.781356841,S0-C4,Retiring.Microcode_Sequencer,12.15,% Slots,,idq.ms_uops,0.00,5.11,
22.781356841,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.11,
22.781356841,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
22.781356841,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.93,% Clocks,,idq.ms_switches,0.00,5.11,
22.781356841,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.29,% Core_Clocks,,,0.00,5.38,
22.781356841,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.40,% Core_Clocks,,,0.00,10.77,
22.781356841,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
22.781356841,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
22.781356841,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C5,Frontend_Bound,23.86,% Slots,,,0.00,5.11,
22.781356841,S0-C5,Bad_Speculation,30.58,% Slots,,,0.00,5.11,
22.781356841,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.11,
22.781356841,S0-C5,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
22.781356841,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.75,% Core_Clocks,,,0.00,10.77,
22.781356841,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C6,Frontend_Bound,37.15,% Slots,,,0.00,5.11,
22.781356841,S0-C6,Backend_Bound,41.02,% Slots,,,0.00,5.11,<==
22.781356841,S0-C6,Retiring,17.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
22.781356841,S0-C6,Frontend_Bound.Frontend_Latency,26.17,% Slots,,rs_events.empty_end,0.00,5.11,
22.781356841,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.19,% Slots,,,0.00,5.11,
22.781356841,S0-C6,Backend_Bound.Memory_Bound,22.58,% Slots,,,0.00,5.11,
22.781356841,S0-C6,Backend_Bound.Core_Bound,18.44,% Slots,,,0.00,5.11,
22.781356841,S0-C6,Retiring.Microcode_Sequencer,12.70,% Slots,,idq.ms_uops,0.00,5.12,
22.781356841,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.11,
22.781356841,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
22.781356841,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.31,% Clocks,,idq.ms_switches,0.00,5.11,
22.781356841,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.36,% Core_Clocks,,,0.00,5.38,
22.781356841,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
22.781356841,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.67,% Clocks,,,0.00,5.11,
22.781356841,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C7,Frontend_Bound,23.74,% Slots,,,0.00,5.11,
22.781356841,S0-C7,Bad_Speculation,31.06,% Slots,,,0.00,5.11,
22.781356841,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.11,
22.781356841,S0-C7,Bad_Speculation.Branch_Mispredicts,31.04,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
22.781356841,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.87,% Core_Clocks,,,0.00,10.77,
22.781356841,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C0,Frontend_Bound,23.80,% Slots,,,0.00,5.11,
22.781356841,S1-C0,Bad_Speculation,31.15,% Slots,,,0.00,5.11,
22.781356841,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.11,
22.781356841,S1-C0,Bad_Speculation.Branch_Mispredicts,31.13,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
22.781356841,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.96,% Core_Clocks,,,0.00,10.76,
22.781356841,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C1,Frontend_Bound,23.81,% Slots,,,0.00,5.11,
22.781356841,S1-C1,Bad_Speculation,30.67,% Slots,,,0.00,5.11,
22.781356841,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.23,% Slots,,,0.00,5.11,
22.781356841,S1-C1,Bad_Speculation.Branch_Mispredicts,30.65,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
22.781356841,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C2,Backend_Bound,80.50,% Slots,,,0.00,5.11,
22.781356841,S1-C2,Retiring,19.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
22.781356841,S1-C2,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.11,
22.781356841,S1-C2,Backend_Bound.Core_Bound,61.85,% Slots,,,0.00,5.11,
22.781356841,S1-C2,Retiring.Microcode_Sequencer,10.53,% Slots,,idq.ms_uops,0.00,5.11,
22.781356841,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.19,% Clocks,,idq.ms_switches,0.00,5.11,
22.781356841,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
22.781356841,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.04,% Clocks,,,0.00,5.11,<==
22.781356841,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C3,Frontend_Bound,32.02,% Slots,,,0.00,5.11,
22.781356841,S1-C3,Backend_Bound,43.34,% Slots,,,0.00,5.11,
22.781356841,S1-C3,Retiring,17.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
22.781356841,S1-C3,Frontend_Bound.Frontend_Latency,34.02,% Slots,,rs_events.empty_end,0.00,5.11,
22.781356841,S1-C3,Backend_Bound.Memory_Bound,28.82,% Slots,,,0.00,5.11,
22.781356841,S1-C3,Backend_Bound.Core_Bound,14.51,% Slots,,,0.00,5.11,
22.781356841,S1-C3,Retiring.Microcode_Sequencer,13.60,% Slots,,idq.ms_uops,0.00,5.11,
22.781356841,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.12,
22.781356841,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
22.781356841,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.12,
22.781356841,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,<==
22.781356841,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C4,Frontend_Bound,23.58,% Slots,,,0.00,5.11,
22.781356841,S1-C4,Bad_Speculation,30.79,% Slots,,,0.00,5.11,
22.781356841,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.11,
22.781356841,S1-C4,Bad_Speculation.Branch_Mispredicts,30.77,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
22.781356841,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.69,% Core_Clocks,,,0.00,5.38,
22.781356841,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C5,Frontend_Bound,23.31,% Slots,,,0.00,5.11,
22.781356841,S1-C5,Bad_Speculation,30.92,% Slots,,,0.00,5.11,
22.781356841,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.11,
22.781356841,S1-C5,Bad_Speculation.Branch_Mispredicts,30.90,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
22.781356841,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.66,% Core_Clocks,,,0.00,5.38,
22.781356841,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C6,Frontend_Bound,23.33,% Slots,,,0.00,5.11,
22.781356841,S1-C6,Bad_Speculation,30.50,% Slots,,,0.00,5.11,
22.781356841,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.11,
22.781356841,S1-C6,Bad_Speculation.Branch_Mispredicts,30.48,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
22.781356841,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.90,% Core_Clocks,,,0.00,5.38,
22.781356841,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C7,Frontend_Bound,35.01,% Slots,,,0.00,5.1,
22.781356841,S1-C7,Backend_Bound,39.83,% Slots,,,0.00,5.1,<==
22.781356841,S1-C7,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
22.781356841,S1-C7,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,0.00,5.1,
22.781356841,S1-C7,Backend_Bound.Memory_Bound,20.23,% Slots,,,0.00,5.1,
22.781356841,S1-C7,Backend_Bound.Core_Bound,19.61,% Slots,,,0.00,5.1,
22.781356841,S1-C7,Retiring.Microcode_Sequencer,13.53,% Slots,,idq.ms_uops,0.00,5.11,
22.781356841,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.11,
22.781356841,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
22.781356841,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.70,% Clocks,,idq.ms_switches,0.00,5.11,
22.781356841,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
22.781356841,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.54,% Clocks,,,0.00,5.11,
22.781356841,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
22.781356841,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
22.781356841,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
22.781356841,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
24.308514186,S0-C0,Frontend_Bound,22.89,% Slots,,,0.00,5.51,
24.308514186,S0-C0,Bad_Speculation,29.90,% Slots,,,0.00,5.51,
24.308514186,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.25,
24.308514186,S0-C0,Bad_Speculation.Branch_Mispredicts,29.87,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.47,% Core_Clocks,,,0.00,5.24,
24.308514186,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C1,Frontend_Bound,26.07,% Slots,,,0.00,5.5,
24.308514186,S0-C1,Bad_Speculation,26.13,% Slots,,,0.00,5.5,
24.308514186,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.46,% Slots,,,0.00,5.24,
24.308514186,S0-C1,Bad_Speculation.Branch_Mispredicts,26.07,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.28,% Core_Clocks,,,0.00,5.24,
24.308514186,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.34,% Core_Clocks,,,0.00,5.24,
24.308514186,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C2,Frontend_Bound,22.97,% Slots,,,0.00,5.24,
24.308514186,S0-C2,Bad_Speculation,30.17,% Slots,,,0.00,5.24,
24.308514186,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.27,% Slots,,,0.00,5.24,
24.308514186,S0-C2,Bad_Speculation.Branch_Mispredicts,30.15,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C3,Frontend_Bound,24.49,% Slots,,,0.00,5.24,
24.308514186,S0-C3,Bad_Speculation,31.62,% Slots,,,0.00,5.24,
24.308514186,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.05,% Slots,,,0.00,5.24,
24.308514186,S0-C3,Bad_Speculation.Branch_Mispredicts,31.59,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.89,% Core_Clocks,,,0.00,10.48,
24.308514186,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C4,Frontend_Bound,24.17,% Slots,,,0.00,5.24,
24.308514186,S0-C4,Bad_Speculation,30.75,% Slots,,,0.00,5.24,
24.308514186,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.24,
24.308514186,S0-C4,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.66,% Core_Clocks,,,0.00,10.48,
24.308514186,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C5,Frontend_Bound,23.91,% Slots,,,0.00,5.24,
24.308514186,S0-C5,Bad_Speculation,30.33,% Slots,,,0.00,5.24,
24.308514186,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.39,% Slots,,,0.00,5.24,
24.308514186,S0-C5,Bad_Speculation.Branch_Mispredicts,30.31,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.67,% Core_Clocks,,,0.00,10.48,
24.308514186,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C6,Frontend_Bound,20.30,% Slots,,,0.00,5.25,
24.308514186,S0-C6,Bad_Speculation,25.46,% Slots,,,0.00,5.25,
24.308514186,S0-C6,Backend_Bound,13.80,% Slots,,,0.00,5.25,
24.308514186,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.52,% Slots,,,0.00,5.24,
24.308514186,S0-C6,Bad_Speculation.Branch_Mispredicts,25.44,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,57.10,% Core_Clocks,,,0.00,10.48,
24.308514186,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C7,Frontend_Bound,24.68,% Slots,,,0.00,5.24,
24.308514186,S0-C7,Bad_Speculation,32.24,% Slots,,,0.00,5.24,
24.308514186,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.59,% Slots,,,0.00,5.24,
24.308514186,S0-C7,Bad_Speculation.Branch_Mispredicts,32.22,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.71,% Core_Clocks,,,0.00,10.48,
24.308514186,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C0,Frontend_Bound,23.96,% Slots,,,0.00,5.24,
24.308514186,S1-C0,Bad_Speculation,31.06,% Slots,,,0.00,5.24,
24.308514186,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.33,% Slots,,,0.00,5.24,
24.308514186,S1-C0,Bad_Speculation.Branch_Mispredicts,31.04,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.94,% Core_Clocks,,,0.00,10.48,
24.308514186,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C1,Frontend_Bound,21.73,% Slots,,,0.00,5.24,
24.308514186,S1-C1,Bad_Speculation,28.69,% Slots,,,0.00,5.24,
24.308514186,S1-C1,Backend_Bound,13.80,% Slots,,,0.00,5.24,
24.308514186,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.24,
24.308514186,S1-C1,Bad_Speculation.Branch_Mispredicts,28.67,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.10,% Core_Clocks,,,0.00,10.48,
24.308514186,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C2,Frontend_Bound,21.80,% Slots,,,0.00,5.24,
24.308514186,S1-C2,Bad_Speculation,28.96,% Slots,,,0.00,5.24,
24.308514186,S1-C2,Backend_Bound,10.95,% Slots,,,0.00,5.24,
24.308514186,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.73,% Slots,,,0.00,5.24,
24.308514186,S1-C2,Bad_Speculation.Branch_Mispredicts,28.93,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.38,% Core_Clocks,,,0.00,10.48,
24.308514186,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C3,Frontend_Bound,23.33,% Slots,,,0.00,5.24,
24.308514186,S1-C3,Bad_Speculation,28.78,% Slots,,,0.00,5.24,
24.308514186,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.11,% Slots,,,0.00,5.24,
24.308514186,S1-C3,Bad_Speculation.Branch_Mispredicts,28.74,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.24,% Core_Clocks,,,0.00,10.49,
24.308514186,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C4,Frontend_Bound,25.53,% Slots,,,0.00,5.24,
24.308514186,S1-C4,Bad_Speculation,32.89,% Slots,,,0.00,5.24,
24.308514186,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.39,% Slots,,,0.00,5.24,
24.308514186,S1-C4,Bad_Speculation.Branch_Mispredicts,32.87,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.96,% Core_Clocks,,,0.00,5.24,
24.308514186,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C5,Frontend_Bound,25.07,% Slots,,,0.00,5.25,
24.308514186,S1-C5,Bad_Speculation,32.09,% Slots,,,0.00,5.25,
24.308514186,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.13,% Slots,,,0.00,5.24,
24.308514186,S1-C5,Bad_Speculation.Branch_Mispredicts,32.06,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.36,% Core_Clocks,,,0.00,5.24,
24.308514186,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C6,Frontend_Bound,24.17,% Slots,,,0.00,5.24,
24.308514186,S1-C6,Bad_Speculation,30.44,% Slots,,,0.00,5.24,
24.308514186,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.14,% Slots,,,0.00,5.24,
24.308514186,S1-C6,Bad_Speculation.Branch_Mispredicts,30.42,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
24.308514186,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.58,% Core_Clocks,,,0.00,5.24,
24.308514186,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C7,Frontend_Bound,32.58,% Slots,,,0.00,5.24,<==
24.308514186,S1-C7,Backend_Bound,21.19,% Slots,,,0.00,5.24,
24.308514186,S1-C7,Frontend_Bound.Frontend_Latency,18.76,% Slots,,rs_events.empty_end,0.00,5.24,
24.308514186,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.24,
24.308514186,S1-C7,Backend_Bound.Memory_Bound,11.52,% Slots,,,0.00,5.24,
24.308514186,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.24,
24.308514186,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
24.308514186,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.09,% Core_Clocks,,,0.00,5.24,
24.308514186,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
24.308514186,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
24.308514186,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
24.308514186,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
24.308514186,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
25.698760787,S0-C0,Frontend_Bound,23.98,% Slots,,,0.00,5.18,
25.698760787,S0-C0,Bad_Speculation,31.48,% Slots,,,0.00,5.17,
25.698760787,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.54,% Slots,,,0.00,5.17,
25.698760787,S0-C0,Bad_Speculation.Branch_Mispredicts,31.46,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
25.698760787,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.51,% Core_Clocks,,,0.00,5.18,
25.698760787,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C1,Frontend_Bound,23.64,% Slots,,,0.00,5.18,
25.698760787,S0-C1,Bad_Speculation,30.91,% Slots,,,0.00,5.18,
25.698760787,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.17,
25.698760787,S0-C1,Bad_Speculation.Branch_Mispredicts,30.89,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
25.698760787,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.36,% Core_Clocks,,,0.00,5.18,
25.698760787,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C2,Frontend_Bound,27.47,% Slots,,,0.00,5.18,
25.698760787,S0-C2,Backend_Bound,39.63,% Slots,,,0.00,5.18,
25.698760787,S0-C2,Retiring,26.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
25.698760787,S0-C2,Frontend_Bound.Frontend_Latency,23.79,% Slots,,rs_events.empty_end,0.00,5.18,
25.698760787,S0-C2,Backend_Bound.Memory_Bound,25.23,% Slots,,,0.00,5.17,
25.698760787,S0-C2,Backend_Bound.Core_Bound,14.40,% Slots,,,0.00,5.17,
25.698760787,S0-C2,Retiring.Microcode_Sequencer,11.28,% Slots,,idq.ms_uops,0.00,5.46,
25.698760787,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.47,
25.698760787,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.93,
25.698760787,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.04,% Clocks,,idq.ms_switches,0.00,5.47,
25.698760787,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,<==
25.698760787,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.89,% Clocks,,,0.00,5.18,
25.698760787,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C3,Frontend_Bound,24.08,% Slots,,,0.00,5.18,
25.698760787,S0-C3,Bad_Speculation,31.42,% Slots,,,0.00,5.18,
25.698760787,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.40,% Slots,,,0.00,5.18,
25.698760787,S0-C3,Bad_Speculation.Branch_Mispredicts,31.40,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
25.698760787,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.14,% Core_Clocks,,,0.00,10.35,
25.698760787,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C4,Frontend_Bound,22.86,% Slots,,,0.00,5.18,
25.698760787,S0-C4,Bad_Speculation,30.35,% Slots,,,0.00,5.18,
25.698760787,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.18,
25.698760787,S0-C4,Bad_Speculation.Branch_Mispredicts,30.34,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
25.698760787,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.66,% Core_Clocks,,,0.00,10.35,
25.698760787,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C5,Frontend_Bound,23.94,% Slots,,,0.00,5.17,
25.698760787,S0-C5,Bad_Speculation,30.45,% Slots,,,0.00,5.17,
25.698760787,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.17,
25.698760787,S0-C5,Bad_Speculation.Branch_Mispredicts,30.43,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
25.698760787,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.99,% Core_Clocks,,,0.00,10.35,
25.698760787,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C6,Frontend_Bound,28.69,% Slots,,,0.00,5.17,
25.698760787,S0-C6,Backend_Bound,48.45,% Slots,,,0.00,5.17,
25.698760787,S0-C6,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
25.698760787,S0-C6,Frontend_Bound.Frontend_Latency,22.41,% Slots,,rs_events.empty_end,0.00,5.17,
25.698760787,S0-C6,Retiring.Microcode_Sequencer,8.13,% Slots,,idq.ms_uops,0.00,5.46,
25.698760787,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.47,
25.698760787,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
25.698760787,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.91,% Clocks,,idq.ms_switches,0.00,5.47,
25.698760787,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
25.698760787,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
25.698760787,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C7,Frontend_Bound,34.16,% Slots,,,0.00,5.18,<==
25.698760787,S0-C7,Backend_Bound,13.54,% Slots,,,0.00,5.18,
25.698760787,S0-C7,Frontend_Bound.Frontend_Latency,18.39,% Slots,,rs_events.empty_end,0.00,5.18,
25.698760787,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.10,% Slots,,,0.00,5.18,
25.698760787,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.47,
25.698760787,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
25.698760787,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.80,% Core_Clocks,,,0.00,5.17,
25.698760787,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C0,Frontend_Bound,24.05,% Slots,,,0.00,5.17,
25.698760787,S1-C0,Bad_Speculation,31.45,% Slots,,,0.00,5.17,
25.698760787,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.17,
25.698760787,S1-C0,Bad_Speculation.Branch_Mispredicts,31.43,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
25.698760787,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.69,% Core_Clocks,,,0.00,10.35,
25.698760787,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C1,Frontend_Bound,23.21,% Slots,,,0.00,5.17,
25.698760787,S1-C1,Bad_Speculation,29.43,% Slots,,,0.00,5.17,
25.698760787,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.17,
25.698760787,S1-C1,Bad_Speculation.Branch_Mispredicts,29.41,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
25.698760787,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.32,% Core_Clocks,,,0.00,10.35,
25.698760787,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C2,Frontend_Bound,23.30,% Slots,,,0.00,5.17,
25.698760787,S1-C2,Bad_Speculation,30.82,% Slots,,,0.00,5.17,
25.698760787,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.17,
25.698760787,S1-C2,Bad_Speculation.Branch_Mispredicts,30.80,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
25.698760787,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.80,% Core_Clocks,,,0.00,10.35,
25.698760787,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C3,Frontend_Bound,23.75,% Slots,,,0.00,5.18,
25.698760787,S1-C3,Bad_Speculation,31.33,% Slots,,,0.00,5.18,
25.698760787,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.36,% Slots,,,0.00,5.18,
25.698760787,S1-C3,Bad_Speculation.Branch_Mispredicts,31.32,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
25.698760787,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.27,% Core_Clocks,,,0.00,10.35,
25.698760787,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C4,Frontend_Bound,23.55,% Slots,,,0.00,5.17,
25.698760787,S1-C4,Bad_Speculation,30.80,% Slots,,,0.00,5.17,
25.698760787,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.17,
25.698760787,S1-C4,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
25.698760787,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.18,
25.698760787,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C5,Frontend_Bound,20.46,% Slots,,,0.00,5.18,
25.698760787,S1-C5,Bad_Speculation,25.90,% Slots,,,0.00,5.18,
25.698760787,S1-C5,Backend_Bound,19.17,% Slots,,,0.00,5.18,
25.698760787,S1-C5,Bad_Speculation.Branch_Mispredicts,25.88,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
25.698760787,S1-C5,Backend_Bound.Core_Bound,14.76,% Slots,,,0.00,5.17,
25.698760787,S1-C5-T0,Backend_Bound.Core_Bound.Divider,28.84,% Clocks,This metric represents fraction of cycles where the Divider unit was active...,arith.fpu_div_active,0.00,5.18,
25.698760787,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.03,% Clocks,,,0.00,5.18,
25.698760787,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C6,Frontend_Bound,38.77,% Slots,,,0.00,5.17,
25.698760787,S1-C6,Backend_Bound,34.11,% Slots,,,0.00,5.17,
25.698760787,S1-C6,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
25.698760787,S1-C6,Frontend_Bound.Frontend_Latency,38.63,% Slots,,rs_events.empty_end,0.00,5.17,<==
25.698760787,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.17,
25.698760787,S1-C6,Backend_Bound.Memory_Bound,22.31,% Slots,,,0.00,5.17,
25.698760787,S1-C6,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.17,
25.698760787,S1-C6,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.47,
25.698760787,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.46,
25.698760787,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
25.698760787,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.42,% Clocks,,idq.ms_switches,0.00,5.46,
25.698760787,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.14,% Core_Clocks,,,0.00,5.18,
25.698760787,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
25.698760787,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.64,% Clocks,,,0.00,5.17,
25.698760787,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C7,Frontend_Bound,40.24,% Slots,,,0.00,5.17,
25.698760787,S1-C7,Backend_Bound,32.12,% Slots,,,0.00,5.17,
25.698760787,S1-C7,Retiring,20.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
25.698760787,S1-C7,Frontend_Bound.Frontend_Latency,40.08,% Slots,,rs_events.empty_end,0.00,5.17,<==
25.698760787,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.42,% Slots,,,0.00,5.17,
25.698760787,S1-C7,Backend_Bound.Memory_Bound,21.20,% Slots,,,0.00,5.17,
25.698760787,S1-C7,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.17,
25.698760787,S1-C7,Retiring.Microcode_Sequencer,16.19,% Slots,,idq.ms_uops,0.00,5.47,
25.698760787,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.47,
25.698760787,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
25.698760787,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.88,% Clocks,,idq.ms_switches,0.00,5.47,
25.698760787,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.99,% Core_Clocks,,,0.00,5.17,
25.698760787,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
25.698760787,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.17,% Clocks,,,0.00,5.18,
25.698760787,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
25.698760787,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
27.092152414,S0-C0,Frontend_Bound,23.39,% Slots,,,0.00,5.17,
27.092152414,S0-C0,Bad_Speculation,30.42,% Slots,,,0.00,5.17,
27.092152414,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.16,
27.092152414,S0-C0,Bad_Speculation.Branch_Mispredicts,30.41,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
27.092152414,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,5.17,
27.092152414,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
27.092152414,S0-C1,Frontend_Bound,23.81,% Slots,,,0.00,5.17,
27.092152414,S0-C1,Bad_Speculation,31.11,% Slots,,,0.00,5.17,
27.092152414,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.16,
27.092152414,S0-C1,Bad_Speculation.Branch_Mispredicts,31.09,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
27.092152414,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.10,% Core_Clocks,,,0.00,5.17,
27.092152414,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
27.092152414,S0-C2,Frontend_Bound,34.97,% Slots,,,0.00,5.17,
27.092152414,S0-C2,Backend_Bound,32.83,% Slots,,,0.00,5.17,
27.092152414,S0-C2,Retiring,20.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
27.092152414,S0-C2,Frontend_Bound.Frontend_Latency,23.42,% Slots,,rs_events.empty_end,0.00,5.16,<==
27.092152414,S0-C2,Backend_Bound.Memory_Bound,23.67,% Slots,,,0.00,5.16,
27.092152414,S0-C2,Retiring.Microcode_Sequencer,8.97,% Slots,,idq.ms_uops,0.00,5.16,
27.092152414,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
27.092152414,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.48,% Clocks,,idq.ms_switches,0.00,5.17,
27.092152414,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
27.092152414,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
27.092152414,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
27.092152414,S0-C3,Frontend_Bound,23.58,% Slots,,,0.00,5.16,
27.092152414,S0-C3,Bad_Speculation,30.63,% Slots,,,0.00,5.16,
27.092152414,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.16,
27.092152414,S0-C3,Bad_Speculation.Branch_Mispredicts,30.61,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
27.092152414,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.40,% Core_Clocks,,,0.00,10.33,
27.092152414,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
27.092152414,S0-C4,Frontend_Bound,23.29,% Slots,,,0.00,5.16,
27.092152414,S0-C4,Bad_Speculation,30.80,% Slots,,,0.00,5.16,
27.092152414,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.16,
27.092152414,S0-C4,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
27.092152414,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.21,% Core_Clocks,,,0.00,10.33,
27.092152414,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
27.092152414,S0-C5,Frontend_Bound,23.97,% Slots,,,0.00,5.16,
27.092152414,S0-C5,Bad_Speculation,31.17,% Slots,,,0.00,5.16,
27.092152414,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.44,% Slots,,,0.00,5.16,
27.092152414,S0-C5,Bad_Speculation.Branch_Mispredicts,31.15,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
27.092152414,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.68,% Core_Clocks,,,0.00,10.33,
27.092152414,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
27.092152414,S0-C6,Frontend_Bound,36.91,% Slots,,,0.00,5.17,
27.092152414,S0-C6,Backend_Bound,41.38,% Slots,,,0.00,5.17,<==
27.092152414,S0-C6,Retiring,15.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
27.092152414,S0-C6,Frontend_Bound.Frontend_Latency,44.40,% Slots,,rs_events.empty_end,0.00,5.17,
27.092152414,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.63,% Slots,,,0.00,5.17,
27.092152414,S0-C6,Backend_Bound.Memory_Bound,20.09,% Slots,,,0.00,5.17,
27.092152414,S0-C6,Backend_Bound.Core_Bound,21.29,% Slots,,,0.00,5.17,
27.092152414,S0-C6,Retiring.Microcode_Sequencer,11.00,% Slots,,idq.ms_uops,0.00,5.17,
27.092152414,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.16,
27.092152414,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
27.092152414,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.68,% Clocks,,idq.ms_switches,0.00,5.16,
27.092152414,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.48,% Core_Clocks,,,0.00,5.37,
27.092152414,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
27.092152414,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
27.092152414,S0-C7,Frontend_Bound,36.25,% Slots,,,0.00,5.16,<==
27.092152414,S0-C7,Bad_Speculation,10.00,% Slots,,,0.00,5.16,
27.092152414,S0-C7,Backend_Bound,12.17,% Slots,,,0.00,5.16,
27.092152414,S0-C7,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.16,
27.092152414,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.44,% Slots,,,0.00,5.16,
27.092152414,S0-C7,Bad_Speculation.Branch_Mispredicts,9.64,% Slots,,br_misp_retired.all_branches,0.00,5.16,
27.092152414,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.17,
27.092152414,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
27.092152414,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.14,% Core_Clocks,,,0.00,5.38,
27.092152414,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C0,Frontend_Bound,24.08,% Slots,,,0.00,5.17,
27.092152414,S1-C0,Bad_Speculation,31.29,% Slots,,,0.00,5.17,
27.092152414,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.17,
27.092152414,S1-C0,Bad_Speculation.Branch_Mispredicts,31.28,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
27.092152414,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.25,% Core_Clocks,,,0.00,10.33,
27.092152414,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
27.092152414,S1-C1,Frontend_Bound,23.59,% Slots,,,0.00,5.16,
27.092152414,S1-C1,Bad_Speculation,31.11,% Slots,,,0.00,5.16,
27.092152414,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.16,
27.092152414,S1-C1,Bad_Speculation.Branch_Mispredicts,31.09,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
27.092152414,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.92,% Core_Clocks,,,0.00,10.33,
27.092152414,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
27.092152414,S1-C2,Frontend_Bound,22.95,% Slots,,,0.00,5.16,
27.092152414,S1-C2,Bad_Speculation,30.38,% Slots,,,0.00,5.16,
27.092152414,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.09,% Slots,,,0.00,5.16,
27.092152414,S1-C2,Bad_Speculation.Branch_Mispredicts,30.36,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
27.092152414,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.94,% Core_Clocks,,,0.00,10.33,
27.092152414,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
27.092152414,S1-C3,Frontend_Bound,23.23,% Slots,,,0.00,5.16,
27.092152414,S1-C3,Bad_Speculation,30.28,% Slots,,,0.00,5.16,
27.092152414,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.16,
27.092152414,S1-C3,Bad_Speculation.Branch_Mispredicts,30.26,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
27.092152414,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.53,% Core_Clocks,,,0.00,10.33,
27.092152414,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
27.092152414,S1-C4,Frontend_Bound,23.78,% Slots,,,0.00,5.17,
27.092152414,S1-C4,Bad_Speculation,31.18,% Slots,,,0.00,5.17,
27.092152414,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.17,
27.092152414,S1-C4,Bad_Speculation.Branch_Mispredicts,31.16,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
27.092152414,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.20,% Core_Clocks,,,0.00,5.16,
27.092152414,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C5,Frontend_Bound,23.79,% Slots,,,0.00,5.16,
27.092152414,S1-C5,Bad_Speculation,29.57,% Slots,,,0.00,5.16,
27.092152414,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.48,% Slots,,,0.00,5.16,
27.092152414,S1-C5,Bad_Speculation.Branch_Mispredicts,29.52,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
27.092152414,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.42,% Core_Clocks,,,0.00,5.16,
27.092152414,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C6,Frontend_Bound,38.43,% Slots,,,0.00,5.16,
27.092152414,S1-C6,Backend_Bound,38.43,% Slots,,,0.00,5.16,
27.092152414,S1-C6,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
27.092152414,S1-C6,Frontend_Bound.Frontend_Latency,24.61,% Slots,,rs_events.empty_end,0.00,5.16,<==
27.092152414,S1-C6,Backend_Bound.Memory_Bound,19.69,% Slots,,,0.00,5.16,
27.092152414,S1-C6,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.16,
27.092152414,S1-C6,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.17,
27.092152414,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.17,
27.092152414,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
27.092152414,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.96,% Clocks,,idq.ms_switches,0.00,5.17,
27.092152414,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
27.092152414,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C7,Frontend_Bound,42.81,% Slots,,,0.00,5.16,<==
27.092152414,S1-C7,Backend_Bound,27.30,% Slots,,,0.00,5.16,
27.092152414,S1-C7,Retiring,19.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
27.092152414,S1-C7,Frontend_Bound.Frontend_Latency,22.63,% Slots,,rs_events.empty_end,0.00,5.16,
27.092152414,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.05,% Slots,,,0.00,5.16,
27.092152414,S1-C7,Backend_Bound.Memory_Bound,14.85,% Slots,,,0.00,5.16,
27.092152414,S1-C7,Backend_Bound.Core_Bound,12.46,% Slots,,,0.00,5.16,
27.092152414,S1-C7,Retiring.Microcode_Sequencer,15.02,% Slots,,idq.ms_uops,0.00,5.17,
27.092152414,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.12,% Clocks,,,0.00,5.17,
27.092152414,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
27.092152414,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.37,% Clocks,,idq.ms_switches,0.00,5.17,
27.092152414,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.07,% Core_Clocks,,,0.00,5.38,
27.092152414,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
27.092152414,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.19,% Clocks,,,0.00,5.16,
27.092152414,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
27.092152414,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
27.092152414,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
28.499420526,S0-C0,Frontend_Bound,23.86,% Slots,,,0.00,5.4,
28.499420526,S0-C0,Bad_Speculation,31.18,% Slots,,,0.00,5.4,
28.499420526,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.4,
28.499420526,S0-C0,Bad_Speculation.Branch_Mispredicts,31.16,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
28.499420526,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.90,% Core_Clocks,,,0.00,5.4,
28.499420526,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C1,Frontend_Bound,23.29,% Slots,,,0.00,5.4,
28.499420526,S0-C1,Bad_Speculation,30.44,% Slots,,,0.00,5.4,
28.499420526,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.4,
28.499420526,S0-C1,Bad_Speculation.Branch_Mispredicts,30.42,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
28.499420526,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.40,% Core_Clocks,,,0.00,5.4,
28.499420526,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C2,Frontend_Bound,32.52,% Slots,,,0.00,5.4,
28.499420526,S0-C2,Backend_Bound,34.84,% Slots,,,0.00,5.4,
28.499420526,S0-C2,Retiring,29.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
28.499420526,S0-C2,Frontend_Bound.Frontend_Latency,21.62,% Slots,,rs_events.empty_end,0.00,5.4,
28.499420526,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.53,% Slots,,,0.00,5.4,
28.499420526,S0-C2,Backend_Bound.Memory_Bound,25.14,% Slots,,,0.00,5.12,
28.499420526,S0-C2,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.11,
28.499420526,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
28.499420526,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,29.81,% Clocks,,idq.ms_switches,0.00,5.12,
28.499420526,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.66,% Core_Clocks,,,0.00,5.12,
28.499420526,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.12,<==
28.499420526,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
28.499420526,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C3,Frontend_Bound,23.97,% Slots,,,0.00,5.4,
28.499420526,S0-C3,Bad_Speculation,31.10,% Slots,,,0.00,5.4,
28.499420526,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.4,
28.499420526,S0-C3,Bad_Speculation.Branch_Mispredicts,31.07,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
28.499420526,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.83,% Core_Clocks,,,0.00,10.8,
28.499420526,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C4,Frontend_Bound,23.14,% Slots,,,0.00,5.4,
28.499420526,S0-C4,Bad_Speculation,30.51,% Slots,,,0.00,5.4,
28.499420526,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.29,% Slots,,,0.00,5.4,
28.499420526,S0-C4,Bad_Speculation.Branch_Mispredicts,30.49,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
28.499420526,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.23,% Core_Clocks,,,0.00,10.8,
28.499420526,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C5,Frontend_Bound,24.25,% Slots,,,0.00,5.4,
28.499420526,S0-C5,Bad_Speculation,30.85,% Slots,,,0.00,5.4,
28.499420526,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.4,
28.499420526,S0-C5,Bad_Speculation.Branch_Mispredicts,30.83,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
28.499420526,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.31,% Core_Clocks,,,0.00,10.8,
28.499420526,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C6,Frontend_Bound,22.20,% Slots,,,0.00,5.4,
28.499420526,S0-C6,Backend_Bound,59.45,% Slots,,,0.00,5.4,<==
28.499420526,S0-C6,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
28.499420526,S0-C6,Frontend_Bound.Frontend_Latency,28.11,% Slots,,rs_events.empty_end,0.00,5.4,
28.499420526,S0-C6,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.4,
28.499420526,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.11,
28.499420526,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
28.499420526,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.11,
28.499420526,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C7,Frontend_Bound,36.58,% Slots,,,0.00,5.4,<==
28.499420526,S0-C7,Frontend_Bound.Frontend_Latency,17.42,% Slots,,rs_events.empty_end,0.00,5.4,
28.499420526,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.33,% Slots,,,0.00,5.4,
28.499420526,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.12,
28.499420526,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
28.499420526,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.79,% Core_Clocks,,,0.00,5.18,
28.499420526,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
28.499420526,S1-C0,Frontend_Bound,23.80,% Slots,,,0.00,5.4,
28.499420526,S1-C0,Bad_Speculation,30.66,% Slots,,,0.00,5.4,
28.499420526,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.4,
28.499420526,S1-C0,Bad_Speculation.Branch_Mispredicts,30.64,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
28.499420526,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.86,% Core_Clocks,,,0.00,10.8,
28.499420526,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
28.499420526,S1-C1,Frontend_Bound,23.63,% Slots,,,0.00,5.4,
28.499420526,S1-C1,Bad_Speculation,30.90,% Slots,,,0.00,5.4,
28.499420526,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.4,
28.499420526,S1-C1,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
28.499420526,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.58,% Core_Clocks,,,0.00,10.8,
28.499420526,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
28.499420526,S1-C2,Frontend_Bound,23.10,% Slots,,,0.00,5.4,
28.499420526,S1-C2,Bad_Speculation,30.80,% Slots,,,0.00,5.4,
28.499420526,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.45,% Slots,,,0.00,5.4,
28.499420526,S1-C2,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
28.499420526,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.01,% Core_Clocks,,,0.00,10.8,
28.499420526,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
28.499420526,S1-C3,Frontend_Bound,23.63,% Slots,,,0.00,5.4,
28.499420526,S1-C3,Bad_Speculation,31.06,% Slots,,,0.00,5.4,
28.499420526,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.4,
28.499420526,S1-C3,Bad_Speculation.Branch_Mispredicts,31.04,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
28.499420526,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.05,% Core_Clocks,,,0.00,10.8,
28.499420526,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
28.499420526,S1-C4,Frontend_Bound,23.85,% Slots,,,0.00,5.4,
28.499420526,S1-C4,Bad_Speculation,30.94,% Slots,,,0.00,5.4,
28.499420526,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.4,
28.499420526,S1-C4,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
28.499420526,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,5.4,
28.499420526,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
28.499420526,S1-C5,Frontend_Bound,34.01,% Slots,,,0.00,5.4,
28.499420526,S1-C5,Backend_Bound,40.91,% Slots,,,0.00,5.4,
28.499420526,S1-C5,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
28.499420526,S1-C5,Frontend_Bound.Frontend_Latency,33.44,% Slots,,rs_events.empty_end,0.00,5.4,
28.499420526,S1-C5,Backend_Bound.Memory_Bound,27.38,% Slots,,,0.00,5.12,<==
28.499420526,S1-C5,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.12,
28.499420526,S1-C5,Retiring.Microcode_Sequencer,15.63,% Slots,,idq.ms_uops,0.00,5.4,
28.499420526,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.11,
28.499420526,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
28.499420526,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.65,% Clocks,,idq.ms_switches,0.00,5.11,
28.499420526,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
28.499420526,S1-C6,Frontend_Bound,33.22,% Slots,,,0.00,5.4,
28.499420526,S1-C6,Backend_Bound,42.59,% Slots,,,0.00,5.4,
28.499420526,S1-C6,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
28.499420526,S1-C6,Frontend_Bound.Frontend_Latency,35.31,% Slots,,rs_events.empty_end,0.00,5.4,
28.499420526,S1-C6,Backend_Bound.Memory_Bound,25.97,% Slots,,,0.00,5.12,
28.499420526,S1-C6,Backend_Bound.Core_Bound,16.61,% Slots,,,0.00,5.12,
28.499420526,S1-C6,Retiring.Microcode_Sequencer,13.55,% Slots,,idq.ms_uops,0.00,5.39,
28.499420526,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.12,
28.499420526,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
28.499420526,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.12,
28.499420526,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,<==
28.499420526,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
28.499420526,S1-C7,Frontend_Bound,33.02,% Slots,,,0.00,5.4,
28.499420526,S1-C7,Backend_Bound,40.45,% Slots,,,0.00,5.4,
28.499420526,S1-C7,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
28.499420526,S1-C7,Frontend_Bound.Frontend_Latency,36.00,% Slots,,rs_events.empty_end,0.00,5.4,
28.499420526,S1-C7,Backend_Bound.Memory_Bound,26.15,% Slots,,,0.00,5.12,
28.499420526,S1-C7,Backend_Bound.Core_Bound,14.30,% Slots,,,0.00,5.12,
28.499420526,S1-C7,Retiring.Microcode_Sequencer,14.46,% Slots,,idq.ms_uops,0.00,5.39,
28.499420526,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.11,
28.499420526,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
28.499420526,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.89,% Clocks,,idq.ms_switches,0.00,5.11,
28.499420526,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,<==
28.499420526,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.91,% Clocks,,,0.00,5.4,
28.499420526,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
28.499420526,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
28.499420526,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
28.499420526,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
29.900579893,S0-C0,Frontend_Bound,24.45,% Slots,,,0.00,5.13,
29.900579893,S0-C0,Bad_Speculation,29.42,% Slots,,,0.00,5.13,
29.900579893,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.32,% Slots,,,0.00,5.13,
29.900579893,S0-C0,Bad_Speculation.Branch_Mispredicts,29.40,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
29.900579893,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.50,% Core_Clocks,,,0.00,5.14,
29.900579893,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C1,Frontend_Bound,23.12,% Slots,,,0.00,5.14,
29.900579893,S0-C1,Bad_Speculation,30.09,% Slots,,,0.00,5.14,
29.900579893,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.13,
29.900579893,S0-C1,Bad_Speculation.Branch_Mispredicts,30.06,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
29.900579893,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.85,% Core_Clocks,,,0.00,5.14,
29.900579893,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
29.900579893,S0-C2,Frontend_Bound,23.23,% Slots,,,0.00,5.13,
29.900579893,S0-C2,Bad_Speculation,30.31,% Slots,,,0.00,5.13,
29.900579893,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.13,
29.900579893,S0-C2,Bad_Speculation.Branch_Mispredicts,30.28,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
29.900579893,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.07,% Core_Clocks,,,0.00,10.28,
29.900579893,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
29.900579893,S0-C3,Frontend_Bound,23.86,% Slots,,,0.00,5.14,
29.900579893,S0-C3,Bad_Speculation,29.62,% Slots,,,0.00,5.14,
29.900579893,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.14,
29.900579893,S0-C3,Bad_Speculation.Branch_Mispredicts,29.58,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
29.900579893,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.36,% Core_Clocks,,,0.00,10.28,
29.900579893,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C4,Frontend_Bound,23.26,% Slots,,,0.00,5.13,
29.900579893,S0-C4,Bad_Speculation,30.85,% Slots,,,0.00,5.13,
29.900579893,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.13,
29.900579893,S0-C4,Bad_Speculation.Branch_Mispredicts,30.83,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
29.900579893,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.76,% Core_Clocks,,,0.00,10.27,
29.900579893,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
29.900579893,S0-C5,Frontend_Bound,23.40,% Slots,,,0.00,5.14,
29.900579893,S0-C5,Bad_Speculation,30.23,% Slots,,,0.00,5.14,
29.900579893,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.14,
29.900579893,S0-C5,Bad_Speculation.Branch_Mispredicts,30.21,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
29.900579893,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.56,% Core_Clocks,,,0.00,10.27,
29.900579893,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
29.900579893,S0-C6,Frontend_Bound,24.53,% Slots,,,0.00,5.13,
29.900579893,S0-C6,Bad_Speculation,11.83,% Slots,,,0.00,5.13,
29.900579893,S0-C6,Retiring,20.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
29.900579893,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.41,% Slots,,,0.00,5.13,
29.900579893,S0-C6,Bad_Speculation.Branch_Mispredicts,10.95,% Slots,,br_misp_retired.all_branches,0.00,5.13,
29.900579893,S0-C6,Retiring.Microcode_Sequencer,10.04,% Slots,,idq.ms_uops,0.00,5.13,
29.900579893,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.42,
29.900579893,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.60,% Core_Clocks,,,0.00,5.14,<==
29.900579893,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C7,Frontend_Bound,34.19,% Slots,,,0.00,5.14,<==
29.900579893,S0-C7,Backend_Bound,10.43,% Slots,,,0.00,5.14,
29.900579893,S0-C7,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.14,
29.900579893,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.18,% Slots,,,0.00,5.14,
29.900579893,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.42,
29.900579893,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
29.900579893,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.48,% Core_Clocks,,,0.00,5.14,
29.900579893,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
29.900579893,S1-C0,Frontend_Bound,23.61,% Slots,,,0.00,5.14,
29.900579893,S1-C0,Bad_Speculation,30.56,% Slots,,,0.00,5.14,
29.900579893,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.14,
29.900579893,S1-C0,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
29.900579893,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.64,% Core_Clocks,,,0.00,10.27,
29.900579893,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
29.900579893,S1-C1,Frontend_Bound,23.36,% Slots,,,0.00,5.14,
29.900579893,S1-C1,Bad_Speculation,30.08,% Slots,,,0.00,5.14,
29.900579893,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.14,
29.900579893,S1-C1,Bad_Speculation.Branch_Mispredicts,30.06,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
29.900579893,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.27,% Core_Clocks,,,0.00,10.28,
29.900579893,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
29.900579893,S1-C2,Frontend_Bound,22.86,% Slots,,,0.00,5.14,
29.900579893,S1-C2,Bad_Speculation,30.05,% Slots,,,0.00,5.14,
29.900579893,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.16,% Slots,,,0.00,5.14,
29.900579893,S1-C2,Bad_Speculation.Branch_Mispredicts,30.03,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
29.900579893,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.88,% Core_Clocks,,,0.00,10.27,
29.900579893,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
29.900579893,S1-C3,Frontend_Bound,24.01,% Slots,,,0.00,5.13,
29.900579893,S1-C3,Bad_Speculation,31.44,% Slots,,,0.00,5.13,
29.900579893,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.13,
29.900579893,S1-C3,Bad_Speculation.Branch_Mispredicts,31.42,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
29.900579893,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.57,% Core_Clocks,,,0.00,10.27,
29.900579893,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
29.900579893,S1-C4,Frontend_Bound,23.75,% Slots,,,0.00,5.13,
29.900579893,S1-C4,Bad_Speculation,30.70,% Slots,,,0.00,5.13,
29.900579893,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.40,% Slots,,,0.00,5.13,
29.900579893,S1-C4,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
29.900579893,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.99,% Core_Clocks,,,0.00,5.14,
29.900579893,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
29.900579893,S1-C5,Frontend_Bound,24.30,% Slots,,,0.00,5.14,
29.900579893,S1-C5,Bad_Speculation,29.63,% Slots,,,0.00,5.14,
29.900579893,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.14,
29.900579893,S1-C5,Bad_Speculation.Branch_Mispredicts,29.59,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
29.900579893,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.81,% Core_Clocks,,,0.00,5.14,
29.900579893,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
29.900579893,S1-C6,Frontend_Bound,44.39,% Slots,,,0.00,5.13,
29.900579893,S1-C6,Backend_Bound,30.22,% Slots,,,0.00,5.13,
29.900579893,S1-C6,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
29.900579893,S1-C6,Frontend_Bound.Frontend_Latency,26.59,% Slots,,rs_events.empty_end,0.00,5.13,<==
29.900579893,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.39,% Slots,,,0.00,5.13,
29.900579893,S1-C6,Backend_Bound.Memory_Bound,17.62,% Slots,,,0.00,5.13,
29.900579893,S1-C6,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.13,
29.900579893,S1-C6,Retiring.Microcode_Sequencer,14.43,% Slots,,idq.ms_uops,0.00,5.13,
29.900579893,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.42,
29.900579893,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
29.900579893,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.42,
29.900579893,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.97,% Core_Clocks,,,0.00,5.14,
29.900579893,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,99.02,% Clocks,,,0.00,5.14,
29.900579893,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
29.900579893,S1-C7,Frontend_Bound,36.95,% Slots,,,0.00,5.14,
29.900579893,S1-C7,Backend_Bound,37.99,% Slots,,,0.00,5.14,<==
29.900579893,S1-C7,Retiring,19.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
29.900579893,S1-C7,Frontend_Bound.Frontend_Latency,20.93,% Slots,,rs_events.empty_end,0.00,5.14,
29.900579893,S1-C7,Backend_Bound.Memory_Bound,20.48,% Slots,,,0.00,5.14,
29.900579893,S1-C7,Backend_Bound.Core_Bound,17.51,% Slots,,,0.00,5.14,
29.900579893,S1-C7,Retiring.Microcode_Sequencer,14.70,% Slots,,idq.ms_uops,0.00,5.13,
29.900579893,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.42,
29.900579893,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
29.900579893,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.42,
29.900579893,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
29.900579893,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.54,% Clocks,,,0.00,5.14,
29.900579893,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
29.900579893,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
29.900579893,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
31.393538456,S0-C0,Frontend_Bound,23.35,% Slots,,,0.00,5.36,
31.393538456,S0-C0,Bad_Speculation,30.32,% Slots,,,0.00,5.36,
31.393538456,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.36,
31.393538456,S0-C0,Bad_Speculation.Branch_Mispredicts,30.29,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.15,% Core_Clocks,,,0.00,5.36,
31.393538456,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C1,Frontend_Bound,23.75,% Slots,,,0.00,5.36,
31.393538456,S0-C1,Bad_Speculation,31.30,% Slots,,,0.00,5.36,
31.393538456,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.36,
31.393538456,S0-C1,Bad_Speculation.Branch_Mispredicts,31.28,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.54,% Core_Clocks,,,0.00,5.36,
31.393538456,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C2,Frontend_Bound,23.84,% Slots,,,0.00,5.36,
31.393538456,S0-C2,Bad_Speculation,30.90,% Slots,,,0.00,5.36,
31.393538456,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.36,
31.393538456,S0-C2,Bad_Speculation.Branch_Mispredicts,30.87,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.16,% Core_Clocks,,,0.00,10.72,
31.393538456,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C3,Frontend_Bound,33.29,% Slots,,,0.00,5.36,
31.393538456,S0-C3,Backend_Bound,34.24,% Slots,,,0.00,5.36,
31.393538456,S0-C3,Retiring,25.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
31.393538456,S0-C3,Frontend_Bound.Frontend_Latency,24.17,% Slots,,rs_events.empty_end,0.00,5.36,
31.393538456,S0-C3,Backend_Bound.Memory_Bound,21.95,% Slots,,,0.00,5.09,
31.393538456,S0-C3,Backend_Bound.Core_Bound,12.29,% Slots,,,0.00,5.09,
31.393538456,S0-C3,Retiring.Microcode_Sequencer,10.70,% Slots,,idq.ms_uops,0.00,5.09,
31.393538456,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
31.393538456,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.35,
31.393538456,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
31.393538456,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
31.393538456,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.10,% Clocks,,,0.00,5.36,
31.393538456,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C4,Frontend_Bound,23.04,% Slots,,,0.00,5.36,
31.393538456,S0-C4,Bad_Speculation,30.32,% Slots,,,0.00,5.36,
31.393538456,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.36,
31.393538456,S0-C4,Bad_Speculation.Branch_Mispredicts,30.30,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.92,% Core_Clocks,,,0.00,10.72,
31.393538456,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C5,Frontend_Bound,25.19,% Slots,,,0.00,5.36,
31.393538456,S0-C5,Bad_Speculation,29.69,% Slots,,,0.00,5.36,
31.393538456,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.35,
31.393538456,S0-C5,Bad_Speculation.Branch_Mispredicts,29.64,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,57.48,% Core_Clocks,,,0.00,10.71,
31.393538456,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C6,Frontend_Bound,32.11,% Slots,,,0.00,5.36,
31.393538456,S0-C6,Backend_Bound,48.56,% Slots,,,0.00,5.36,
31.393538456,S0-C6,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
31.393538456,S0-C6,Frontend_Bound.Frontend_Latency,23.00,% Slots,,rs_events.empty_end,0.00,5.36,
31.393538456,S0-C6,Backend_Bound.Memory_Bound,26.82,% Slots,,,0.00,5.09,<==
31.393538456,S0-C6,Backend_Bound.Core_Bound,21.74,% Slots,,,0.00,5.09,
31.393538456,S0-C6,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.36,
31.393538456,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.36,
31.393538456,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
31.393538456,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.48,% Clocks,,idq.ms_switches,0.00,5.36,
31.393538456,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
31.393538456,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
31.393538456,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C7,Frontend_Bound,34.73,% Slots,,,0.00,5.36,<==
31.393538456,S0-C7,Backend_Bound,12.42,% Slots,,,0.00,5.36,
31.393538456,S0-C7,Frontend_Bound.Frontend_Latency,18.12,% Slots,,rs_events.empty_end,0.00,5.36,
31.393538456,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.52,% Slots,,,0.00,5.36,
31.393538456,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.36,
31.393538456,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
31.393538456,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.02,% Core_Clocks,,,0.00,5.36,
31.393538456,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C0,Frontend_Bound,24.04,% Slots,,,0.00,5.36,
31.393538456,S1-C0,Bad_Speculation,31.38,% Slots,,,0.00,5.36,
31.393538456,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.36,
31.393538456,S1-C0,Bad_Speculation.Branch_Mispredicts,31.37,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.61,% Core_Clocks,,,0.00,10.72,
31.393538456,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C1,Frontend_Bound,23.78,% Slots,,,0.00,5.36,
31.393538456,S1-C1,Bad_Speculation,30.88,% Slots,,,0.00,5.36,
31.393538456,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.36,
31.393538456,S1-C1,Bad_Speculation.Branch_Mispredicts,30.86,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.64,% Core_Clocks,,,0.00,10.72,
31.393538456,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C2,Frontend_Bound,22.84,% Slots,,,0.00,5.36,
31.393538456,S1-C2,Bad_Speculation,30.42,% Slots,,,0.00,5.36,
31.393538456,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.36,
31.393538456,S1-C2,Bad_Speculation.Branch_Mispredicts,30.40,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.07,% Core_Clocks,,,0.00,10.72,
31.393538456,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C3,Frontend_Bound,23.58,% Slots,,,0.00,5.36,
31.393538456,S1-C3,Bad_Speculation,31.16,% Slots,,,0.00,5.36,
31.393538456,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.36,
31.393538456,S1-C3,Bad_Speculation.Branch_Mispredicts,31.15,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,10.72,
31.393538456,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C4,Frontend_Bound,23.09,% Slots,,,0.00,5.36,
31.393538456,S1-C4,Bad_Speculation,29.49,% Slots,,,0.00,5.36,
31.393538456,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.36,
31.393538456,S1-C4,Bad_Speculation.Branch_Mispredicts,29.47,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.08,% Core_Clocks,,,0.00,5.36,
31.393538456,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C5,Frontend_Bound,23.99,% Slots,,,0.00,5.36,
31.393538456,S1-C5,Bad_Speculation,30.89,% Slots,,,0.00,5.36,
31.393538456,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.35,
31.393538456,S1-C5,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
31.393538456,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.62,% Core_Clocks,,,0.00,5.36,
31.393538456,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C6,Frontend_Bound,40.57,% Slots,,,0.00,5.36,
31.393538456,S1-C6,Backend_Bound,34.59,% Slots,,,0.00,5.36,
31.393538456,S1-C6,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
31.393538456,S1-C6,Frontend_Bound.Frontend_Latency,31.42,% Slots,,rs_events.empty_end,0.00,5.36,<==
31.393538456,S1-C6,Backend_Bound.Memory_Bound,63.79,% Slots,,,0.00,5.09,
31.393538456,S1-C6,Retiring.Microcode_Sequencer,14.78,% Slots,,idq.ms_uops,0.00,5.36,
31.393538456,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.36,
31.393538456,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
31.393538456,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.36,
31.393538456,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
31.393538456,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
31.393538456,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C7,Frontend_Bound,41.49,% Slots,,,0.00,5.35,
31.393538456,S1-C7,Backend_Bound,32.41,% Slots,,,0.00,5.35,
31.393538456,S1-C7,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
31.393538456,S1-C7,Frontend_Bound.Frontend_Latency,28.81,% Slots,,rs_events.empty_end,0.00,5.35,<==
31.393538456,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.56,% Slots,,,0.00,5.35,
31.393538456,S1-C7,Backend_Bound.Memory_Bound,19.87,% Slots,,,0.00,5.09,
31.393538456,S1-C7,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.09,
31.393538456,S1-C7,Retiring.Microcode_Sequencer,14.09,% Slots,,idq.ms_uops,0.00,5.36,
31.393538456,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.36,
31.393538456,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
31.393538456,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.36,
31.393538456,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.24,% Core_Clocks,,,0.00,5.36,
31.393538456,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
31.393538456,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
31.393538456,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
32.882703816,S0-C0,Frontend_Bound,23.45,% Slots,,,0.00,5.11,
32.882703816,S0-C0,Bad_Speculation,29.74,% Slots,,,0.00,5.11,
32.882703816,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.11,
32.882703816,S0-C0,Bad_Speculation.Branch_Mispredicts,29.72,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.882703816,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.08,% Core_Clocks,,,0.00,5.38,
32.882703816,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C1,Frontend_Bound,23.80,% Slots,,,0.00,5.11,
32.882703816,S0-C1,Bad_Speculation,31.38,% Slots,,,0.00,5.11,
32.882703816,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.11,
32.882703816,S0-C1,Bad_Speculation.Branch_Mispredicts,31.36,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.882703816,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.18,% Core_Clocks,,,0.00,5.37,
32.882703816,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C2,Frontend_Bound,23.78,% Slots,,,0.00,5.11,
32.882703816,S0-C2,Bad_Speculation,30.96,% Slots,,,0.00,5.11,
32.882703816,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.16,% Slots,,,0.00,5.11,
32.882703816,S0-C2,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.882703816,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.98,% Core_Clocks,,,0.00,10.58,
32.882703816,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C3,Frontend_Bound,23.09,% Slots,,,0.00,5.1,
32.882703816,S0-C3,Bad_Speculation,30.59,% Slots,,,0.00,5.1,
32.882703816,S0-C3,Backend_Bound,10.42,% Slots,,,0.00,5.1,
32.882703816,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.1,
32.882703816,S0-C3,Bad_Speculation.Branch_Mispredicts,30.57,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
32.882703816,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.67,% Core_Clocks,,,0.00,10.58,
32.882703816,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C4,Frontend_Bound,24.21,% Slots,,,0.00,5.11,
32.882703816,S0-C4,Bad_Speculation,30.24,% Slots,,,0.00,5.11,
32.882703816,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.23,% Slots,,,0.00,5.11,
32.882703816,S0-C4,Bad_Speculation.Branch_Mispredicts,30.23,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.882703816,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,10.58,
32.882703816,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C5,Frontend_Bound,23.37,% Slots,,,0.00,5.1,
32.882703816,S0-C5,Bad_Speculation,29.73,% Slots,,,0.00,5.1,
32.882703816,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.1,
32.882703816,S0-C5,Bad_Speculation.Branch_Mispredicts,29.70,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
32.882703816,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.36,% Core_Clocks,,,0.00,10.59,
32.882703816,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C6,Frontend_Bound,37.92,% Slots,,,0.00,5.11,
32.882703816,S0-C6,Backend_Bound,32.40,% Slots,,,0.00,5.11,
32.882703816,S0-C6,Retiring,19.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
32.882703816,S0-C6,Frontend_Bound.Frontend_Latency,33.53,% Slots,,rs_events.empty_end,0.00,5.11,<==
32.882703816,S0-C6,Frontend_Bound.Frontend_Bandwidth,21.19,% Slots,,,0.00,5.11,
32.882703816,S0-C6,Backend_Bound.Memory_Bound,17.47,% Slots,,,0.00,5.11,
32.882703816,S0-C6,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.11,
32.882703816,S0-C6,Retiring.Microcode_Sequencer,10.32,% Slots,,idq.ms_uops,0.00,5.1,
32.882703816,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
32.882703816,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.69,% Clocks,,idq.ms_switches,0.00,5.1,
32.882703816,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.29,% Core_Clocks,,,0.00,5.38,
32.882703816,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
32.882703816,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C7,Frontend_Bound,34.44,% Slots,,,0.00,5.11,<==
32.882703816,S0-C7,Backend_Bound,15.97,% Slots,,,0.00,5.11,
32.882703816,S0-C7,Frontend_Bound.Frontend_Latency,18.86,% Slots,,rs_events.empty_end,0.00,5.11,
32.882703816,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.58,% Slots,,,0.00,5.11,
32.882703816,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.1,
32.882703816,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
32.882703816,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.89,% Core_Clocks,,,0.00,5.37,
32.882703816,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C0,Frontend_Bound,23.75,% Slots,,,0.00,5.11,
32.882703816,S1-C0,Bad_Speculation,30.77,% Slots,,,0.00,5.11,
32.882703816,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.11,
32.882703816,S1-C0,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.882703816,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,10.59,
32.882703816,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C1,Frontend_Bound,23.74,% Slots,,,0.00,5.11,
32.882703816,S1-C1,Bad_Speculation,30.98,% Slots,,,0.00,5.11,
32.882703816,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.1,
32.882703816,S1-C1,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.882703816,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.94,% Core_Clocks,,,0.00,10.59,
32.882703816,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C2,Frontend_Bound,24.30,% Slots,,,0.00,5.11,
32.882703816,S1-C2,Bad_Speculation,31.69,% Slots,,,0.00,5.11,
32.882703816,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.12,% Slots,,,0.00,5.11,
32.882703816,S1-C2,Bad_Speculation.Branch_Mispredicts,31.66,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.882703816,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.83,% Core_Clocks,,,0.00,10.59,
32.882703816,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C3,Frontend_Bound,23.73,% Slots,,,0.00,5.11,
32.882703816,S1-C3,Bad_Speculation,31.09,% Slots,,,0.00,5.11,
32.882703816,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.11,
32.882703816,S1-C3,Bad_Speculation.Branch_Mispredicts,31.08,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.882703816,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.82,% Core_Clocks,,,0.00,10.59,
32.882703816,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C4,Frontend_Bound,23.96,% Slots,,,0.00,5.11,
32.882703816,S1-C4,Bad_Speculation,31.43,% Slots,,,0.00,5.11,
32.882703816,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.11,
32.882703816,S1-C4,Bad_Speculation.Branch_Mispredicts,31.41,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.882703816,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.01,% Core_Clocks,,,0.00,5.22,
32.882703816,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C5,Frontend_Bound,22.30,% Slots,,,0.00,5.11,
32.882703816,S1-C5,Bad_Speculation,28.77,% Slots,,,0.00,5.11,
32.882703816,S1-C5,Backend_Bound,13.98,% Slots,,,0.00,5.11,
32.882703816,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.93,% Slots,,,0.00,5.11,
32.882703816,S1-C5,Bad_Speculation.Branch_Mispredicts,28.74,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.882703816,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.11,% Core_Clocks,,,0.00,5.22,
32.882703816,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C6,Frontend_Bound,41.42,% Slots,,,0.00,5.1,
32.882703816,S1-C6,Backend_Bound,32.61,% Slots,,,0.00,5.1,
32.882703816,S1-C6,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
32.882703816,S1-C6,Frontend_Bound.Frontend_Latency,35.51,% Slots,,rs_events.empty_end,0.00,5.1,<==
32.882703816,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.1,
32.882703816,S1-C6,Backend_Bound.Memory_Bound,20.49,% Slots,,,0.00,5.1,
32.882703816,S1-C6,Backend_Bound.Core_Bound,12.12,% Slots,,,0.00,5.1,
32.882703816,S1-C6,Retiring.Microcode_Sequencer,13.17,% Slots,,idq.ms_uops,0.00,5.11,
32.882703816,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.11,
32.882703816,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
32.882703816,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.11,
32.882703816,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.05,% Core_Clocks,,,0.00,5.37,
32.882703816,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
32.882703816,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C7,Frontend_Bound,35.33,% Slots,,,0.00,5.1,
32.882703816,S1-C7,Backend_Bound,40.33,% Slots,,,0.00,5.1,
32.882703816,S1-C7,Retiring,19.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
32.882703816,S1-C7,Frontend_Bound.Frontend_Latency,30.25,% Slots,,rs_events.empty_end,0.00,5.1,
32.882703816,S1-C7,Backend_Bound.Memory_Bound,24.16,% Slots,,,0.00,5.1,
32.882703816,S1-C7,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.1,
32.882703816,S1-C7,Retiring.Microcode_Sequencer,15.14,% Slots,,idq.ms_uops,0.00,5.11,
32.882703816,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.1,
32.882703816,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
32.882703816,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.01,% Clocks,,idq.ms_switches,0.00,5.1,
32.882703816,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
32.882703816,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
32.882703816,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
34.376078853,S0-C0,Frontend_Bound,23.50,% Slots,,,0.00,5.36,
34.376078853,S0-C0,Bad_Speculation,28.89,% Slots,,,0.00,5.36,
34.376078853,S0-C0,Backend_Bound,11.75,% Slots,,,0.00,5.36,
34.376078853,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.34,% Slots,,,0.00,5.09,
34.376078853,S0-C0,Bad_Speculation.Branch_Mispredicts,28.86,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,56.22,% Core_Clocks,,,0.00,5.09,
34.376078853,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C1,Frontend_Bound,21.52,% Slots,,,0.00,5.35,
34.376078853,S0-C1,Bad_Speculation,25.30,% Slots,,,0.00,5.35,
34.376078853,S0-C1,Backend_Bound,13.00,% Slots,,,0.00,5.35,
34.376078853,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.54,% Slots,,,0.00,5.09,
34.376078853,S0-C1,Bad_Speculation.Branch_Mispredicts,25.26,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,52.50,% Core_Clocks,,,0.00,5.09,
34.376078853,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C2,Frontend_Bound,24.65,% Slots,,,0.00,5.09,
34.376078853,S0-C2,Bad_Speculation,31.99,% Slots,,,0.00,5.09,
34.376078853,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.10,% Slots,,,0.00,5.09,
34.376078853,S0-C2,Bad_Speculation.Branch_Mispredicts,31.97,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.62,% Core_Clocks,,,0.00,10.31,
34.376078853,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C3,Frontend_Bound,23.10,% Slots,,,0.00,5.09,
34.376078853,S0-C3,Bad_Speculation,30.84,% Slots,,,0.00,5.09,
34.376078853,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.09,
34.376078853,S0-C3,Bad_Speculation.Branch_Mispredicts,30.82,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C4,Frontend_Bound,23.93,% Slots,,,0.00,5.09,
34.376078853,S0-C4,Bad_Speculation,31.47,% Slots,,,0.00,5.09,
34.376078853,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.09,
34.376078853,S0-C4,Bad_Speculation.Branch_Mispredicts,31.46,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.09,% Core_Clocks,,,0.00,10.31,
34.376078853,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C5,Frontend_Bound,24.64,% Slots,,,0.00,5.09,
34.376078853,S0-C5,Bad_Speculation,31.76,% Slots,,,0.00,5.09,
34.376078853,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.85,% Slots,,,0.00,5.09,
34.376078853,S0-C5,Bad_Speculation.Branch_Mispredicts,31.73,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.77,% Core_Clocks,,,0.00,10.31,
34.376078853,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C6,Frontend_Bound,24.27,% Slots,,,0.00,5.09,
34.376078853,S0-C6,Bad_Speculation,30.90,% Slots,,,0.00,5.09,
34.376078853,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.57,% Slots,,,0.00,5.09,
34.376078853,S0-C6,Bad_Speculation.Branch_Mispredicts,30.87,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.83,% Core_Clocks,,,0.00,10.31,
34.376078853,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
34.376078853,S0-C7,Frontend_Bound,27.50,% Slots,,,0.00,5.09,
34.376078853,S0-C7,Bad_Speculation,24.13,% Slots,,,0.00,5.09,
34.376078853,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.08,% Slots,,,0.00,5.09,
34.376078853,S0-C7,Bad_Speculation.Branch_Mispredicts,24.05,% Slots,,br_misp_retired.all_branches,0.00,5.09,
34.376078853,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.58,% Core_Clocks,,,0.00,5.09,
34.376078853,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.66,% Core_Clocks,,,0.00,10.31,<==
34.376078853,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S1-C0,Frontend_Bound,24.31,% Slots,,,0.00,5.09,
34.376078853,S1-C0,Bad_Speculation,31.43,% Slots,,,0.00,5.09,
34.376078853,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.73,% Slots,,,0.00,5.09,
34.376078853,S1-C0,Bad_Speculation.Branch_Mispredicts,31.41,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.68,% Core_Clocks,,,0.00,10.31,
34.376078853,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S1-C1,Frontend_Bound,23.92,% Slots,,,0.00,5.09,
34.376078853,S1-C1,Bad_Speculation,31.25,% Slots,,,0.00,5.09,
34.376078853,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.09,
34.376078853,S1-C1,Bad_Speculation.Branch_Mispredicts,31.23,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,10.31,
34.376078853,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
34.376078853,S1-C2,Frontend_Bound,23.49,% Slots,,,0.00,5.09,
34.376078853,S1-C2,Bad_Speculation,30.66,% Slots,,,0.00,5.09,
34.376078853,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.09,
34.376078853,S1-C2,Bad_Speculation.Branch_Mispredicts,30.65,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
34.376078853,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,10.31,
34.376078853,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
34.376078853,S1-C3,Frontend_Bound,24.59,% Slots,,,0.00,5.08,
34.376078853,S1-C3,Bad_Speculation,31.94,% Slots,,,0.00,5.08,
34.376078853,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.47,% Slots,,,0.00,5.08,
34.376078853,S1-C3,Bad_Speculation.Branch_Mispredicts,31.92,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
34.376078853,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.61,% Core_Clocks,,,0.00,10.3,
34.376078853,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S1-C4,Frontend_Bound,25.65,% Slots,,,0.00,5.09,
34.376078853,S1-C4,Bad_Speculation,32.37,% Slots,,,0.00,5.09,
34.376078853,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.22,% Slots,,,0.00,5.09,
34.376078853,S1-C4,Bad_Speculation.Branch_Mispredicts,32.35,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.12,% Core_Clocks,,,0.00,5.22,
34.376078853,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S1-C5,Frontend_Bound,22.86,% Slots,,,0.00,5.09,
34.376078853,S1-C5,Bad_Speculation,30.63,% Slots,,,0.00,5.09,
34.376078853,S1-C5,Backend_Bound,11.39,% Slots,,,0.00,5.09,
34.376078853,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.01,% Slots,,,0.00,5.09,
34.376078853,S1-C5,Bad_Speculation.Branch_Mispredicts,30.62,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
34.376078853,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.94,% Core_Clocks,,,0.00,5.22,
34.376078853,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
34.376078853,S1-C6,Frontend_Bound,38.74,% Slots,,,0.00,5.09,
34.376078853,S1-C6,Backend_Bound,35.34,% Slots,,,0.00,5.09,
34.376078853,S1-C6,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
34.376078853,S1-C6,Frontend_Bound.Frontend_Latency,38.32,% Slots,,rs_events.empty_end,0.00,5.08,<==
34.376078853,S1-C6,Backend_Bound.Memory_Bound,26.06,% Slots,,,0.00,5.08,
34.376078853,S1-C6,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.35,
34.376078853,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.67,% Clocks,,,0.00,5.35,
34.376078853,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
34.376078853,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.56,% Clocks,,idq.ms_switches,0.00,5.35,
34.376078853,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
34.376078853,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
34.376078853,S1-C7,Frontend_Bound,36.37,% Slots,,,0.00,5.09,
34.376078853,S1-C7,Backend_Bound,37.27,% Slots,,,0.00,5.09,
34.376078853,S1-C7,Retiring,20.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
34.376078853,S1-C7,Frontend_Bound.Frontend_Latency,29.67,% Slots,,rs_events.empty_end,0.00,5.08,
34.376078853,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.80,% Slots,,,0.00,5.09,
34.376078853,S1-C7,Backend_Bound.Memory_Bound,24.76,% Slots,,,0.00,5.08,
34.376078853,S1-C7,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.08,
34.376078853,S1-C7,Retiring.Microcode_Sequencer,15.96,% Slots,,idq.ms_uops,0.00,5.35,
34.376078853,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.43,% Clocks,,,0.00,5.35,
34.376078853,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
34.376078853,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.19,% Clocks,,idq.ms_switches,0.00,5.35,
34.376078853,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.61,% Core_Clocks,,,0.00,5.09,
34.376078853,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
34.376078853,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.15,% Clocks,,,0.00,5.36,
34.376078853,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
34.376078853,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
34.376078853,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
34.376078853,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
34.376078853,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
34.376078853,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
34.376078853,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
34.376078853,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
34.376078853,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
34.376078853,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
34.376078853,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
34.376078853,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
35.831815194,S0-C0,Frontend_Bound,33.19,% Slots,,,0.00,5.22,
35.831815194,S0-C0,Backend_Bound,17.74,% Slots,,,0.00,5.22,
35.831815194,S0-C0,Retiring,42.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
35.831815194,S0-C0,Frontend_Bound.Frontend_Latency,15.40,% Slots,,rs_events.empty_end,0.00,5.22,
35.831815194,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.90,% Slots,,,0.00,5.22,
35.831815194,S0-C0,Backend_Bound.Core_Bound,11.32,% Slots,,,0.00,5.22,
35.831815194,S0-C0,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,0.00,5.22,<==
35.831815194,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
35.831815194,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.08,% Clocks,,idq.ms_switches,0.00,5.22,
35.831815194,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.19,% Clocks,,,0.00,5.22,
35.831815194,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C1,Frontend_Bound,30.47,% Slots,,,0.00,5.22,
35.831815194,S0-C1,Backend_Bound,21.04,% Slots,,,0.00,5.22,
35.831815194,S0-C1,Frontend_Bound.Frontend_Bandwidth,20.14,% Slots,,,0.00,5.22,
35.831815194,S0-C1,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.22,
35.831815194,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.49,% Core_Clocks,,,0.00,5.5,<==
35.831815194,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.90,% Clocks,,,0.00,5.22,
35.831815194,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C2,Frontend_Bound,23.63,% Slots,,,0.00,5.22,
35.831815194,S0-C2,Bad_Speculation,30.51,% Slots,,,0.00,5.22,
35.831815194,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.22,
35.831815194,S0-C2,Bad_Speculation.Branch_Mispredicts,30.48,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,10.44,
35.831815194,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C3,Frontend_Bound,24.19,% Slots,,,0.00,5.22,
35.831815194,S0-C3,Bad_Speculation,31.72,% Slots,,,0.00,5.22,
35.831815194,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.63,% Slots,,,0.00,5.22,
35.831815194,S0-C3,Bad_Speculation.Branch_Mispredicts,31.69,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.68,% Core_Clocks,,,0.00,10.44,
35.831815194,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C4,Frontend_Bound,23.31,% Slots,,,0.00,5.22,
35.831815194,S0-C4,Bad_Speculation,29.08,% Slots,,,0.00,5.22,
35.831815194,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.22,
35.831815194,S0-C4,Bad_Speculation.Branch_Mispredicts,29.07,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.85,% Core_Clocks,,,0.00,10.44,
35.831815194,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C5,Frontend_Bound,21.80,% Slots,,,0.00,5.22,
35.831815194,S0-C5,Bad_Speculation,28.53,% Slots,,,0.00,5.22,
35.831815194,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.22,% Slots,,,0.00,5.22,
35.831815194,S0-C5,Bad_Speculation.Branch_Mispredicts,28.50,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.34,% Core_Clocks,,,0.00,10.44,
35.831815194,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C6,Frontend_Bound,23.73,% Slots,,,0.00,5.22,
35.831815194,S0-C6,Bad_Speculation,30.20,% Slots,,,0.00,5.22,
35.831815194,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.22,
35.831815194,S0-C6,Bad_Speculation.Branch_Mispredicts,30.18,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.49,% Core_Clocks,,,0.00,10.44,
35.831815194,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C7,Frontend_Bound,23.66,% Slots,,,0.00,5.22,
35.831815194,S0-C7,Bad_Speculation,31.05,% Slots,,,0.00,5.22,
35.831815194,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.22,
35.831815194,S0-C7,Bad_Speculation.Branch_Mispredicts,31.02,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.56,% Core_Clocks,,,0.00,10.44,
35.831815194,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S1-C0,Frontend_Bound,23.88,% Slots,,,0.00,5.22,
35.831815194,S1-C0,Bad_Speculation,31.07,% Slots,,,0.00,5.22,
35.831815194,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.22,
35.831815194,S1-C0,Bad_Speculation.Branch_Mispredicts,31.05,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.00,% Core_Clocks,,,0.00,10.44,
35.831815194,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S1-C1,Frontend_Bound,23.37,% Slots,,,0.00,5.22,
35.831815194,S1-C1,Bad_Speculation,30.61,% Slots,,,0.00,5.22,
35.831815194,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.22,
35.831815194,S1-C1,Bad_Speculation.Branch_Mispredicts,30.59,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,10.44,
35.831815194,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S1-C2,Frontend_Bound,23.33,% Slots,,,0.00,5.22,
35.831815194,S1-C2,Bad_Speculation,30.78,% Slots,,,0.00,5.22,
35.831815194,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.22,
35.831815194,S1-C2,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.58,% Core_Clocks,,,0.00,10.44,
35.831815194,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S1-C3,Frontend_Bound,23.62,% Slots,,,0.00,5.22,
35.831815194,S1-C3,Bad_Speculation,31.08,% Slots,,,0.00,5.22,
35.831815194,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.22,
35.831815194,S1-C3,Bad_Speculation.Branch_Mispredicts,31.07,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.97,% Core_Clocks,,,0.00,10.44,
35.831815194,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S1-C4,Frontend_Bound,23.82,% Slots,,,0.00,5.22,
35.831815194,S1-C4,Bad_Speculation,31.03,% Slots,,,0.00,5.22,
35.831815194,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.29,% Slots,,,0.00,5.22,
35.831815194,S1-C4,Bad_Speculation.Branch_Mispredicts,31.01,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
35.831815194,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.05,% Core_Clocks,,,0.00,5.22,
35.831815194,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S1-C5,Frontend_Bound,32.41,% Slots,,,0.00,5.22,
35.831815194,S1-C5,Backend_Bound,42.51,% Slots,,,0.00,5.22,
35.831815194,S1-C5,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
35.831815194,S1-C5,Frontend_Bound.Frontend_Latency,32.23,% Slots,,rs_events.empty_end,0.00,5.22,
35.831815194,S1-C5,Backend_Bound.Memory_Bound,26.45,% Slots,,,0.00,5.22,
35.831815194,S1-C5,Backend_Bound.Core_Bound,16.06,% Slots,,,0.00,5.22,
35.831815194,S1-C5,Retiring.Microcode_Sequencer,15.22,% Slots,,idq.ms_uops,0.00,5.23,
35.831815194,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.22,
35.831815194,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
35.831815194,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.71,% Clocks,,idq.ms_switches,0.00,5.22,
35.831815194,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
35.831815194,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.81,% Clocks,,,0.00,5.22,
35.831815194,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S1-C6,Frontend_Bound,38.32,% Slots,,,0.00,5.22,
35.831815194,S1-C6,Backend_Bound,38.80,% Slots,,,0.00,5.22,
35.831815194,S1-C6,Retiring,17.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
35.831815194,S1-C6,Frontend_Bound.Frontend_Latency,24.74,% Slots,,rs_events.empty_end,0.00,5.22,
35.831815194,S1-C6,Backend_Bound.Memory_Bound,22.77,% Slots,,,0.00,5.21,
35.831815194,S1-C6,Backend_Bound.Core_Bound,16.03,% Slots,,,0.00,5.21,
35.831815194,S1-C6,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.23,
35.831815194,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.22,
35.831815194,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
35.831815194,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.22,
35.831815194,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,<==
35.831815194,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
35.831815194,S1-C7,Frontend_Bound,39.27,% Slots,,,0.00,5.22,
35.831815194,S1-C7,Backend_Bound,34.16,% Slots,,,0.00,5.22,
35.831815194,S1-C7,Retiring,18.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
35.831815194,S1-C7,Frontend_Bound.Frontend_Latency,26.18,% Slots,,rs_events.empty_end,0.00,5.22,
35.831815194,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.70,% Slots,,,0.00,5.22,
35.831815194,S1-C7,Backend_Bound.Core_Bound,25.50,% Slots,,,0.00,5.22,
35.831815194,S1-C7,Retiring.Microcode_Sequencer,14.41,% Slots,,idq.ms_uops,0.00,5.22,
35.831815194,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.58,% Clocks,,idq.ms_switches,0.00,5.22,<==
35.831815194,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.84,% Core_Clocks,,,0.00,5.4,
35.831815194,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.98,% Clocks,,,0.00,5.22,
35.831815194,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
35.831815194,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
35.831815194,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
35.831815194,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
35.831815194,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
35.831815194,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
35.831815194,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
35.831815194,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
35.831815194,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
35.831815194,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
37.317006087,S0-C0,Frontend_Bound,23.89,% Slots,,,0.00,5.39,
37.317006087,S0-C0,Bad_Speculation,29.74,% Slots,,,0.00,5.39,
37.317006087,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.39,
37.317006087,S0-C0,Bad_Speculation.Branch_Mispredicts,29.71,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.41,% Core_Clocks,,,0.00,5.39,
37.317006087,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
37.317006087,S0-C1,Frontend_Bound,34.70,% Slots,,,0.00,5.39,<==
37.317006087,S0-C1,Backend_Bound,13.47,% Slots,,,0.00,5.39,
37.317006087,S0-C1,Frontend_Bound.Frontend_Latency,17.67,% Slots,,rs_events.empty_end,0.00,5.39,
37.317006087,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.00,% Slots,,,0.00,5.39,
37.317006087,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.12,
37.317006087,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,
37.317006087,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.61,% Core_Clocks,,,0.00,5.12,
37.317006087,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
37.317006087,S0-C2,Frontend_Bound,25.40,% Slots,,,0.00,5.39,
37.317006087,S0-C2,Bad_Speculation,30.40,% Slots,,,0.00,5.39,
37.317006087,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.19,% Slots,,,0.00,5.39,
37.317006087,S0-C2,Bad_Speculation.Branch_Mispredicts,30.35,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.79,% Core_Clocks,,,0.00,10.77,
37.317006087,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
37.317006087,S0-C3,Frontend_Bound,23.07,% Slots,,,0.00,5.39,
37.317006087,S0-C3,Bad_Speculation,30.26,% Slots,,,0.00,5.39,
37.317006087,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.39,
37.317006087,S0-C3,Bad_Speculation.Branch_Mispredicts,30.24,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,10.78,
37.317006087,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S0-C4,Frontend_Bound,23.73,% Slots,,,0.00,5.39,
37.317006087,S0-C4,Bad_Speculation,30.95,% Slots,,,0.00,5.39,
37.317006087,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.11,% Slots,,,0.00,5.39,
37.317006087,S0-C4,Bad_Speculation.Branch_Mispredicts,30.93,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.89,% Core_Clocks,,,0.00,10.78,
37.317006087,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S0-C5,Frontend_Bound,23.77,% Slots,,,0.00,5.39,
37.317006087,S0-C5,Bad_Speculation,30.52,% Slots,,,0.00,5.39,
37.317006087,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.39,
37.317006087,S0-C5,Bad_Speculation.Branch_Mispredicts,30.50,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.58,% Core_Clocks,,,0.00,10.78,
37.317006087,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S0-C6,Frontend_Bound,23.76,% Slots,,,0.00,5.39,
37.317006087,S0-C6,Bad_Speculation,30.65,% Slots,,,0.00,5.39,
37.317006087,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.39,
37.317006087,S0-C6,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,10.78,
37.317006087,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S0-C7,Frontend_Bound,46.24,% Slots,,,0.00,5.39,
37.317006087,S0-C7,Backend_Bound,21.95,% Slots,,,0.00,5.39,
37.317006087,S0-C7,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
37.317006087,S0-C7,Frontend_Bound.Frontend_Latency,28.02,% Slots,,rs_events.empty_end,0.00,5.39,
37.317006087,S0-C7,Frontend_Bound.Frontend_Bandwidth,51.37,% Slots,,,0.00,5.39,<==
37.317006087,S0-C7,Retiring.Microcode_Sequencer,16.14,% Slots,,idq.ms_uops,0.00,5.39,
37.317006087,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.78,% Clocks,,,0.00,5.12,
37.317006087,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
37.317006087,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.89,% Clocks,,idq.ms_switches,0.00,5.12,
37.317006087,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
37.317006087,S1-C0,Frontend_Bound,23.45,% Slots,,,0.00,5.39,
37.317006087,S1-C0,Bad_Speculation,29.95,% Slots,,,0.00,5.39,
37.317006087,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.39,
37.317006087,S1-C0,Bad_Speculation.Branch_Mispredicts,29.94,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.40,% Core_Clocks,,,0.00,10.78,
37.317006087,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C1,Frontend_Bound,23.25,% Slots,,,0.00,5.39,
37.317006087,S1-C1,Bad_Speculation,30.36,% Slots,,,0.00,5.39,
37.317006087,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.39,
37.317006087,S1-C1,Bad_Speculation.Branch_Mispredicts,30.34,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.22,% Core_Clocks,,,0.00,10.78,
37.317006087,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C2,Frontend_Bound,23.15,% Slots,,,0.00,5.39,
37.317006087,S1-C2,Bad_Speculation,30.40,% Slots,,,0.00,5.39,
37.317006087,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.39,
37.317006087,S1-C2,Bad_Speculation.Branch_Mispredicts,30.37,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.58,% Core_Clocks,,,0.00,10.78,
37.317006087,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C3,Frontend_Bound,23.14,% Slots,,,0.00,5.39,
37.317006087,S1-C3,Bad_Speculation,29.70,% Slots,,,0.00,5.39,
37.317006087,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.39,
37.317006087,S1-C3,Bad_Speculation.Branch_Mispredicts,29.68,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.43,% Core_Clocks,,,0.00,10.78,
37.317006087,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C4,Frontend_Bound,23.08,% Slots,,,0.00,5.39,
37.317006087,S1-C4,Bad_Speculation,30.02,% Slots,,,0.00,5.39,
37.317006087,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.39,
37.317006087,S1-C4,Bad_Speculation.Branch_Mispredicts,30.00,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.64,% Core_Clocks,,,0.00,5.39,
37.317006087,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C5,Frontend_Bound,23.76,% Slots,,,0.00,5.39,
37.317006087,S1-C5,Bad_Speculation,28.85,% Slots,,,0.00,5.39,
37.317006087,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.39,
37.317006087,S1-C5,Bad_Speculation.Branch_Mispredicts,28.80,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
37.317006087,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.05,% Core_Clocks,,,0.00,5.39,
37.317006087,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C6,Frontend_Bound,50.63,% Slots,,,0.00,5.39,
37.317006087,S1-C6,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
37.317006087,S1-C6,Frontend_Bound.Frontend_Latency,38.16,% Slots,,rs_events.empty_end,0.00,5.38,<==
37.317006087,S1-C6,Frontend_Bound.Frontend_Bandwidth,30.85,% Slots,,,0.00,5.39,
37.317006087,S1-C6,Retiring.Microcode_Sequencer,13.54,% Slots,,idq.ms_uops,0.00,5.39,
37.317006087,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.11,
37.317006087,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
37.317006087,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.67,% Clocks,,idq.ms_switches,0.00,5.11,
37.317006087,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.03,% Core_Clocks,,,0.00,5.2,
37.317006087,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
37.317006087,S1-C7,Frontend_Bound,43.20,% Slots,,,0.00,5.39,<==
37.317006087,S1-C7,Backend_Bound,24.25,% Slots,,,0.00,5.39,
37.317006087,S1-C7,Retiring,19.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
37.317006087,S1-C7,Frontend_Bound.Frontend_Latency,17.63,% Slots,,rs_events.empty_end,0.00,5.39,
37.317006087,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.43,% Slots,,,0.00,5.39,
37.317006087,S1-C7,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.12,
37.317006087,S1-C7,Retiring.Microcode_Sequencer,15.29,% Slots,,idq.ms_uops,0.00,5.39,
37.317006087,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.12,
37.317006087,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
37.317006087,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.12,
37.317006087,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.16,% Core_Clocks,,,0.00,5.2,
37.317006087,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
37.317006087,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
37.317006087,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
37.317006087,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
37.317006087,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
37.317006087,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
37.317006087,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
38.835972005,S0-C0,Frontend_Bound,26.78,% Slots,,,0.00,5.27,
38.835972005,S0-C0,Bad_Speculation,28.62,% Slots,,,0.00,5.27,
38.835972005,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.14,% Slots,,,0.00,5.27,
38.835972005,S0-C0,Bad_Speculation.Branch_Mispredicts,28.57,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
38.835972005,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,52.88,% Core_Clocks,,,0.00,5.27,
38.835972005,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
38.835972005,S0-C1,Frontend_Bound,33.77,% Slots,,,0.00,5.26,<==
38.835972005,S0-C1,Backend_Bound,13.99,% Slots,,,0.00,5.26,
38.835972005,S0-C1,Frontend_Bound.Frontend_Latency,17.02,% Slots,,rs_events.empty_end,0.00,5.26,
38.835972005,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.27,% Slots,,,0.00,5.26,
38.835972005,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.27,
38.835972005,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
38.835972005,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.10,% Core_Clocks,,,0.00,5.27,
38.835972005,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
38.835972005,S0-C2,Frontend_Bound,30.52,% Slots,,,0.00,5.26,
38.835972005,S0-C2,Backend_Bound,43.66,% Slots,,,0.00,5.26,<==
38.835972005,S0-C2,Retiring,36.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
38.835972005,S0-C2,Frontend_Bound.Frontend_Latency,32.15,% Slots,,rs_events.empty_end,0.00,5.26,
38.835972005,S0-C2,Backend_Bound.Memory_Bound,23.78,% Slots,,,0.00,5.26,
38.835972005,S0-C2,Backend_Bound.Core_Bound,19.88,% Slots,,,0.00,5.26,
38.835972005,S0-C2,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.26,
38.835972005,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.26,
38.835972005,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
38.835972005,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.69,% Clocks,,idq.ms_switches,0.00,5.26,
38.835972005,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
38.835972005,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
38.835972005,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
38.835972005,S0-C3,Frontend_Bound,23.58,% Slots,,,0.00,5.27,
38.835972005,S0-C3,Bad_Speculation,30.98,% Slots,,,0.00,5.27,
38.835972005,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.27,
38.835972005,S0-C3,Bad_Speculation.Branch_Mispredicts,30.96,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
38.835972005,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.23,% Core_Clocks,,,0.00,10.53,
38.835972005,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
38.835972005,S0-C4,Frontend_Bound,23.59,% Slots,,,0.00,5.27,
38.835972005,S0-C4,Bad_Speculation,31.23,% Slots,,,0.00,5.27,
38.835972005,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.27,
38.835972005,S0-C4,Bad_Speculation.Branch_Mispredicts,31.21,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
38.835972005,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,10.53,
38.835972005,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
38.835972005,S0-C5,Frontend_Bound,23.18,% Slots,,,0.00,5.27,
38.835972005,S0-C5,Bad_Speculation,30.36,% Slots,,,0.00,5.27,
38.835972005,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.27,
38.835972005,S0-C5,Bad_Speculation.Branch_Mispredicts,30.34,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
38.835972005,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.64,% Core_Clocks,,,0.00,10.53,
38.835972005,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
38.835972005,S0-C6,Frontend_Bound,24.15,% Slots,,,0.00,5.27,
38.835972005,S0-C6,Bad_Speculation,31.20,% Slots,,,0.00,5.27,
38.835972005,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.44,% Slots,,,0.00,5.27,
38.835972005,S0-C6,Bad_Speculation.Branch_Mispredicts,31.18,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
38.835972005,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.70,% Core_Clocks,,,0.00,10.53,
38.835972005,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
38.835972005,S0-C7,Frontend_Bound,35.71,% Slots,,,0.00,5.26,
38.835972005,S0-C7,Backend_Bound,37.91,% Slots,,,0.00,5.26,<==
38.835972005,S0-C7,Retiring,12.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
38.835972005,S0-C7,Frontend_Bound.Frontend_Latency,27.35,% Slots,,rs_events.empty_end,0.00,5.26,
38.835972005,S0-C7,Backend_Bound.Memory_Bound,18.35,% Slots,,,0.00,5.26,
38.835972005,S0-C7,Backend_Bound.Core_Bound,19.55,% Slots,,,0.00,5.26,
38.835972005,S0-C7,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.27,
38.835972005,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.27,
38.835972005,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
38.835972005,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.93,% Clocks,,idq.ms_switches,0.00,5.27,
38.835972005,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
38.835972005,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.85,% Clocks,,,0.00,5.27,
38.835972005,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
38.835972005,S1-C0,Frontend_Bound,24.02,% Slots,,,0.00,5.26,
38.835972005,S1-C0,Bad_Speculation,31.05,% Slots,,,0.00,5.26,
38.835972005,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.26,
38.835972005,S1-C0,Bad_Speculation.Branch_Mispredicts,31.03,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
38.835972005,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,10.53,
38.835972005,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
38.835972005,S1-C1,Frontend_Bound,23.30,% Slots,,,0.00,5.26,
38.835972005,S1-C1,Bad_Speculation,30.62,% Slots,,,0.00,5.26,
38.835972005,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.26,
38.835972005,S1-C1,Bad_Speculation.Branch_Mispredicts,30.60,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
38.835972005,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.23,% Core_Clocks,,,0.00,10.53,
38.835972005,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
38.835972005,S1-C2,Frontend_Bound,23.18,% Slots,,,0.00,5.26,
38.835972005,S1-C2,Bad_Speculation,30.60,% Slots,,,0.00,5.26,
38.835972005,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.41,% Slots,,,0.00,5.26,
38.835972005,S1-C2,Bad_Speculation.Branch_Mispredicts,30.58,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
38.835972005,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.06,% Core_Clocks,,,0.00,10.53,
38.835972005,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
38.835972005,S1-C3,Frontend_Bound,23.59,% Slots,,,0.00,5.26,
38.835972005,S1-C3,Bad_Speculation,30.92,% Slots,,,0.00,5.26,
38.835972005,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.26,
38.835972005,S1-C3,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
38.835972005,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.08,% Core_Clocks,,,0.00,10.53,
38.835972005,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
38.835972005,S1-C4,Frontend_Bound,23.34,% Slots,,,0.00,5.26,
38.835972005,S1-C4,Bad_Speculation,30.21,% Slots,,,0.00,5.26,
38.835972005,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.26,
38.835972005,S1-C4,Bad_Speculation.Branch_Mispredicts,30.20,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
38.835972005,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.49,% Core_Clocks,,,0.00,5.27,
38.835972005,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
38.835972005,S1-C5,Frontend_Bound,25.85,% Slots,,,0.00,5.27,
38.835972005,S1-C5,Bad_Speculation,27.21,% Slots,,,0.00,5.27,
38.835972005,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.26,
38.835972005,S1-C5,Bad_Speculation.Branch_Mispredicts,27.14,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
38.835972005,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,56.95,% Core_Clocks,,,0.00,5.27,
38.835972005,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
38.835972005,S1-C6,Frontend_Bound,39.46,% Slots,,,0.00,5.26,
38.835972005,S1-C6,Backend_Bound,25.70,% Slots,,,0.00,5.26,
38.835972005,S1-C6,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
38.835972005,S1-C6,Frontend_Bound.Frontend_Latency,36.45,% Slots,,rs_events.empty_end,0.00,5.26,<==
38.835972005,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.53,% Slots,,,0.00,5.26,
38.835972005,S1-C6,Backend_Bound.Core_Bound,41.48,% Slots,,,0.00,5.26,
38.835972005,S1-C6,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.27,
38.835972005,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
38.835972005,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.27,
38.835972005,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.87,% Core_Clocks,,,0.00,5.26,
38.835972005,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
38.835972005,S1-C7,Backend_Bound,69.27,% Slots,,,0.00,5.26,
38.835972005,S1-C7,Retiring,20.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
38.835972005,S1-C7,Retiring.Microcode_Sequencer,15.81,% Slots,,idq.ms_uops,0.00,5.27,
38.835972005,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.65,% Clocks,,idq.ms_switches,0.00,5.27,
38.835972005,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
38.835972005,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
38.835972005,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
38.835972005,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
38.835972005,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
38.835972005,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
40.378135533,S0-C0,Frontend_Bound,32.36,% Slots,,,0.00,5.18,
40.378135533,S0-C0,Backend_Bound,17.04,% Slots,,,0.00,5.18,
40.378135533,S0-C0,Frontend_Bound.Frontend_Latency,22.94,% Slots,,rs_events.empty_end,0.00,5.18,<==
40.378135533,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.44,% Slots,,,0.00,5.18,
40.378135533,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.45,
40.378135533,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
40.378135533,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.34,% Core_Clocks,,,0.00,5.19,
40.378135533,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C1,Frontend_Bound,23.38,% Slots,,,0.00,5.19,
40.378135533,S0-C1,Bad_Speculation,30.27,% Slots,,,0.00,5.19,
40.378135533,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.19,
40.378135533,S0-C1,Bad_Speculation.Branch_Mispredicts,30.25,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
40.378135533,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.12,% Core_Clocks,,,0.00,5.19,
40.378135533,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
40.378135533,S0-C2,Frontend_Bound,38.35,% Slots,,,0.00,5.19,
40.378135533,S0-C2,Backend_Bound,33.73,% Slots,,,0.00,5.19,
40.378135533,S0-C2,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
40.378135533,S0-C2,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,0.00,5.19,<==
40.378135533,S0-C2,Backend_Bound.Memory_Bound,18.63,% Slots,,,0.00,5.19,
40.378135533,S0-C2,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.19,
40.378135533,S0-C2,Retiring.Microcode_Sequencer,10.28,% Slots,,idq.ms_uops,0.00,5.18,
40.378135533,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.45,
40.378135533,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
40.378135533,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.10,% Clocks,,idq.ms_switches,0.00,5.45,
40.378135533,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
40.378135533,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.11,% Clocks,,,0.00,5.19,
40.378135533,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C3,Frontend_Bound,23.14,% Slots,,,0.00,5.18,
40.378135533,S0-C3,Bad_Speculation,30.61,% Slots,,,0.00,5.18,
40.378135533,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.18,
40.378135533,S0-C3,Bad_Speculation.Branch_Mispredicts,30.59,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
40.378135533,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.22,% Core_Clocks,,,0.00,10.38,
40.378135533,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
40.378135533,S0-C4,Frontend_Bound,22.94,% Slots,,,0.00,5.18,
40.378135533,S0-C4,Bad_Speculation,30.61,% Slots,,,0.00,5.18,
40.378135533,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.18,
40.378135533,S0-C4,Bad_Speculation.Branch_Mispredicts,30.59,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
40.378135533,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.89,% Core_Clocks,,,0.00,10.38,
40.378135533,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C5,Frontend_Bound,23.70,% Slots,,,0.00,5.18,
40.378135533,S0-C5,Bad_Speculation,30.97,% Slots,,,0.00,5.18,
40.378135533,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.18,
40.378135533,S0-C5,Bad_Speculation.Branch_Mispredicts,30.95,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
40.378135533,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,10.38,
40.378135533,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C6,Frontend_Bound,23.31,% Slots,,,0.00,5.18,
40.378135533,S0-C6,Bad_Speculation,29.90,% Slots,,,0.00,5.18,
40.378135533,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.18,
40.378135533,S0-C6,Bad_Speculation.Branch_Mispredicts,29.88,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
40.378135533,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,10.38,
40.378135533,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C7,Frontend_Bound,37.03,% Slots,,,0.00,5.18,
40.378135533,S0-C7,Backend_Bound,36.00,% Slots,,,0.00,5.18,
40.378135533,S0-C7,Retiring,20.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
40.378135533,S0-C7,Frontend_Bound.Frontend_Latency,28.43,% Slots,,rs_events.empty_end,0.00,5.18,<==
40.378135533,S0-C7,Backend_Bound.Memory_Bound,21.71,% Slots,,,0.00,5.18,
40.378135533,S0-C7,Backend_Bound.Core_Bound,14.29,% Slots,,,0.00,5.18,
40.378135533,S0-C7,Retiring.Microcode_Sequencer,16.81,% Slots,,idq.ms_uops,0.00,5.19,
40.378135533,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.45,
40.378135533,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
40.378135533,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.58,% Clocks,,idq.ms_switches,0.00,5.45,
40.378135533,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
40.378135533,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
40.378135533,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.58,% Clocks,,,0.00,5.19,
40.378135533,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C0,Frontend_Bound,23.29,% Slots,,,0.00,5.18,
40.378135533,S1-C0,Bad_Speculation,29.73,% Slots,,,0.00,5.18,
40.378135533,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.18,
40.378135533,S1-C0,Bad_Speculation.Branch_Mispredicts,29.71,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
40.378135533,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.66,% Core_Clocks,,,0.00,10.38,
40.378135533,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C1,Frontend_Bound,23.38,% Slots,,,0.00,5.18,
40.378135533,S1-C1,Bad_Speculation,30.30,% Slots,,,0.00,5.18,
40.378135533,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.18,
40.378135533,S1-C1,Bad_Speculation.Branch_Mispredicts,30.28,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
40.378135533,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.72,% Core_Clocks,,,0.00,10.38,
40.378135533,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C2,Frontend_Bound,22.75,% Slots,,,0.00,5.18,
40.378135533,S1-C2,Bad_Speculation,30.40,% Slots,,,0.00,5.18,
40.378135533,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.18,
40.378135533,S1-C2,Bad_Speculation.Branch_Mispredicts,30.38,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
40.378135533,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.34,% Core_Clocks,,,0.00,10.38,
40.378135533,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C3,Frontend_Bound,23.26,% Slots,,,0.00,5.18,
40.378135533,S1-C3,Bad_Speculation,30.07,% Slots,,,0.00,5.18,
40.378135533,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.18,
40.378135533,S1-C3,Bad_Speculation.Branch_Mispredicts,30.06,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
40.378135533,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,10.38,
40.378135533,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
40.378135533,S1-C4,Frontend_Bound,23.30,% Slots,,,0.00,5.18,
40.378135533,S1-C4,Bad_Speculation,30.65,% Slots,,,0.00,5.18,
40.378135533,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.41,% Slots,,,0.00,5.18,
40.378135533,S1-C4,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
40.378135533,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.24,% Core_Clocks,,,0.00,5.19,
40.378135533,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C5,Frontend_Bound,29.09,% Slots,,,0.00,5.19,
40.378135533,S1-C5,Bad_Speculation,28.68,% Slots,,,0.00,5.19,
40.378135533,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.31,% Slots,,,0.00,5.19,
40.378135533,S1-C5,Bad_Speculation.Branch_Mispredicts,28.63,% Slots,,br_misp_retired.all_branches,0.00,5.18,
40.378135533,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.91,% Core_Clocks,,,0.00,5.19,<==
40.378135533,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C6,Frontend_Bound,46.97,% Slots,,,0.00,5.18,
40.378135533,S1-C6,Backend_Bound,12.05,% Slots,,,0.00,5.18,
40.378135533,S1-C6,Retiring,25.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
40.378135533,S1-C6,Frontend_Bound.Frontend_Latency,40.45,% Slots,,rs_events.empty_end,0.00,5.18,
40.378135533,S1-C6,Frontend_Bound.Frontend_Bandwidth,24.01,% Slots,,,0.00,5.18,
40.378135533,S1-C6,Backend_Bound.Core_Bound,43.00,% Slots,,,0.00,5.18,
40.378135533,S1-C6,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.19,
40.378135533,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
40.378135533,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.21,% Clocks,,idq.ms_switches,0.00,5.44,
40.378135533,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.76,% Core_Clocks,,,0.00,5.19,
40.378135533,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C7,Frontend_Bound,36.08,% Slots,,,0.00,5.19,<==
40.378135533,S1-C7,Backend_Bound,12.74,% Slots,,,0.00,5.19,
40.378135533,S1-C7,Frontend_Bound.Frontend_Latency,21.50,% Slots,,rs_events.empty_end,0.00,5.18,
40.378135533,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.62,% Slots,,,0.00,5.19,
40.378135533,S1-C7,Backend_Bound.Memory_Bound,13.44,% Slots,,,0.00,5.18,
40.378135533,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.44,
40.378135533,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
40.378135533,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.07,% Core_Clocks,,,0.00,5.19,
40.378135533,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
40.378135533,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
40.378135533,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
40.378135533,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
41.876309178,S0-C0,Frontend_Bound,34.54,% Slots,,,0.00,5.34,<==
41.876309178,S0-C0,Backend_Bound,14.18,% Slots,,,0.00,5.34,
41.876309178,S0-C0,Frontend_Bound.Frontend_Latency,18.85,% Slots,,rs_events.empty_end,0.00,5.34,
41.876309178,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.65,% Slots,,,0.00,5.34,
41.876309178,S0-C0,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.07,
41.876309178,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.08,
41.876309178,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,
41.876309178,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.78,% Core_Clocks,,,0.00,5.35,
41.876309178,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C1,Frontend_Bound,23.74,% Slots,,,0.00,5.34,
41.876309178,S0-C1,Bad_Speculation,31.49,% Slots,,,0.00,5.34,
41.876309178,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.03,% Slots,,,0.00,5.34,
41.876309178,S0-C1,Bad_Speculation.Branch_Mispredicts,31.47,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.92,% Core_Clocks,,,0.00,5.34,
41.876309178,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C2,Frontend_Bound,25.51,% Slots,,,0.00,5.34,
41.876309178,S0-C2,Bad_Speculation,29.14,% Slots,,,0.00,5.34,
41.876309178,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.15,% Slots,,,0.00,5.34,
41.876309178,S0-C2,Bad_Speculation.Branch_Mispredicts,29.06,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.62,% Core_Clocks,,,0.00,10.68,
41.876309178,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C3,Frontend_Bound,23.49,% Slots,,,0.00,5.34,
41.876309178,S0-C3,Bad_Speculation,30.73,% Slots,,,0.00,5.34,
41.876309178,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.34,
41.876309178,S0-C3,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.44,% Core_Clocks,,,0.00,10.68,
41.876309178,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C4,Frontend_Bound,27.67,% Slots,,,0.00,5.34,
41.876309178,S0-C4,Bad_Speculation,20.84,% Slots,,,0.00,5.34,
41.876309178,S0-C4,Backend_Bound,10.16,% Slots,,,0.00,5.34,
41.876309178,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.80,% Slots,,,0.00,5.33,
41.876309178,S0-C4,Bad_Speculation.Branch_Mispredicts,20.78,% Slots,,br_misp_retired.all_branches,0.00,5.34,
41.876309178,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.18,% Core_Clocks,,,0.00,10.68,<==
41.876309178,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C5,Frontend_Bound,24.36,% Slots,,,0.00,5.34,
41.876309178,S0-C5,Bad_Speculation,31.74,% Slots,,,0.00,5.34,
41.876309178,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.24,% Slots,,,0.00,5.34,
41.876309178,S0-C5,Bad_Speculation.Branch_Mispredicts,31.72,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.10,% Core_Clocks,,,0.00,10.68,
41.876309178,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C6,Frontend_Bound,24.75,% Slots,,,0.00,5.34,
41.876309178,S0-C6,Bad_Speculation,32.20,% Slots,,,0.00,5.34,
41.876309178,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.92,% Slots,,,0.00,5.34,
41.876309178,S0-C6,Bad_Speculation.Branch_Mispredicts,32.18,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.03,% Core_Clocks,,,0.00,10.68,
41.876309178,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C7,Frontend_Bound,24.02,% Slots,,,0.00,5.34,
41.876309178,S0-C7,Bad_Speculation,31.95,% Slots,,,0.00,5.34,
41.876309178,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.34,
41.876309178,S0-C7,Bad_Speculation.Branch_Mispredicts,31.94,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.59,% Core_Clocks,,,0.00,10.68,
41.876309178,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C0,Frontend_Bound,23.95,% Slots,,,0.00,5.34,
41.876309178,S1-C0,Bad_Speculation,30.67,% Slots,,,0.00,5.34,
41.876309178,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.44,% Slots,,,0.00,5.34,
41.876309178,S1-C0,Bad_Speculation.Branch_Mispredicts,30.65,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.69,% Core_Clocks,,,0.00,10.68,
41.876309178,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C1,Frontend_Bound,24.12,% Slots,,,0.00,5.34,
41.876309178,S1-C1,Bad_Speculation,31.19,% Slots,,,0.00,5.34,
41.876309178,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.79,% Slots,,,0.00,5.34,
41.876309178,S1-C1,Bad_Speculation.Branch_Mispredicts,31.17,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.81,% Core_Clocks,,,0.00,10.68,
41.876309178,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C2,Frontend_Bound,23.19,% Slots,,,0.00,5.34,
41.876309178,S1-C2,Bad_Speculation,30.69,% Slots,,,0.00,5.34,
41.876309178,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.34,
41.876309178,S1-C2,Bad_Speculation.Branch_Mispredicts,30.67,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,10.68,
41.876309178,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C3,Frontend_Bound,24.26,% Slots,,,0.00,5.34,
41.876309178,S1-C3,Bad_Speculation,31.24,% Slots,,,0.00,5.34,
41.876309178,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.86,% Slots,,,0.00,5.34,
41.876309178,S1-C3,Bad_Speculation.Branch_Mispredicts,31.22,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.48,% Core_Clocks,,,0.00,10.68,
41.876309178,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C4,Frontend_Bound,23.89,% Slots,,,0.00,5.34,
41.876309178,S1-C4,Bad_Speculation,30.93,% Slots,,,0.00,5.34,
41.876309178,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.34,
41.876309178,S1-C4,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
41.876309178,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.05,% Core_Clocks,,,0.00,5.34,
41.876309178,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C5,Frontend_Bound,36.09,% Slots,,,0.00,5.34,
41.876309178,S1-C5,Backend_Bound,37.42,% Slots,,,0.00,5.34,<==
41.876309178,S1-C5,Retiring,19.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
41.876309178,S1-C5,Frontend_Bound.Frontend_Latency,27.61,% Slots,,rs_events.empty_end,0.00,5.34,
41.876309178,S1-C5,Backend_Bound.Memory_Bound,20.37,% Slots,,,0.00,5.07,
41.876309178,S1-C5,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.07,
41.876309178,S1-C5,Retiring.Microcode_Sequencer,15.47,% Slots,,idq.ms_uops,0.00,5.34,
41.876309178,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
41.876309178,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.08,% Clocks,,idq.ms_switches,0.00,5.07,
41.876309178,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
41.876309178,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C6,Frontend_Bound,36.47,% Slots,,,0.00,5.34,
41.876309178,S1-C6,Backend_Bound,29.68,% Slots,,,0.00,5.34,
41.876309178,S1-C6,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
41.876309178,S1-C6,Frontend_Bound.Frontend_Latency,25.80,% Slots,,rs_events.empty_end,0.00,5.34,
41.876309178,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.22,% Slots,,,0.00,5.34,
41.876309178,S1-C6,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.34,
41.876309178,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.07,
41.876309178,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
41.876309178,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.12,% Clocks,,idq.ms_switches,0.00,5.07,<==
41.876309178,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.50,% Core_Clocks,,,0.00,5.34,
41.876309178,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C7,Frontend_Bound,32.36,% Slots,,,0.00,5.34,
41.876309178,S1-C7,Backend_Bound,41.06,% Slots,,,0.00,5.34,
41.876309178,S1-C7,Retiring,18.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
41.876309178,S1-C7,Frontend_Bound.Frontend_Latency,19.93,% Slots,,rs_events.empty_end,0.00,5.34,
41.876309178,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.33,% Slots,,,0.00,5.34,
41.876309178,S1-C7,Backend_Bound.Memory_Bound,77.09,% Slots,,,0.00,5.07,
41.876309178,S1-C7,Retiring.Microcode_Sequencer,14.50,% Slots,,idq.ms_uops,0.00,5.34,
41.876309178,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
41.876309178,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.58,% Clocks,,idq.ms_switches,0.00,5.07,
41.876309178,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.96,% Core_Clocks,,,0.00,5.34,
41.876309178,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
41.876309178,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
41.876309178,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
43.449217842,S0-C0,Frontend_Bound,32.15,% Slots,,,0.00,5.09,<==
43.449217842,S0-C0,Backend_Bound,19.32,% Slots,,,0.00,5.09,
43.449217842,S0-C0,Frontend_Bound.Frontend_Latency,15.72,% Slots,,rs_events.empty_end,0.00,5.09,
43.449217842,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.25,% Slots,,,0.00,5.09,
43.449217842,S0-C0,Backend_Bound.Memory_Bound,14.48,% Slots,,,0.00,5.09,
43.449217842,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.35,
43.449217842,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.19,
43.449217842,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.71,% Core_Clocks,,,0.00,5.34,
43.449217842,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
43.449217842,S0-C1,Frontend_Bound,23.47,% Slots,,,0.00,5.09,
43.449217842,S0-C1,Bad_Speculation,30.13,% Slots,,,0.00,5.09,
43.449217842,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.09,
43.449217842,S0-C1,Bad_Speculation.Branch_Mispredicts,30.10,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.03,% Core_Clocks,,,0.00,5.34,
43.449217842,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S0-C2,Frontend_Bound,21.95,% Slots,,,0.00,5.09,
43.449217842,S0-C2,Bad_Speculation,28.80,% Slots,,,0.00,5.09,
43.449217842,S0-C2,Backend_Bound,13.71,% Slots,,,0.00,5.09,
43.449217842,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.08,% Slots,,,0.00,5.08,
43.449217842,S0-C2,Bad_Speculation.Branch_Mispredicts,28.78,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.97,% Core_Clocks,,,0.00,10.63,
43.449217842,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S0-C3,Frontend_Bound,23.30,% Slots,,,0.00,5.09,
43.449217842,S0-C3,Bad_Speculation,30.81,% Slots,,,0.00,5.09,
43.449217842,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.08,
43.449217842,S0-C3,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.05,% Core_Clocks,,,0.00,10.63,
43.449217842,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S0-C4,Frontend_Bound,59.17,% Slots,,,0.00,5.09,
43.449217842,S0-C4,Backend_Bound,16.03,% Slots,,,0.00,5.09,
43.449217842,S0-C4,Retiring,18.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
43.449217842,S0-C4,Frontend_Bound.Frontend_Latency,52.37,% Slots,,rs_events.empty_end,0.00,5.09,<==
43.449217842,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.09,
43.449217842,S0-C4,Backend_Bound.Memory_Bound,12.91,% Slots,,,0.00,5.09,
43.449217842,S0-C4,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.09,
43.449217842,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.35,
43.449217842,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
43.449217842,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.35,
43.449217842,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.88,% Core_Clocks,,,0.00,5.34,
43.449217842,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
43.449217842,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
43.449217842,S0-C5,Frontend_Bound,23.65,% Slots,,,0.00,5.09,
43.449217842,S0-C5,Bad_Speculation,30.12,% Slots,,,0.00,5.09,
43.449217842,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.08,
43.449217842,S0-C5,Bad_Speculation.Branch_Mispredicts,30.09,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.44,% Core_Clocks,,,0.00,10.63,
43.449217842,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S0-C6,Frontend_Bound,23.98,% Slots,,,0.00,5.09,
43.449217842,S0-C6,Bad_Speculation,31.27,% Slots,,,0.00,5.09,
43.449217842,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.09,
43.449217842,S0-C6,Bad_Speculation.Branch_Mispredicts,31.25,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,10.64,
43.449217842,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S0-C7,Frontend_Bound,22.91,% Slots,,,0.00,5.09,
43.449217842,S0-C7,Bad_Speculation,30.21,% Slots,,,0.00,5.09,
43.449217842,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.09,
43.449217842,S0-C7,Bad_Speculation.Branch_Mispredicts,30.19,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.25,% Core_Clocks,,,0.00,10.64,
43.449217842,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S1-C0,Frontend_Bound,23.86,% Slots,,,0.00,5.09,
43.449217842,S1-C0,Bad_Speculation,31.05,% Slots,,,0.00,5.09,
43.449217842,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.08,
43.449217842,S1-C0,Bad_Speculation.Branch_Mispredicts,31.03,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.37,% Core_Clocks,,,0.00,10.64,
43.449217842,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S1-C1,Frontend_Bound,23.67,% Slots,,,0.00,5.09,
43.449217842,S1-C1,Bad_Speculation,30.95,% Slots,,,0.00,5.09,
43.449217842,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.08,
43.449217842,S1-C1,Bad_Speculation.Branch_Mispredicts,30.93,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.36,% Core_Clocks,,,0.00,10.64,
43.449217842,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S1-C2,Frontend_Bound,24.04,% Slots,,,0.00,5.09,
43.449217842,S1-C2,Bad_Speculation,31.78,% Slots,,,0.00,5.09,
43.449217842,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.08,
43.449217842,S1-C2,Bad_Speculation.Branch_Mispredicts,31.76,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,10.64,
43.449217842,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S1-C3,Frontend_Bound,23.80,% Slots,,,0.00,5.09,
43.449217842,S1-C3,Bad_Speculation,30.81,% Slots,,,0.00,5.09,
43.449217842,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.09,
43.449217842,S1-C3,Bad_Speculation.Branch_Mispredicts,30.80,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,10.64,
43.449217842,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S1-C4,Frontend_Bound,23.80,% Slots,,,0.00,5.09,
43.449217842,S1-C4,Bad_Speculation,31.13,% Slots,,,0.00,5.09,
43.449217842,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.08,
43.449217842,S1-C4,Bad_Speculation.Branch_Mispredicts,31.11,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
43.449217842,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.75,% Core_Clocks,,,0.00,5.3,
43.449217842,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
43.449217842,S1-C5,Frontend_Bound,26.13,% Slots,,,0.00,5.09,
43.449217842,S1-C5,Backend_Bound,36.01,% Slots,,,0.00,5.09,
43.449217842,S1-C5,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.09,
43.449217842,S1-C5,Backend_Bound.Core_Bound,27.88,% Slots,,,0.00,5.09,<==
43.449217842,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.34,
43.449217842,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
43.449217842,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
43.449217842,S1-C6,Frontend_Bound,29.01,% Slots,,,0.00,5.08,
43.449217842,S1-C6,Backend_Bound,49.77,% Slots,,,0.00,5.08,
43.449217842,S1-C6,Retiring,25.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
43.449217842,S1-C6,Frontend_Bound.Frontend_Latency,50.00,% Slots,,rs_events.empty_end,0.00,5.08,
43.449217842,S1-C6,Backend_Bound.Memory_Bound,20.06,% Slots,,,0.00,5.08,
43.449217842,S1-C6,Backend_Bound.Core_Bound,29.70,% Slots,,,0.00,5.08,<==
43.449217842,S1-C6,Retiring.Microcode_Sequencer,9.69,% Slots,,idq.ms_uops,0.00,5.08,
43.449217842,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
43.449217842,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.93,% Clocks,,idq.ms_switches,0.00,5.34,
43.449217842,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
43.449217842,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
43.449217842,S1-C7,Frontend_Bound,31.13,% Slots,,,0.00,5.09,
43.449217842,S1-C7,Backend_Bound,45.12,% Slots,,,0.00,5.09,
43.449217842,S1-C7,Retiring,20.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
43.449217842,S1-C7,Frontend_Bound.Frontend_Latency,39.70,% Slots,,rs_events.empty_end,0.00,5.09,
43.449217842,S1-C7,Backend_Bound.Memory_Bound,38.04,% Slots,,,0.00,5.09,
43.449217842,S1-C7,Retiring.Microcode_Sequencer,10.33,% Slots,,idq.ms_uops,0.00,5.08,
43.449217842,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
43.449217842,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.33,% Clocks,,idq.ms_switches,0.00,5.34,
43.449217842,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
43.449217842,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
43.449217842,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
43.449217842,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
43.449217842,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
43.449217842,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
43.449217842,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
44.874813663,S0-C0,Frontend_Bound,23.53,% Slots,,,0.00,5.33,
44.874813663,S0-C0,Bad_Speculation,30.38,% Slots,,,0.00,5.33,
44.874813663,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.57,% Slots,,,0.00,5.04,
44.874813663,S0-C0,Bad_Speculation.Branch_Mispredicts,30.36,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.43,% Core_Clocks,,,0.00,5.05,
44.874813663,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C1,Frontend_Bound,24.00,% Slots,,,0.00,5.33,
44.874813663,S0-C1,Bad_Speculation,31.34,% Slots,,,0.00,5.33,
44.874813663,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.05,
44.874813663,S0-C1,Bad_Speculation.Branch_Mispredicts,31.32,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.66,% Core_Clocks,,,0.00,5.05,
44.874813663,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C2,Frontend_Bound,36.79,% Slots,,,0.00,5.05,<==
44.874813663,S0-C2,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.05,
44.874813663,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.17,% Slots,,,0.00,5.05,
44.874813663,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.33,
44.874813663,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
44.874813663,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.69,% Core_Clocks,,,0.00,5.33,
44.874813663,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C3,Frontend_Bound,23.05,% Slots,,,0.00,5.05,
44.874813663,S0-C3,Bad_Speculation,30.40,% Slots,,,0.00,5.05,
44.874813663,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.05,
44.874813663,S0-C3,Bad_Speculation.Branch_Mispredicts,30.39,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.68,% Core_Clocks,,,0.00,10.12,
44.874813663,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C4,Frontend_Bound,41.43,% Slots,,,0.00,5.05,<==
44.874813663,S0-C4,Backend_Bound,20.16,% Slots,,,0.00,5.05,
44.874813663,S0-C4,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
44.874813663,S0-C4,Frontend_Bound.Frontend_Latency,25.49,% Slots,,rs_events.empty_end,0.00,5.05,
44.874813663,S0-C4,Frontend_Bound.Frontend_Bandwidth,25.49,% Slots,,,0.00,5.04,
44.874813663,S0-C4,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.05,
44.874813663,S0-C4,Retiring.Microcode_Sequencer,12.00,% Slots,,idq.ms_uops,0.00,5.33,
44.874813663,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.33,
44.874813663,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
44.874813663,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.78,% Clocks,,idq.ms_switches,0.00,5.33,
44.874813663,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.24,% Core_Clocks,,,0.00,5.13,
44.874813663,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
44.874813663,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
44.874813663,S0-C5,Frontend_Bound,28.99,% Slots,,,0.00,5.05,
44.874813663,S0-C5,Backend_Bound,48.45,% Slots,,,0.00,5.05,
44.874813663,S0-C5,Retiring,19.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
44.874813663,S0-C5,Frontend_Bound.Frontend_Latency,36.63,% Slots,,rs_events.empty_end,0.00,5.05,
44.874813663,S0-C5,Backend_Bound.Memory_Bound,34.41,% Slots,,,0.00,5.05,<==
44.874813663,S0-C5,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.05,
44.874813663,S0-C5,Retiring.Microcode_Sequencer,16.07,% Slots,,idq.ms_uops,0.00,5.33,
44.874813663,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.33,
44.874813663,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
44.874813663,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.31,% Clocks,,idq.ms_switches,0.00,5.33,
44.874813663,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
44.874813663,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
44.874813663,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C6,Frontend_Bound,24.13,% Slots,,,0.00,5.05,
44.874813663,S0-C6,Bad_Speculation,31.54,% Slots,,,0.00,5.05,
44.874813663,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.05,
44.874813663,S0-C6,Bad_Speculation.Branch_Mispredicts,31.52,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.83,% Core_Clocks,,,0.00,10.12,
44.874813663,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C7,Frontend_Bound,22.82,% Slots,,,0.00,5.05,
44.874813663,S0-C7,Bad_Speculation,30.18,% Slots,,,0.00,5.05,
44.874813663,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.05,
44.874813663,S0-C7,Bad_Speculation.Branch_Mispredicts,30.16,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.04,% Core_Clocks,,,0.00,10.12,
44.874813663,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C0,Frontend_Bound,23.75,% Slots,,,0.00,5.05,
44.874813663,S1-C0,Bad_Speculation,30.64,% Slots,,,0.00,5.05,
44.874813663,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.05,
44.874813663,S1-C0,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.85,% Core_Clocks,,,0.00,10.12,
44.874813663,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C1,Frontend_Bound,23.71,% Slots,,,0.00,5.05,
44.874813663,S1-C1,Bad_Speculation,30.91,% Slots,,,0.00,5.05,
44.874813663,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.05,
44.874813663,S1-C1,Bad_Speculation.Branch_Mispredicts,30.89,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,10.12,
44.874813663,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C2,Frontend_Bound,26.40,% Slots,,,0.00,5.05,
44.874813663,S1-C2,Bad_Speculation,31.67,% Slots,,,0.00,5.05,
44.874813663,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.71,% Slots,,,0.00,5.05,
44.874813663,S1-C2,Bad_Speculation.Branch_Mispredicts,31.63,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.01,% Core_Clocks,,,0.00,10.12,
44.874813663,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C3,Frontend_Bound,23.46,% Slots,,,0.00,5.05,
44.874813663,S1-C3,Bad_Speculation,30.48,% Slots,,,0.00,5.05,
44.874813663,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.05,
44.874813663,S1-C3,Bad_Speculation.Branch_Mispredicts,30.46,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.61,% Core_Clocks,,,0.00,10.12,
44.874813663,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C4,Frontend_Bound,23.00,% Slots,,,0.00,5.05,
44.874813663,S1-C4,Bad_Speculation,29.83,% Slots,,,0.00,5.05,
44.874813663,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.05,
44.874813663,S1-C4,Bad_Speculation.Branch_Mispredicts,29.82,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.22,% Core_Clocks,,,0.00,5.07,
44.874813663,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C5,Frontend_Bound,42.27,% Slots,,,0.00,5.05,<==
44.874813663,S1-C5,Backend_Bound,24.86,% Slots,,,0.00,5.05,
44.874813663,S1-C5,Retiring,22.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
44.874813663,S1-C5,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.05,
44.874813663,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.08,% Slots,,,0.00,5.05,
44.874813663,S1-C5,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.05,
44.874813663,S1-C5,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.05,
44.874813663,S1-C5,Retiring.Microcode_Sequencer,8.41,% Slots,,idq.ms_uops,0.00,5.33,
44.874813663,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
44.874813663,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.42,% Clocks,,idq.ms_switches,0.00,5.33,
44.874813663,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.15,% Core_Clocks,,,0.00,5.14,
44.874813663,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
44.874813663,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.53,% Clocks,,,0.00,5.22,
44.874813663,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C6,Frontend_Bound,50.27,% Slots,,,0.00,5.05,
44.874813663,S1-C6,Retiring,29.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
44.874813663,S1-C6,Frontend_Bound.Frontend_Latency,39.94,% Slots,,rs_events.empty_end,0.00,5.05,
44.874813663,S1-C6,Frontend_Bound.Frontend_Bandwidth,32.16,% Slots,,,0.00,5.05,
44.874813663,S1-C6,Retiring.Microcode_Sequencer,8.53,% Slots,,idq.ms_uops,0.00,5.33,
44.874813663,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
44.874813663,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.90,% Clocks,,idq.ms_switches,0.00,5.33,
44.874813663,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.32,% Core_Clocks,,,0.00,5.13,
44.874813663,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C7,Frontend_Bound,22.97,% Slots,,,0.00,5.05,
44.874813663,S1-C7,Bad_Speculation,30.78,% Slots,,,0.00,5.05,
44.874813663,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.89,% Slots,,,0.00,5.05,
44.874813663,S1-C7,Bad_Speculation.Branch_Mispredicts,30.76,% Slots,,br_misp_retired.all_branches,0.00,5.05,<==
44.874813663,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.14,% Core_Clocks,,,0.00,5.07,
44.874813663,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
44.874813663,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
44.874813663,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
44.874813663,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
44.874813663,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
46.352154085,S0-C0,Frontend_Bound,23.19,% Slots,,,0.00,5.42,
46.352154085,S0-C0,Bad_Speculation,29.37,% Slots,,,0.00,5.42,
46.352154085,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.41,
46.352154085,S0-C0,Bad_Speculation.Branch_Mispredicts,29.35,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
46.352154085,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.92,% Core_Clocks,,,0.00,5.42,
46.352154085,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C1,Frontend_Bound,23.34,% Slots,,,0.00,5.42,
46.352154085,S0-C1,Bad_Speculation,30.37,% Slots,,,0.00,5.42,
46.352154085,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.41,
46.352154085,S0-C1,Bad_Speculation.Branch_Mispredicts,30.35,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
46.352154085,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,5.41,
46.352154085,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C2,Frontend_Bound,32.84,% Slots,,,0.00,5.42,
46.352154085,S0-C2,Backend_Bound,18.66,% Slots,,,0.00,5.42,
46.352154085,S0-C2,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.42,<==
46.352154085,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.42,
46.352154085,S0-C2,Backend_Bound.Core_Bound,11.86,% Slots,,,0.00,5.14,
46.352154085,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.14,
46.352154085,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
46.352154085,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.92,% Core_Clocks,,,0.00,5.14,
46.352154085,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.14,% Clocks,,,0.00,5.41,
46.352154085,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C3,Frontend_Bound,23.57,% Slots,,,0.00,5.41,
46.352154085,S0-C3,Bad_Speculation,31.35,% Slots,,,0.00,5.41,
46.352154085,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.41,
46.352154085,S0-C3,Bad_Speculation.Branch_Mispredicts,31.34,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
46.352154085,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.67,% Core_Clocks,,,0.00,10.83,
46.352154085,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C4,Frontend_Bound,36.45,% Slots,,,0.00,5.41,
46.352154085,S0-C4,Backend_Bound,37.83,% Slots,,,0.00,5.41,
46.352154085,S0-C4,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
46.352154085,S0-C4,Frontend_Bound.Frontend_Latency,30.90,% Slots,,rs_events.empty_end,0.00,5.41,
46.352154085,S0-C4,Backend_Bound.Memory_Bound,23.62,% Slots,,,0.00,5.15,
46.352154085,S0-C4,Backend_Bound.Core_Bound,14.21,% Slots,,,0.00,5.15,
46.352154085,S0-C4,Retiring.Microcode_Sequencer,11.63,% Slots,,idq.ms_uops,0.00,5.14,
46.352154085,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.15,
46.352154085,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
46.352154085,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.12,% Clocks,,idq.ms_switches,0.00,5.15,
46.352154085,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,<==
46.352154085,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.29,% Clocks,,,0.00,5.41,
46.352154085,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C5,Frontend_Bound,31.46,% Slots,,,0.00,5.41,
46.352154085,S0-C5,Backend_Bound,43.93,% Slots,,,0.00,5.41,
46.352154085,S0-C5,Retiring,19.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
46.352154085,S0-C5,Frontend_Bound.Frontend_Latency,28.57,% Slots,,rs_events.empty_end,0.00,5.41,
46.352154085,S0-C5,Backend_Bound.Memory_Bound,27.09,% Slots,,,0.00,5.14,<==
46.352154085,S0-C5,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.14,
46.352154085,S0-C5,Retiring.Microcode_Sequencer,16.43,% Slots,,idq.ms_uops,0.00,5.14,
46.352154085,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.93,% Clocks,,,0.00,5.14,
46.352154085,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
46.352154085,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.75,% Clocks,,idq.ms_switches,0.00,5.14,
46.352154085,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
46.352154085,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
46.352154085,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.46,% Clocks,,,0.00,5.41,
46.352154085,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C6,Frontend_Bound,24.00,% Slots,,,0.00,5.41,
46.352154085,S0-C6,Bad_Speculation,31.23,% Slots,,,0.00,5.41,
46.352154085,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.41,
46.352154085,S0-C6,Bad_Speculation.Branch_Mispredicts,31.21,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
46.352154085,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.69,% Core_Clocks,,,0.00,10.83,
46.352154085,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C7,Frontend_Bound,23.05,% Slots,,,0.00,5.41,
46.352154085,S0-C7,Bad_Speculation,30.89,% Slots,,,0.00,5.41,
46.352154085,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.41,
46.352154085,S0-C7,Bad_Speculation.Branch_Mispredicts,30.87,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
46.352154085,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.01,% Core_Clocks,,,0.00,10.83,
46.352154085,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C0,Frontend_Bound,24.31,% Slots,,,0.00,5.41,
46.352154085,S1-C0,Bad_Speculation,31.51,% Slots,,,0.00,5.41,
46.352154085,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.41,
46.352154085,S1-C0,Bad_Speculation.Branch_Mispredicts,31.50,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
46.352154085,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.95,% Core_Clocks,,,0.00,10.83,
46.352154085,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C1,Frontend_Bound,23.68,% Slots,,,0.00,5.41,
46.352154085,S1-C1,Bad_Speculation,30.86,% Slots,,,0.00,5.41,
46.352154085,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.41,
46.352154085,S1-C1,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
46.352154085,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.67,% Core_Clocks,,,0.00,10.83,
46.352154085,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C2,Frontend_Bound,34.31,% Slots,,,0.00,5.41,<==
46.352154085,S1-C2,Backend_Bound,17.03,% Slots,,,0.00,5.41,
46.352154085,S1-C2,Frontend_Bound.Frontend_Latency,21.41,% Slots,,rs_events.empty_end,0.00,5.41,
46.352154085,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.47,% Slots,,,0.00,5.41,
46.352154085,S1-C2,Backend_Bound.Core_Bound,22.67,% Slots,,,0.00,5.14,
46.352154085,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.14,
46.352154085,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
46.352154085,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.37,% Core_Clocks,,,0.00,5.32,
46.352154085,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C3,Frontend_Bound,23.66,% Slots,,,0.00,5.41,
46.352154085,S1-C3,Bad_Speculation,30.56,% Slots,,,0.00,5.41,
46.352154085,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.41,
46.352154085,S1-C3,Bad_Speculation.Branch_Mispredicts,30.55,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
46.352154085,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,10.83,
46.352154085,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C4,Frontend_Bound,23.83,% Slots,,,0.00,5.41,
46.352154085,S1-C4,Bad_Speculation,31.34,% Slots,,,0.00,5.41,
46.352154085,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.41,
46.352154085,S1-C4,Bad_Speculation.Branch_Mispredicts,31.32,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
46.352154085,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.07,% Core_Clocks,,,0.00,5.41,
46.352154085,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C5,Frontend_Bound,41.05,% Slots,,,0.00,5.41,<==
46.352154085,S1-C5,Backend_Bound,24.10,% Slots,,,0.00,5.41,
46.352154085,S1-C5,Retiring,19.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
46.352154085,S1-C5,Frontend_Bound.Frontend_Latency,25.59,% Slots,,rs_events.empty_end,0.00,5.41,
46.352154085,S1-C5,Frontend_Bound.Frontend_Bandwidth,22.69,% Slots,,,0.00,5.41,
46.352154085,S1-C5,Backend_Bound.Memory_Bound,12.51,% Slots,,,0.00,5.14,
46.352154085,S1-C5,Backend_Bound.Core_Bound,11.60,% Slots,,,0.00,5.14,
46.352154085,S1-C5,Retiring.Microcode_Sequencer,14.67,% Slots,,idq.ms_uops,0.00,5.15,
46.352154085,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.14,
46.352154085,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
46.352154085,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.14,
46.352154085,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.92,% Core_Clocks,,,0.00,5.32,
46.352154085,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
46.352154085,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C6,Backend_Bound,76.90,% Slots,,,0.00,5.42,
46.352154085,S1-C6,Retiring,18.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
46.352154085,S1-C6,Backend_Bound.Memory_Bound,57.40,% Slots,,,0.00,5.14,
46.352154085,S1-C6,Backend_Bound.Core_Bound,19.49,% Slots,,,0.00,5.14,
46.352154085,S1-C6,Retiring.Microcode_Sequencer,14.63,% Slots,,idq.ms_uops,0.00,5.15,
46.352154085,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.15,
46.352154085,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
46.352154085,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C7,Frontend_Bound,23.60,% Slots,,,0.00,5.41,
46.352154085,S1-C7,Bad_Speculation,31.71,% Slots,,,0.00,5.41,
46.352154085,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.41,
46.352154085,S1-C7,Bad_Speculation.Branch_Mispredicts,31.69,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
46.352154085,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.96,% Core_Clocks,,,0.00,5.41,
46.352154085,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
46.352154085,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
47.771307259,S0-C0,Frontend_Bound,23.85,% Slots,,,0.00,5.08,
47.771307259,S0-C0,Bad_Speculation,30.85,% Slots,,,0.00,5.08,
47.771307259,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.08,
47.771307259,S0-C0,Bad_Speculation.Branch_Mispredicts,30.83,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
47.771307259,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.95,% Core_Clocks,,,0.00,5.07,
47.771307259,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C1,Frontend_Bound,23.62,% Slots,,,0.00,5.08,
47.771307259,S0-C1,Bad_Speculation,30.73,% Slots,,,0.00,5.08,
47.771307259,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.08,
47.771307259,S0-C1,Bad_Speculation.Branch_Mispredicts,30.71,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
47.771307259,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.01,% Core_Clocks,,,0.00,5.07,
47.771307259,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C2,Frontend_Bound,34.97,% Slots,,,0.00,5.08,
47.771307259,S0-C2,Backend_Bound,12.42,% Slots,,,0.00,5.08,
47.771307259,S0-C2,Frontend_Bound.Frontend_Latency,19.55,% Slots,,rs_events.empty_end,0.00,5.08,<==
47.771307259,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.08,
47.771307259,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.36,
47.771307259,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
47.771307259,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.94,% Core_Clocks,,,0.00,5.36,
47.771307259,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C3,Frontend_Bound,22.65,% Slots,,,0.00,5.08,
47.771307259,S0-C3,Bad_Speculation,29.61,% Slots,,,0.00,5.08,
47.771307259,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.99,% Slots,,,0.00,5.07,
47.771307259,S0-C3,Bad_Speculation.Branch_Mispredicts,29.59,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
47.771307259,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.74,% Core_Clocks,,,0.00,10.15,
47.771307259,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C4,Frontend_Bound,33.27,% Slots,,,0.00,5.07,
47.771307259,S0-C4,Backend_Bound,44.00,% Slots,,,0.00,5.07,
47.771307259,S0-C4,Retiring,19.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
47.771307259,S0-C4,Frontend_Bound.Frontend_Latency,44.62,% Slots,,rs_events.empty_end,0.00,5.07,
47.771307259,S0-C4,Backend_Bound.Memory_Bound,37.11,% Slots,,,0.00,5.07,
47.771307259,S0-C4,Retiring.Microcode_Sequencer,11.99,% Slots,,idq.ms_uops,0.00,5.36,
47.771307259,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.36,
47.771307259,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
47.771307259,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.14,% Clocks,,idq.ms_switches,0.00,5.36,
47.771307259,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
47.771307259,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C5,Frontend_Bound,35.29,% Slots,,,0.00,5.07,
47.771307259,S0-C5,Backend_Bound,43.22,% Slots,,,0.00,5.07,
47.771307259,S0-C5,Retiring,18.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
47.771307259,S0-C5,Frontend_Bound.Frontend_Latency,46.41,% Slots,,rs_events.empty_end,0.00,5.07,
47.771307259,S0-C5,Backend_Bound.Memory_Bound,33.33,% Slots,,,0.00,5.07,<==
47.771307259,S0-C5,Retiring.Microcode_Sequencer,14.57,% Slots,,idq.ms_uops,0.00,5.35,
47.771307259,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.36,
47.771307259,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
47.771307259,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.64,% Clocks,,idq.ms_switches,0.00,5.36,
47.771307259,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
47.771307259,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
47.771307259,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C6,Frontend_Bound,23.52,% Slots,,,0.00,5.07,
47.771307259,S0-C6,Bad_Speculation,30.30,% Slots,,,0.00,5.07,
47.771307259,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.07,
47.771307259,S0-C6,Bad_Speculation.Branch_Mispredicts,30.28,% Slots,,br_misp_retired.all_branches,0.00,5.07,<==
47.771307259,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.26,% Core_Clocks,,,0.00,10.15,
47.771307259,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C7,Frontend_Bound,22.93,% Slots,,,0.00,5.08,
47.771307259,S0-C7,Bad_Speculation,30.51,% Slots,,,0.00,5.08,
47.771307259,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.07,
47.771307259,S0-C7,Bad_Speculation.Branch_Mispredicts,30.49,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
47.771307259,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.55,% Core_Clocks,,,0.00,10.15,
47.771307259,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C0,Frontend_Bound,23.81,% Slots,,,0.00,5.08,
47.771307259,S1-C0,Bad_Speculation,30.65,% Slots,,,0.00,5.08,
47.771307259,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.07,
47.771307259,S1-C0,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
47.771307259,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.74,% Core_Clocks,,,0.00,10.15,
47.771307259,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C1,Frontend_Bound,23.67,% Slots,,,0.00,5.08,
47.771307259,S1-C1,Bad_Speculation,31.02,% Slots,,,0.00,5.08,
47.771307259,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.07,
47.771307259,S1-C1,Bad_Speculation.Branch_Mispredicts,31.00,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
47.771307259,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,10.15,
47.771307259,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C2,Frontend_Bound,25.20,% Slots,,,0.00,5.08,
47.771307259,S1-C2,Bad_Speculation,31.42,% Slots,,,0.00,5.08,
47.771307259,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.46,% Slots,,,0.00,5.07,
47.771307259,S1-C2,Bad_Speculation.Branch_Mispredicts,31.34,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
47.771307259,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.20,% Core_Clocks,,,0.00,10.15,
47.771307259,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C3,Frontend_Bound,23.59,% Slots,,,0.00,5.08,
47.771307259,S1-C3,Bad_Speculation,31.09,% Slots,,,0.00,5.08,
47.771307259,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.07,
47.771307259,S1-C3,Bad_Speculation.Branch_Mispredicts,31.07,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
47.771307259,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.26,% Core_Clocks,,,0.00,10.15,
47.771307259,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C4,Frontend_Bound,23.53,% Slots,,,0.00,5.08,
47.771307259,S1-C4,Bad_Speculation,30.82,% Slots,,,0.00,5.08,
47.771307259,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.08,
47.771307259,S1-C4,Bad_Speculation.Branch_Mispredicts,30.81,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
47.771307259,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.82,% Core_Clocks,,,0.00,5.07,
47.771307259,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C5,Frontend_Bound,26.34,% Slots,,,0.00,5.08,
47.771307259,S1-C5,Backend_Bound,54.92,% Slots,,,0.00,5.08,
47.771307259,S1-C5,Retiring,21.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
47.771307259,S1-C5,Frontend_Bound.Frontend_Latency,29.32,% Slots,,rs_events.empty_end,0.00,5.07,
47.771307259,S1-C5,Backend_Bound.Memory_Bound,55.50,% Slots,,,0.00,5.07,
47.771307259,S1-C5,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.35,
47.771307259,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.36,
47.771307259,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
47.771307259,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.36,
47.771307259,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
47.771307259,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C6,Frontend_Bound,47.47,% Slots,,,0.00,5.08,
47.771307259,S1-C6,Retiring,30.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
47.771307259,S1-C6,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,0.00,5.08,
47.771307259,S1-C6,Frontend_Bound.Frontend_Bandwidth,25.62,% Slots,,,0.00,5.08,
47.771307259,S1-C6,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.36,
47.771307259,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
47.771307259,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.70,% Clocks,,idq.ms_switches,0.00,5.36,
47.771307259,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.14,% Core_Clocks,,,0.00,5.36,<==
47.771307259,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C7,Frontend_Bound,23.26,% Slots,,,0.00,5.08,
47.771307259,S1-C7,Bad_Speculation,30.79,% Slots,,,0.00,5.08,
47.771307259,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.08,
47.771307259,S1-C7,Bad_Speculation.Branch_Mispredicts,30.77,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
47.771307259,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.80,% Core_Clocks,,,0.00,5.07,
47.771307259,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
47.771307259,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
49.241696198,S0-C0,Frontend_Bound,24.74,% Slots,,,0.00,5.44,
49.241696198,S0-C0,Bad_Speculation,29.11,% Slots,,,0.00,5.44,
49.241696198,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.17,
49.241696198,S0-C0,Bad_Speculation.Branch_Mispredicts,29.09,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.79,% Core_Clocks,,,0.00,5.43,
49.241696198,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S0-C1,Frontend_Bound,23.45,% Slots,,,0.00,5.44,
49.241696198,S0-C1,Bad_Speculation,29.04,% Slots,,,0.00,5.44,
49.241696198,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.77,% Slots,,,0.00,5.17,
49.241696198,S0-C1,Bad_Speculation.Branch_Mispredicts,29.00,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.23,% Core_Clocks,,,0.00,5.44,
49.241696198,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S0-C2,Frontend_Bound,34.02,% Slots,,,0.00,5.2,<==
49.241696198,S0-C2,Backend_Bound,15.66,% Slots,,,0.00,5.18,
49.241696198,S0-C2,Frontend_Bound.Frontend_Latency,18.42,% Slots,,rs_events.empty_end,0.00,5.16,
49.241696198,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.13,% Slots,,,0.00,5.2,
49.241696198,S0-C2,Backend_Bound.Memory_Bound,12.68,% Slots,,,0.00,5.16,
49.241696198,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.17,
49.241696198,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
49.241696198,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.90,% Core_Clocks,,,0.00,5.17,
49.241696198,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
49.241696198,S0-C3,Frontend_Bound,23.00,% Slots,,,0.00,5.21,
49.241696198,S0-C3,Bad_Speculation,30.21,% Slots,,,0.00,5.19,
49.241696198,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.21,
49.241696198,S0-C3,Bad_Speculation.Branch_Mispredicts,30.19,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.09,% Core_Clocks,,,0.00,10.87,
49.241696198,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S0-C4,Backend_Bound,69.04,% Slots,,,0.00,5.19,
49.241696198,S0-C4,Retiring,19.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
49.241696198,S0-C4,Backend_Bound.Memory_Bound,16.68,% Slots,,,0.00,5.16,
49.241696198,S0-C4,Backend_Bound.Core_Bound,52.36,% Slots,,,0.00,5.16,<==
49.241696198,S0-C4,Retiring.Microcode_Sequencer,10.44,% Slots,,idq.ms_uops,0.00,5.17,
49.241696198,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.05,% Clocks,,idq.ms_switches,0.00,5.16,
49.241696198,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
49.241696198,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
49.241696198,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
49.241696198,S0-C5,Frontend_Bound,30.58,% Slots,,,0.00,5.2,
49.241696198,S0-C5,Backend_Bound,46.04,% Slots,,,0.00,5.19,
49.241696198,S0-C5,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
49.241696198,S0-C5,Frontend_Bound.Frontend_Latency,38.64,% Slots,,rs_events.empty_end,0.00,5.17,
49.241696198,S0-C5,Backend_Bound.Memory_Bound,29.94,% Slots,,,0.00,5.17,
49.241696198,S0-C5,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.17,
49.241696198,S0-C5,Retiring.Microcode_Sequencer,12.69,% Slots,,idq.ms_uops,0.00,5.17,
49.241696198,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.93,% Clocks,,,0.00,5.17,
49.241696198,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
49.241696198,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.59,% Clocks,,idq.ms_switches,0.00,5.17,
49.241696198,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
49.241696198,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
49.241696198,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
49.241696198,S0-C6,Frontend_Bound,23.56,% Slots,,,0.00,5.21,
49.241696198,S0-C6,Bad_Speculation,30.25,% Slots,,,0.00,5.19,
49.241696198,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.21,
49.241696198,S0-C6,Bad_Speculation.Branch_Mispredicts,30.23,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,10.87,
49.241696198,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S0-C7,Frontend_Bound,23.41,% Slots,,,0.00,5.2,
49.241696198,S0-C7,Bad_Speculation,31.11,% Slots,,,0.00,5.19,
49.241696198,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.2,
49.241696198,S0-C7,Bad_Speculation.Branch_Mispredicts,31.09,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.65,% Core_Clocks,,,0.00,10.87,
49.241696198,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S1-C0,Frontend_Bound,24.00,% Slots,,,0.00,5.21,
49.241696198,S1-C0,Bad_Speculation,31.26,% Slots,,,0.00,5.19,
49.241696198,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.21,% Slots,,,0.00,5.21,
49.241696198,S1-C0,Bad_Speculation.Branch_Mispredicts,31.24,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.09,% Core_Clocks,,,0.00,10.87,
49.241696198,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S1-C1,Frontend_Bound,23.68,% Slots,,,0.00,5.21,
49.241696198,S1-C1,Bad_Speculation,30.93,% Slots,,,0.00,5.19,
49.241696198,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.21,
49.241696198,S1-C1,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.31,% Core_Clocks,,,0.00,10.87,
49.241696198,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S1-C2,Frontend_Bound,25.45,% Slots,,,0.00,5.21,
49.241696198,S1-C2,Bad_Speculation,29.50,% Slots,,,0.00,5.19,
49.241696198,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.21,
49.241696198,S1-C2,Bad_Speculation.Branch_Mispredicts,29.44,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.53,% Core_Clocks,,,0.00,10.87,
49.241696198,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S1-C3,Frontend_Bound,23.78,% Slots,,,0.00,5.21,
49.241696198,S1-C3,Bad_Speculation,31.25,% Slots,,,0.00,5.19,
49.241696198,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.13,% Slots,,,0.00,5.21,
49.241696198,S1-C3,Bad_Speculation.Branch_Mispredicts,31.23,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.00,% Core_Clocks,,,0.00,10.87,
49.241696198,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S1-C4,Frontend_Bound,23.66,% Slots,,,0.00,5.21,
49.241696198,S1-C4,Bad_Speculation,30.70,% Slots,,,0.00,5.19,
49.241696198,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.17,
49.241696198,S1-C4,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.13,% Core_Clocks,,,0.00,5.44,
49.241696198,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S1-C5,Frontend_Bound,40.54,% Slots,,,0.00,5.2,
49.241696198,S1-C5,Backend_Bound,34.74,% Slots,,,0.00,5.18,
49.241696198,S1-C5,Retiring,19.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
49.241696198,S1-C5,Frontend_Bound.Frontend_Latency,52.43,% Slots,,rs_events.empty_end,0.00,5.21,<==
49.241696198,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.17,
49.241696198,S1-C5,Retiring.Microcode_Sequencer,14.72,% Slots,,idq.ms_uops,0.00,5.17,
49.241696198,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.17,
49.241696198,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
49.241696198,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.17,
49.241696198,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.60,% Core_Clocks,,,0.00,5.17,
49.241696198,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S1-C6,Backend_Bound,69.04,% Slots,,,0.00,5.17,
49.241696198,S1-C6,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
49.241696198,S1-C6,Backend_Bound.Core_Bound,89.32,% Slots,,,0.00,5.17,<==
49.241696198,S1-C6,Retiring.Microcode_Sequencer,13.79,% Slots,,idq.ms_uops,0.00,5.17,
49.241696198,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.17,
49.241696198,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
49.241696198,S1-C7,Frontend_Bound,23.51,% Slots,,,0.00,5.2,
49.241696198,S1-C7,Bad_Speculation,31.41,% Slots,,,0.00,5.19,
49.241696198,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.17,
49.241696198,S1-C7,Bad_Speculation.Branch_Mispredicts,31.38,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
49.241696198,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.37,% Core_Clocks,,,0.00,5.44,
49.241696198,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
49.241696198,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
49.241696198,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
49.241696198,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
49.241696198,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
49.241696198,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
49.241696198,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
49.241696198,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
49.241696198,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
49.241696198,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
49.241696198,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
49.241696198,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
49.241696198,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
49.241696198,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
49.241696198,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
49.241696198,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
49.241696198,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
50.732080076,S0-C0,Frontend_Bound,23.06,% Slots,,,0.00,5.1,
50.732080076,S0-C0,Bad_Speculation,28.76,% Slots,,,0.00,5.1,
50.732080076,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.1,
50.732080076,S0-C0,Bad_Speculation.Branch_Mispredicts,28.74,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.27,% Core_Clocks,,,0.00,5.1,
50.732080076,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C1,Frontend_Bound,28.45,% Slots,,,0.00,5.1,
50.732080076,S0-C1,Bad_Speculation,20.89,% Slots,,,0.00,5.1,
50.732080076,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.52,% Slots,,,0.00,5.1,<==
50.732080076,S0-C1,Bad_Speculation.Branch_Mispredicts,20.76,% Slots,,br_misp_retired.all_branches,0.00,5.1,
50.732080076,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.67,% Core_Clocks,,,0.00,5.37,
50.732080076,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.28,% Core_Clocks,,,0.00,5.1,
50.732080076,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C2,Frontend_Bound,25.11,% Slots,,,0.00,5.1,
50.732080076,S0-C2,Bad_Speculation,33.42,% Slots,,,0.00,5.1,
50.732080076,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.58,% Slots,,,0.00,5.1,
50.732080076,S0-C2,Bad_Speculation.Branch_Mispredicts,33.36,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,50.01,% Core_Clocks,,,0.00,10.2,
50.732080076,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C3,Frontend_Bound,23.93,% Slots,,,0.00,5.1,
50.732080076,S0-C3,Bad_Speculation,31.12,% Slots,,,0.00,5.1,
50.732080076,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.1,
50.732080076,S0-C3,Bad_Speculation.Branch_Mispredicts,31.10,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.15,% Core_Clocks,,,0.00,10.2,
50.732080076,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C4,Frontend_Bound,24.37,% Slots,,,0.00,5.1,
50.732080076,S0-C4,Bad_Speculation,29.31,% Slots,,,0.00,5.1,
50.732080076,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.1,
50.732080076,S0-C4,Bad_Speculation.Branch_Mispredicts,29.26,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.89,% Core_Clocks,,,0.00,10.19,
50.732080076,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C5,Frontend_Bound,27.92,% Slots,,,0.00,5.1,
50.732080076,S0-C5,Bad_Speculation,32.03,% Slots,,,0.00,5.1,
50.732080076,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.25,% Slots,,,0.00,5.1,
50.732080076,S0-C5,Bad_Speculation.Branch_Mispredicts,31.97,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.66,% Core_Clocks,,,0.00,10.2,
50.732080076,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C6,Frontend_Bound,24.42,% Slots,,,0.00,5.1,
50.732080076,S0-C6,Bad_Speculation,31.17,% Slots,,,0.00,5.1,
50.732080076,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.1,
50.732080076,S0-C6,Bad_Speculation.Branch_Mispredicts,31.15,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.80,% Core_Clocks,,,0.00,10.2,
50.732080076,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C7,Frontend_Bound,23.61,% Slots,,,0.00,5.1,
50.732080076,S0-C7,Bad_Speculation,31.07,% Slots,,,0.00,5.1,
50.732080076,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.1,
50.732080076,S0-C7,Bad_Speculation.Branch_Mispredicts,31.05,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.95,% Core_Clocks,,,0.00,10.2,
50.732080076,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C0,Frontend_Bound,23.97,% Slots,,,0.00,5.1,
50.732080076,S1-C0,Bad_Speculation,31.10,% Slots,,,0.00,5.1,
50.732080076,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.1,
50.732080076,S1-C0,Bad_Speculation.Branch_Mispredicts,31.08,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.80,% Core_Clocks,,,0.00,10.2,
50.732080076,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C1,Frontend_Bound,23.88,% Slots,,,0.00,5.1,
50.732080076,S1-C1,Bad_Speculation,31.39,% Slots,,,0.00,5.1,
50.732080076,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.19,% Slots,,,0.00,5.1,
50.732080076,S1-C1,Bad_Speculation.Branch_Mispredicts,31.38,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.76,% Core_Clocks,,,0.00,10.2,
50.732080076,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C2,Frontend_Bound,23.96,% Slots,,,0.00,5.1,
50.732080076,S1-C2,Bad_Speculation,31.14,% Slots,,,0.00,5.1,
50.732080076,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.1,
50.732080076,S1-C2,Bad_Speculation.Branch_Mispredicts,31.11,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,10.2,
50.732080076,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
50.732080076,S1-C3,Frontend_Bound,23.38,% Slots,,,0.00,5.1,
50.732080076,S1-C3,Bad_Speculation,30.30,% Slots,,,0.00,5.1,
50.732080076,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.1,
50.732080076,S1-C3,Bad_Speculation.Branch_Mispredicts,30.29,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.26,% Core_Clocks,,,0.00,10.2,
50.732080076,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C4,Frontend_Bound,23.12,% Slots,,,0.00,5.1,
50.732080076,S1-C4,Bad_Speculation,30.46,% Slots,,,0.00,5.1,
50.732080076,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.1,
50.732080076,S1-C4,Bad_Speculation.Branch_Mispredicts,30.44,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.25,% Core_Clocks,,,0.00,5.1,
50.732080076,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C5,Frontend_Bound,41.38,% Slots,,,0.00,5.1,
50.732080076,S1-C5,Backend_Bound,36.32,% Slots,,,0.00,5.1,
50.732080076,S1-C5,Retiring,20.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
50.732080076,S1-C5,Frontend_Bound.Frontend_Latency,25.75,% Slots,,rs_events.empty_end,0.00,5.1,<==
50.732080076,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.70,% Slots,,,0.00,5.1,
50.732080076,S1-C5,Backend_Bound.Core_Bound,26.55,% Slots,,,0.00,5.1,
50.732080076,S1-C5,Retiring.Microcode_Sequencer,8.22,% Slots,,idq.ms_uops,0.00,5.37,
50.732080076,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.38,
50.732080076,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
50.732080076,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.63,% Clocks,,idq.ms_switches,0.00,5.38,
50.732080076,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.01,% Core_Clocks,,,0.00,5.36,
50.732080076,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C6,Frontend_Bound,44.12,% Slots,,,0.00,5.1,
50.732080076,S1-C6,Backend_Bound,22.91,% Slots,,,0.00,5.1,
50.732080076,S1-C6,Retiring,26.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
50.732080076,S1-C6,Frontend_Bound.Frontend_Latency,45.41,% Slots,,rs_events.empty_end,0.00,5.1,<==
50.732080076,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.48,% Slots,,,0.00,5.1,
50.732080076,S1-C6,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.1,
50.732080076,S1-C6,Backend_Bound.Core_Bound,11.56,% Slots,,,0.00,5.1,
50.732080076,S1-C6,Retiring.Microcode_Sequencer,7.52,% Slots,,idq.ms_uops,0.00,5.37,
50.732080076,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.37,
50.732080076,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
50.732080076,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.47,% Clocks,,idq.ms_switches,0.00,5.37,
50.732080076,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.25,% Core_Clocks,,,0.00,5.36,
50.732080076,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
50.732080076,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C7,Frontend_Bound,24.00,% Slots,,,0.00,5.1,
50.732080076,S1-C7,Bad_Speculation,31.51,% Slots,,,0.00,5.1,
50.732080076,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.76,% Slots,,,0.00,5.1,
50.732080076,S1-C7,Bad_Speculation.Branch_Mispredicts,31.49,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
50.732080076,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.22,% Core_Clocks,,,0.00,5.1,
50.732080076,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
50.732080076,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
50.732080076,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
50.732080076,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
50.732080076,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
50.732080076,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
50.732080076,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
50.732080076,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
50.732080076,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
50.732080076,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
52.569563519,S0-C0,Frontend_Bound,23.56,% Slots,,,0.00,5.22,
52.569563519,S0-C0,Bad_Speculation,30.17,% Slots,,,0.00,5.22,
52.569563519,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.22,
52.569563519,S0-C0,Bad_Speculation.Branch_Mispredicts,30.15,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
52.569563519,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.62,% Core_Clocks,,,0.00,5.44,
52.569563519,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C1,Frontend_Bound,24.09,% Slots,,,0.00,5.23,
52.569563519,S0-C1,Bad_Speculation,31.34,% Slots,,,0.00,5.23,
52.569563519,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.81,% Slots,,,0.00,5.23,
52.569563519,S0-C1,Bad_Speculation.Branch_Mispredicts,31.31,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
52.569563519,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.41,% Core_Clocks,,,0.00,5.45,
52.569563519,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C2,Frontend_Bound,23.49,% Slots,,,0.00,5.23,
52.569563519,S0-C2,Bad_Speculation,30.39,% Slots,,,0.00,5.23,
52.569563519,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.23,
52.569563519,S0-C2,Bad_Speculation.Branch_Mispredicts,30.37,% Slots,,br_misp_retired.all_branches,0.00,5.22,<==
52.569563519,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.81,% Core_Clocks,,,0.00,10.86,
52.569563519,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C3,Frontend_Bound,29.61,% Slots,,,0.00,5.23,
52.569563519,S0-C3,Bad_Speculation,18.04,% Slots,,,0.00,5.23,
52.569563519,S0-C3,Backend_Bound,14.14,% Slots,,,0.00,5.23,
52.569563519,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.55,% Slots,,,0.00,5.23,
52.569563519,S0-C3,Bad_Speculation.Branch_Mispredicts,17.78,% Slots,,br_misp_retired.all_branches,0.00,5.22,
52.569563519,S0-C3,Backend_Bound.Memory_Bound,10.34,% Slots,,,0.00,5.22,
52.569563519,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.13,% Core_Clocks,,,0.00,5.22,<==
52.569563519,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.15,% Core_Clocks,,,0.00,10.87,
52.569563519,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C4,Frontend_Bound,23.81,% Slots,,,0.00,5.23,
52.569563519,S0-C4,Bad_Speculation,31.33,% Slots,,,0.00,5.23,
52.569563519,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.23,
52.569563519,S0-C4,Bad_Speculation.Branch_Mispredicts,31.32,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
52.569563519,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C5,Frontend_Bound,23.16,% Slots,,,0.00,5.23,
52.569563519,S0-C5,Bad_Speculation,29.86,% Slots,,,0.00,5.23,
52.569563519,S0-C5,Backend_Bound,10.99,% Slots,,,0.00,5.23,
52.569563519,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.69,% Slots,,,0.00,5.23,
52.569563519,S0-C5,Bad_Speculation.Branch_Mispredicts,29.84,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
52.569563519,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.01,% Core_Clocks,,,0.00,10.87,
52.569563519,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C6,Frontend_Bound,23.67,% Slots,,,0.00,5.23,
52.569563519,S0-C6,Bad_Speculation,30.58,% Slots,,,0.00,5.23,
52.569563519,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.23,
52.569563519,S0-C6,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
52.569563519,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,10.87,
52.569563519,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C7,Frontend_Bound,22.97,% Slots,,,0.00,5.23,
52.569563519,S0-C7,Bad_Speculation,30.58,% Slots,,,0.00,5.23,
52.569563519,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.23,
52.569563519,S0-C7,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
52.569563519,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.49,% Core_Clocks,,,0.00,10.87,
52.569563519,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C0,Frontend_Bound,24.22,% Slots,,,0.00,5.23,
52.569563519,S1-C0,Bad_Speculation,28.95,% Slots,,,0.00,5.23,
52.569563519,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.53,% Slots,,,0.00,5.23,
52.569563519,S1-C0,Bad_Speculation.Branch_Mispredicts,28.92,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
52.569563519,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.31,% Core_Clocks,,,0.00,10.87,
52.569563519,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C1,Frontend_Bound,23.26,% Slots,,,0.00,5.23,
52.569563519,S1-C1,Bad_Speculation,30.45,% Slots,,,0.00,5.23,
52.569563519,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.23,
52.569563519,S1-C1,Bad_Speculation.Branch_Mispredicts,30.43,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
52.569563519,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.49,% Core_Clocks,,,0.00,10.87,
52.569563519,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C2,Frontend_Bound,23.11,% Slots,,,0.00,5.23,
52.569563519,S1-C2,Bad_Speculation,29.91,% Slots,,,0.00,5.23,
52.569563519,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.35,% Slots,,,0.00,5.22,
52.569563519,S1-C2,Bad_Speculation.Branch_Mispredicts,29.88,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
52.569563519,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.97,% Core_Clocks,,,0.00,10.87,
52.569563519,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C3,Frontend_Bound,24.32,% Slots,,,0.00,5.23,
52.569563519,S1-C3,Bad_Speculation,31.46,% Slots,,,0.00,5.23,
52.569563519,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.56,% Slots,,,0.00,5.23,
52.569563519,S1-C3,Bad_Speculation.Branch_Mispredicts,31.45,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
52.569563519,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.74,% Core_Clocks,,,0.00,10.87,
52.569563519,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C4,Frontend_Bound,33.47,% Slots,,,0.00,5.22,
52.569563519,S1-C4,Backend_Bound,41.36,% Slots,,,0.00,5.22,
52.569563519,S1-C4,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
52.569563519,S1-C4,Frontend_Bound.Frontend_Latency,27.13,% Slots,,rs_events.empty_end,0.00,5.22,
52.569563519,S1-C4,Backend_Bound.Memory_Bound,23.44,% Slots,,,0.00,5.22,
52.569563519,S1-C4,Backend_Bound.Core_Bound,17.92,% Slots,,,0.00,5.22,
52.569563519,S1-C4,Retiring.Microcode_Sequencer,15.75,% Slots,,idq.ms_uops,0.00,5.23,
52.569563519,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.23,
52.569563519,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
52.569563519,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.26,% Clocks,,idq.ms_switches,0.00,5.23,
52.569563519,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
52.569563519,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.17,% Clocks,,,0.00,5.23,
52.569563519,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C5,Frontend_Bound,35.42,% Slots,,,0.00,5.22,
52.569563519,S1-C5,Backend_Bound,40.27,% Slots,,,0.00,5.22,
52.569563519,S1-C5,Retiring,17.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
52.569563519,S1-C5,Frontend_Bound.Frontend_Latency,47.80,% Slots,,rs_events.empty_end,0.00,5.22,
52.569563519,S1-C5,Backend_Bound.Memory_Bound,23.18,% Slots,,,0.00,5.22,
52.569563519,S1-C5,Backend_Bound.Core_Bound,17.09,% Slots,,,0.00,5.22,
52.569563519,S1-C5,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.23,
52.569563519,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.23,
52.569563519,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
52.569563519,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.23,
52.569563519,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
52.569563519,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.79,% Clocks,,,0.00,5.22,
52.569563519,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C6,Backend_Bound,78.10,% Slots,,,0.00,5.22,
52.569563519,S1-C6,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
52.569563519,S1-C6,Backend_Bound.Memory_Bound,21.83,% Slots,,,0.00,5.22,
52.569563519,S1-C6,Backend_Bound.Core_Bound,56.27,% Slots,,,0.00,5.22,<==
52.569563519,S1-C6,Retiring.Microcode_Sequencer,14.28,% Slots,,idq.ms_uops,0.00,5.22,
52.569563519,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.60,% Clocks,,idq.ms_switches,0.00,5.23,
52.569563519,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
52.569563519,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C7,Frontend_Bound,23.34,% Slots,,,0.00,5.23,
52.569563519,S1-C7,Bad_Speculation,30.97,% Slots,,,0.00,5.23,
52.569563519,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.23,
52.569563519,S1-C7,Bad_Speculation.Branch_Mispredicts,30.95,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
52.569563519,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.36,% Core_Clocks,,,0.00,5.43,
52.569563519,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
52.569563519,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
54.095909505,S0-C0,Frontend_Bound,23.22,% Slots,,,0.00,5.25,
54.095909505,S0-C0,Bad_Speculation,30.13,% Slots,,,0.00,5.25,
54.095909505,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.23,
54.095909505,S0-C0,Bad_Speculation.Branch_Mispredicts,30.11,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
54.095909505,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.56,% Core_Clocks,,,0.00,5.24,
54.095909505,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S0-C1,Frontend_Bound,35.77,% Slots,,,0.00,5.25,<==
54.095909505,S0-C1,Backend_Bound,12.75,% Slots,,,0.00,5.25,
54.095909505,S0-C1,Frontend_Bound.Frontend_Latency,17.70,% Slots,,rs_events.empty_end,0.00,5.24,
54.095909505,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.00,% Slots,,,0.00,5.23,
54.095909505,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.24,
54.095909505,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
54.095909505,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.17,% Core_Clocks,,,0.00,5.24,
54.095909505,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S0-C2,Frontend_Bound,23.42,% Slots,,,0.00,5.24,
54.095909505,S0-C2,Bad_Speculation,30.41,% Slots,,,0.00,5.24,
54.095909505,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.24,
54.095909505,S0-C2,Bad_Speculation.Branch_Mispredicts,30.39,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
54.095909505,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.53,% Core_Clocks,,,0.00,10.48,
54.095909505,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S0-C3,Frontend_Bound,35.49,% Slots,,,0.00,5.23,
54.095909505,S0-C3,Backend_Bound,38.38,% Slots,,,0.00,5.23,
54.095909505,S0-C3,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.095909505,S0-C3,Frontend_Bound.Frontend_Latency,40.73,% Slots,,rs_events.empty_end,0.00,5.23,
54.095909505,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.22,% Slots,,,0.00,5.23,
54.095909505,S0-C3,Backend_Bound.Memory_Bound,22.84,% Slots,,,0.00,5.23,
54.095909505,S0-C3,Backend_Bound.Core_Bound,15.54,% Slots,,,0.00,5.23,
54.095909505,S0-C3,Retiring.Microcode_Sequencer,12.26,% Slots,,idq.ms_uops,0.00,5.24,
54.095909505,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.24,
54.095909505,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
54.095909505,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.24,
54.095909505,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.50,% Core_Clocks,,,0.00,5.24,
54.095909505,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.07,% Core_Clocks,,,0.00,10.47,
54.095909505,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
54.095909505,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
54.095909505,S0-C4,Frontend_Bound,23.72,% Slots,,,0.00,5.24,
54.095909505,S0-C4,Bad_Speculation,31.12,% Slots,,,0.00,5.24,
54.095909505,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.24,
54.095909505,S0-C4,Bad_Speculation.Branch_Mispredicts,31.10,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
54.095909505,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
54.095909505,S0-C5,Frontend_Bound,34.45,% Slots,,,0.00,5.23,
54.095909505,S0-C5,Backend_Bound,44.41,% Slots,,,0.00,5.23,
54.095909505,S0-C5,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.095909505,S0-C5,Frontend_Bound.Frontend_Latency,42.85,% Slots,,rs_events.empty_end,0.00,5.23,
54.095909505,S0-C5,Backend_Bound.Memory_Bound,30.88,% Slots,,,0.00,5.23,<==
54.095909505,S0-C5,Backend_Bound.Core_Bound,13.53,% Slots,,,0.00,5.23,
54.095909505,S0-C5,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.24,
54.095909505,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.24,
54.095909505,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
54.095909505,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.50,% Clocks,,idq.ms_switches,0.00,5.24,
54.095909505,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
54.095909505,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
54.095909505,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.50,% Clocks,,,0.00,5.24,
54.095909505,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
54.095909505,S0-C6,Frontend_Bound,23.80,% Slots,,,0.00,5.24,
54.095909505,S0-C6,Bad_Speculation,30.95,% Slots,,,0.00,5.24,
54.095909505,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.24,
54.095909505,S0-C6,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
54.095909505,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.34,% Core_Clocks,,,0.00,10.48,
54.095909505,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S0-C7,Frontend_Bound,22.89,% Slots,,,0.00,5.24,
54.095909505,S0-C7,Bad_Speculation,30.18,% Slots,,,0.00,5.24,
54.095909505,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.26,% Slots,,,0.00,5.24,
54.095909505,S0-C7,Bad_Speculation.Branch_Mispredicts,30.16,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
54.095909505,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.03,% Core_Clocks,,,0.00,10.48,
54.095909505,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S1-C0,Frontend_Bound,23.84,% Slots,,,0.00,5.24,
54.095909505,S1-C0,Bad_Speculation,30.94,% Slots,,,0.00,5.24,
54.095909505,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.24,% Slots,,,0.00,5.24,
54.095909505,S1-C0,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
54.095909505,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.87,% Core_Clocks,,,0.00,10.48,
54.095909505,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S1-C1,Frontend_Bound,23.62,% Slots,,,0.00,5.24,
54.095909505,S1-C1,Bad_Speculation,30.78,% Slots,,,0.00,5.24,
54.095909505,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.24,
54.095909505,S1-C1,Bad_Speculation.Branch_Mispredicts,30.77,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
54.095909505,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.24,% Core_Clocks,,,0.00,10.48,
54.095909505,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S1-C2,Frontend_Bound,23.58,% Slots,,,0.00,5.24,
54.095909505,S1-C2,Bad_Speculation,30.65,% Slots,,,0.00,5.24,
54.095909505,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.24,
54.095909505,S1-C2,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
54.095909505,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.15,% Core_Clocks,,,0.00,10.48,
54.095909505,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S1-C3,Frontend_Bound,23.36,% Slots,,,0.00,5.24,
54.095909505,S1-C3,Bad_Speculation,30.26,% Slots,,,0.00,5.24,
54.095909505,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.24,
54.095909505,S1-C3,Bad_Speculation.Branch_Mispredicts,30.24,% Slots,,br_misp_retired.all_branches,0.00,5.24,<==
54.095909505,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.77,% Core_Clocks,,,0.00,10.48,
54.095909505,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S1-C4,Frontend_Bound,37.04,% Slots,,,0.00,5.24,
54.095909505,S1-C4,Bad_Speculation,12.78,% Slots,,,0.00,5.24,
54.095909505,S1-C4,Backend_Bound,22.81,% Slots,,,0.00,5.24,
54.095909505,S1-C4,Frontend_Bound.Frontend_Latency,40.34,% Slots,,rs_events.empty_end,0.00,5.24,<==
54.095909505,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.46,% Slots,,,0.00,5.24,
54.095909505,S1-C4,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.24,
54.095909505,S1-C4,Backend_Bound.Core_Bound,85.17,% Slots,,,0.00,5.24,
54.095909505,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.24,
54.095909505,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
54.095909505,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.60,% Core_Clocks,,,0.00,5.24,
54.095909505,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S1-C5,Backend_Bound,45.67,% Slots,,,0.00,5.24,<==
54.095909505,S1-C5,Retiring,20.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.095909505,S1-C5,Retiring.Microcode_Sequencer,16.12,% Slots,,idq.ms_uops,0.00,5.24,
54.095909505,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.24,
54.095909505,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
54.095909505,S1-C6,Frontend_Bound,28.55,% Slots,,,0.00,5.24,
54.095909505,S1-C6,Backend_Bound,46.23,% Slots,,,0.00,5.24,
54.095909505,S1-C6,Retiring,19.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
54.095909505,S1-C6,Backend_Bound.Memory_Bound,17.13,% Slots,,,0.00,5.24,
54.095909505,S1-C6,Backend_Bound.Core_Bound,29.09,% Slots,,,0.00,5.24,<==
54.095909505,S1-C6,Retiring.Microcode_Sequencer,15.50,% Slots,,idq.ms_uops,0.00,5.24,
54.095909505,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.20,% Clocks,,idq.ms_switches,0.00,5.24,
54.095909505,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
54.095909505,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
54.095909505,S1-C7,Frontend_Bound,22.93,% Slots,,,0.00,5.23,
54.095909505,S1-C7,Bad_Speculation,30.33,% Slots,,,0.00,5.23,
54.095909505,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.26,% Slots,,,0.00,5.23,
54.095909505,S1-C7,Bad_Speculation.Branch_Mispredicts,30.31,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
54.095909505,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.76,% Core_Clocks,,,0.00,5.24,
54.095909505,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
54.095909505,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
54.095909505,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
54.095909505,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
54.095909505,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
54.095909505,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
54.095909505,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
54.095909505,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
54.095909505,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
54.095909505,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
54.095909505,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
54.095909505,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
54.095909505,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
54.095909505,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
54.095909505,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
54.095909505,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
54.095909505,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
55.579476352,S0-C0,Frontend_Bound,23.83,% Slots,,,0.00,5.37,
55.579476352,S0-C0,Bad_Speculation,30.90,% Slots,,,0.00,5.35,
55.579476352,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.12,
55.579476352,S0-C0,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
55.579476352,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.80,% Core_Clocks,,,0.00,5.12,
55.579476352,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C1,Frontend_Bound,34.08,% Slots,,,0.00,5.37,
55.579476352,S0-C1,Backend_Bound,13.46,% Slots,,,0.00,5.35,
55.579476352,S0-C1,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,0.00,5.12,<==
55.579476352,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.73,% Slots,,,0.00,5.12,
55.579476352,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.39,
55.579476352,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
55.579476352,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.08,% Core_Clocks,,,0.00,5.13,
55.579476352,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C2,Frontend_Bound,23.53,% Slots,,,0.00,5.12,
55.579476352,S0-C2,Bad_Speculation,30.35,% Slots,,,0.00,5.12,
55.579476352,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.12,
55.579476352,S0-C2,Bad_Speculation.Branch_Mispredicts,30.32,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
55.579476352,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.85,% Core_Clocks,,,0.00,10.25,
55.579476352,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C3,Frontend_Bound,34.77,% Slots,,,0.00,5.12,
55.579476352,S0-C3,Backend_Bound,36.50,% Slots,,,0.00,5.12,
55.579476352,S0-C3,Retiring,21.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
55.579476352,S0-C3,Frontend_Bound.Frontend_Latency,27.65,% Slots,,rs_events.empty_end,0.00,5.12,
55.579476352,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.60,% Slots,,,0.00,5.12,
55.579476352,S0-C3,Backend_Bound.Memory_Bound,26.88,% Slots,,,0.00,5.12,
55.579476352,S0-C3,Retiring.Microcode_Sequencer,11.98,% Slots,,idq.ms_uops,0.00,5.39,
55.579476352,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.39,
55.579476352,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
55.579476352,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.19,% Clocks,,idq.ms_switches,0.00,5.39,
55.579476352,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.23,% Core_Clocks,,,0.00,5.13,
55.579476352,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
55.579476352,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C4,Frontend_Bound,23.80,% Slots,,,0.00,5.12,
55.579476352,S0-C4,Bad_Speculation,31.32,% Slots,,,0.00,5.12,
55.579476352,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.31,% Slots,,,0.00,5.12,
55.579476352,S0-C4,Bad_Speculation.Branch_Mispredicts,31.31,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
55.579476352,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C5,Frontend_Bound,39.58,% Slots,,,0.00,5.12,
55.579476352,S0-C5,Backend_Bound,35.06,% Slots,,,0.00,5.12,
55.579476352,S0-C5,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
55.579476352,S0-C5,Frontend_Bound.Frontend_Latency,34.35,% Slots,,rs_events.empty_end,0.00,5.12,<==
55.579476352,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.10,% Slots,,,0.00,5.12,
55.579476352,S0-C5,Backend_Bound.Memory_Bound,33.48,% Slots,,,0.00,5.12,
55.579476352,S0-C5,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.39,
55.579476352,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.4,
55.579476352,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
55.579476352,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.4,
55.579476352,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.30,% Core_Clocks,,,0.00,5.13,
55.579476352,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
55.579476352,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.42,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.4,
55.579476352,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C6,Frontend_Bound,23.68,% Slots,,,0.00,5.13,
55.579476352,S0-C6,Bad_Speculation,30.64,% Slots,,,0.00,5.13,
55.579476352,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.12,
55.579476352,S0-C6,Bad_Speculation.Branch_Mispredicts,30.62,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
55.579476352,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.73,% Core_Clocks,,,0.00,10.25,
55.579476352,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C7,Frontend_Bound,23.04,% Slots,,,0.00,5.12,
55.579476352,S0-C7,Bad_Speculation,30.40,% Slots,,,0.00,5.12,
55.579476352,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.12,
55.579476352,S0-C7,Bad_Speculation.Branch_Mispredicts,30.39,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
55.579476352,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.33,% Core_Clocks,,,0.00,10.25,
55.579476352,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C0,Frontend_Bound,23.69,% Slots,,,0.00,5.12,
55.579476352,S1-C0,Bad_Speculation,31.01,% Slots,,,0.00,5.12,
55.579476352,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.12,
55.579476352,S1-C0,Bad_Speculation.Branch_Mispredicts,31.00,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
55.579476352,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.23,% Core_Clocks,,,0.00,10.25,
55.579476352,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C1,Frontend_Bound,23.23,% Slots,,,0.00,5.12,
55.579476352,S1-C1,Bad_Speculation,30.31,% Slots,,,0.00,5.12,
55.579476352,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.12,
55.579476352,S1-C1,Bad_Speculation.Branch_Mispredicts,30.30,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
55.579476352,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.57,% Core_Clocks,,,0.00,10.25,
55.579476352,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C2,Frontend_Bound,23.67,% Slots,,,0.00,5.13,
55.579476352,S1-C2,Bad_Speculation,31.18,% Slots,,,0.00,5.13,
55.579476352,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.12,
55.579476352,S1-C2,Bad_Speculation.Branch_Mispredicts,31.17,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
55.579476352,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.33,% Core_Clocks,,,0.00,10.25,
55.579476352,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C3,Frontend_Bound,23.45,% Slots,,,0.00,5.12,
55.579476352,S1-C3,Bad_Speculation,30.33,% Slots,,,0.00,5.12,
55.579476352,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.12,
55.579476352,S1-C3,Bad_Speculation.Branch_Mispredicts,30.31,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
55.579476352,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.93,% Core_Clocks,,,0.00,10.25,
55.579476352,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C4,Backend_Bound,64.99,% Slots,,,0.00,5.13,
55.579476352,S1-C4,Backend_Bound.Memory_Bound,47.53,% Slots,,,0.00,5.12,<==
55.579476352,S1-C4,Backend_Bound.Core_Bound,17.46,% Slots,,,0.00,5.12,
55.579476352,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
55.579476352,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
55.579476352,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.02,% Clocks,,,0.00,5.12,
55.579476352,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C5,Backend_Bound,66.44,% Slots,,,0.00,5.13,
55.579476352,S1-C5,Retiring,19.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
55.579476352,S1-C5,Backend_Bound.Memory_Bound,44.40,% Slots,,,0.00,5.12,
55.579476352,S1-C5,Backend_Bound.Core_Bound,22.04,% Slots,,,0.00,5.12,
55.579476352,S1-C5,Retiring.Microcode_Sequencer,8.59,% Slots,,idq.ms_uops,0.00,5.38,
55.579476352,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.4,
55.579476352,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,<==
55.579476352,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C6,Frontend_Bound,33.00,% Slots,,,0.00,5.13,
55.579476352,S1-C6,Backend_Bound,21.34,% Slots,,,0.00,5.13,
55.579476352,S1-C6,Retiring,27.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
55.579476352,S1-C6,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.12,
55.579476352,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.88,% Slots,,,0.00,5.13,
55.579476352,S1-C6,Backend_Bound.Core_Bound,36.55,% Slots,,,0.00,5.12,
55.579476352,S1-C6,Retiring.Microcode_Sequencer,8.55,% Slots,,idq.ms_uops,0.00,5.39,
55.579476352,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
55.579476352,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.66,% Clocks,,idq.ms_switches,0.00,5.39,
55.579476352,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.11,% Core_Clocks,,,0.00,5.12,<==
55.579476352,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.13,% Clocks,,,0.00,5.13,
55.579476352,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C7,Frontend_Bound,22.88,% Slots,,,0.00,5.12,
55.579476352,S1-C7,Bad_Speculation,30.50,% Slots,,,0.00,5.12,
55.579476352,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.25,% Slots,,,0.00,5.12,
55.579476352,S1-C7,Bad_Speculation.Branch_Mispredicts,30.48,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
55.579476352,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.90,% Core_Clocks,,,0.00,5.12,
55.579476352,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
55.579476352,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
55.579476352,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
57.06711571,S0-C0,Frontend_Bound,23.38,% Slots,,,0.00,5.37,
57.06711571,S0-C0,Bad_Speculation,30.52,% Slots,,,0.00,5.37,
57.06711571,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.37,
57.06711571,S0-C0,Bad_Speculation.Branch_Mispredicts,30.50,% Slots,,br_misp_retired.all_branches,0.00,5.37,<==
57.06711571,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.34,% Core_Clocks,,,0.00,5.38,
57.06711571,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S0-C1,Frontend_Bound,35.60,% Slots,,,0.00,5.38,
57.06711571,S0-C1,Bad_Speculation,10.10,% Slots,,,0.00,5.38,
57.06711571,S0-C1,Backend_Bound,12.75,% Slots,,,0.00,5.38,
57.06711571,S0-C1,Frontend_Bound.Frontend_Latency,19.15,% Slots,,rs_events.empty_end,0.00,5.38,<==
57.06711571,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.38,
57.06711571,S0-C1,Bad_Speculation.Branch_Mispredicts,9.71,% Slots,,br_misp_retired.all_branches,0.00,5.38,
57.06711571,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.11,
57.06711571,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
57.06711571,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.83,% Core_Clocks,,,0.00,5.37,
57.06711571,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S0-C2,Frontend_Bound,23.53,% Slots,,,0.00,5.38,
57.06711571,S0-C2,Bad_Speculation,30.54,% Slots,,,0.00,5.38,
57.06711571,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.38,
57.06711571,S0-C2,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.38,<==
57.06711571,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.67,% Core_Clocks,,,0.00,10.76,
57.06711571,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S0-C3,Frontend_Bound,31.36,% Slots,,,0.00,5.38,
57.06711571,S0-C3,Backend_Bound,42.03,% Slots,,,0.00,5.38,<==
57.06711571,S0-C3,Retiring,14.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
57.06711571,S0-C3,Frontend_Bound.Frontend_Latency,28.36,% Slots,,rs_events.empty_end,0.00,5.38,
57.06711571,S0-C3,Backend_Bound.Memory_Bound,22.85,% Slots,,,0.00,5.11,
57.06711571,S0-C3,Backend_Bound.Core_Bound,19.18,% Slots,,,0.00,5.11,
57.06711571,S0-C3,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.1,
57.06711571,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.71,% Clocks,,,0.00,5.11,
57.06711571,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
57.06711571,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.11,
57.06711571,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
57.06711571,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.85,% Clocks,,,0.00,5.33,
57.06711571,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
57.06711571,S0-C4,Frontend_Bound,23.75,% Slots,,,0.00,5.38,
57.06711571,S0-C4,Bad_Speculation,31.16,% Slots,,,0.00,5.38,
57.06711571,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.21,% Slots,,,0.00,5.38,
57.06711571,S0-C4,Bad_Speculation.Branch_Mispredicts,31.14,% Slots,,br_misp_retired.all_branches,0.00,5.38,<==
57.06711571,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S0-C5,Frontend_Bound,42.10,% Slots,,,0.00,5.38,
57.06711571,S0-C5,Backend_Bound,31.37,% Slots,,,0.00,5.38,
57.06711571,S0-C5,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
57.06711571,S0-C5,Frontend_Bound.Frontend_Latency,25.62,% Slots,,rs_events.empty_end,0.00,5.38,<==
57.06711571,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.38,
57.06711571,S0-C5,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.11,
57.06711571,S0-C5,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.11,
57.06711571,S0-C5,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.1,
57.06711571,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,20.66,% Clocks,,,0.00,5.11,
57.06711571,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
57.06711571,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.11,
57.06711571,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.42,% Core_Clocks,,,0.00,5.38,
57.06711571,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
57.06711571,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
57.06711571,S0-C6,Frontend_Bound,23.47,% Slots,,,0.00,5.37,
57.06711571,S0-C6,Bad_Speculation,30.39,% Slots,,,0.00,5.37,
57.06711571,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.37,
57.06711571,S0-C6,Bad_Speculation.Branch_Mispredicts,30.37,% Slots,,br_misp_retired.all_branches,0.00,5.37,<==
57.06711571,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.78,% Core_Clocks,,,0.00,10.76,
57.06711571,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S0-C7,Frontend_Bound,23.00,% Slots,,,0.00,5.38,
57.06711571,S0-C7,Bad_Speculation,30.38,% Slots,,,0.00,5.38,
57.06711571,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.38,
57.06711571,S0-C7,Bad_Speculation.Branch_Mispredicts,30.36,% Slots,,br_misp_retired.all_branches,0.00,5.38,<==
57.06711571,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.25,% Core_Clocks,,,0.00,10.76,
57.06711571,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C0,Frontend_Bound,23.87,% Slots,,,0.00,5.37,
57.06711571,S1-C0,Bad_Speculation,31.24,% Slots,,,0.00,5.37,
57.06711571,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.19,% Slots,,,0.00,5.37,
57.06711571,S1-C0,Bad_Speculation.Branch_Mispredicts,31.22,% Slots,,br_misp_retired.all_branches,0.00,5.37,<==
57.06711571,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.87,% Core_Clocks,,,0.00,10.76,
57.06711571,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C1,Frontend_Bound,23.70,% Slots,,,0.00,5.38,
57.06711571,S1-C1,Bad_Speculation,31.21,% Slots,,,0.00,5.38,
57.06711571,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.38,
57.06711571,S1-C1,Bad_Speculation.Branch_Mispredicts,31.19,% Slots,,br_misp_retired.all_branches,0.00,5.38,<==
57.06711571,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.56,% Core_Clocks,,,0.00,10.76,
57.06711571,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C2,Frontend_Bound,23.53,% Slots,,,0.00,5.38,
57.06711571,S1-C2,Bad_Speculation,30.45,% Slots,,,0.00,5.38,
57.06711571,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.38,
57.06711571,S1-C2,Bad_Speculation.Branch_Mispredicts,30.42,% Slots,,br_misp_retired.all_branches,0.00,5.38,<==
57.06711571,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.91,% Core_Clocks,,,0.00,10.76,
57.06711571,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C3,Frontend_Bound,23.90,% Slots,,,0.00,5.38,
57.06711571,S1-C3,Bad_Speculation,31.12,% Slots,,,0.00,5.38,
57.06711571,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.45,% Slots,,,0.00,5.38,
57.06711571,S1-C3,Bad_Speculation.Branch_Mispredicts,31.11,% Slots,,br_misp_retired.all_branches,0.00,5.38,<==
57.06711571,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.68,% Core_Clocks,,,0.00,10.76,
57.06711571,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C4,Backend_Bound,88.15,% Slots,,,0.00,5.38,
57.06711571,S1-C4,Backend_Bound.Memory_Bound,28.08,% Slots,,,0.00,5.11,
57.06711571,S1-C4,Backend_Bound.Core_Bound,60.07,% Slots,,,0.00,5.11,<==
57.06711571,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C5,Frontend_Bound,40.80,% Slots,,,0.00,5.38,
57.06711571,S1-C5,Backend_Bound,33.06,% Slots,,,0.00,5.38,
57.06711571,S1-C5,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
57.06711571,S1-C5,Frontend_Bound.Frontend_Latency,32.05,% Slots,,rs_events.empty_end,0.00,5.38,
57.06711571,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.38,
57.06711571,S1-C5,Backend_Bound.Memory_Bound,12.89,% Slots,,,0.00,5.11,
57.06711571,S1-C5,Backend_Bound.Core_Bound,20.17,% Slots,,,0.00,5.11,
57.06711571,S1-C5,Retiring.Microcode_Sequencer,13.98,% Slots,,idq.ms_uops,0.00,5.11,
57.06711571,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.71,% Clocks,,,0.00,5.11,
57.06711571,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
57.06711571,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.11,% Clocks,,idq.ms_switches,0.00,5.11,
57.06711571,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.94,% Core_Clocks,,,0.00,5.38,
57.06711571,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
57.06711571,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.32,% Clocks,,,0.00,5.34,
57.06711571,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C6,Frontend_Bound,21.17,% Slots,,,0.00,5.38,
57.06711571,S1-C6,Backend_Bound,62.98,% Slots,,,0.00,5.38,
57.06711571,S1-C6,Retiring,18.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
57.06711571,S1-C6,Frontend_Bound.Frontend_Latency,56.65,% Slots,,rs_events.empty_end,0.00,5.38,
57.06711571,S1-C6,Backend_Bound.Memory_Bound,61.88,% Slots,,,0.00,5.11,<==
57.06711571,S1-C6,Retiring.Microcode_Sequencer,13.79,% Slots,,idq.ms_uops,0.00,5.1,
57.06711571,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.11,
57.06711571,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
57.06711571,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.11,
57.06711571,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
57.06711571,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
57.06711571,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
57.06711571,S1-C7,Frontend_Bound,23.56,% Slots,,,0.00,5.38,
57.06711571,S1-C7,Bad_Speculation,31.58,% Slots,,,0.00,5.38,
57.06711571,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.38,
57.06711571,S1-C7,Bad_Speculation.Branch_Mispredicts,31.55,% Slots,,br_misp_retired.all_branches,0.00,5.38,<==
57.06711571,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.99,% Core_Clocks,,,0.00,5.38,
57.06711571,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
57.06711571,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
57.06711571,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
57.06711571,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
57.06711571,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
57.06711571,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
57.06711571,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
58.520217412,S0-C0,Frontend_Bound,23.41,% Slots,,,0.00,5.23,
58.520217412,S0-C0,Bad_Speculation,30.69,% Slots,,,0.00,5.23,
58.520217412,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.23,
58.520217412,S0-C0,Bad_Speculation.Branch_Mispredicts,30.67,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
58.520217412,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.95,% Core_Clocks,,,0.00,5.23,
58.520217412,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
58.520217412,S0-C1,Frontend_Bound,35.61,% Slots,,,0.00,5.23,<==
58.520217412,S0-C1,Backend_Bound,12.80,% Slots,,,0.00,5.23,
58.520217412,S0-C1,Frontend_Bound.Frontend_Latency,18.44,% Slots,,rs_events.empty_end,0.00,5.23,
58.520217412,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.76,% Slots,,,0.00,5.23,
58.520217412,S0-C1,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.23,
58.520217412,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.23,
58.520217412,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.95,
58.520217412,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.51,% Core_Clocks,,,0.00,5.23,
58.520217412,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
58.520217412,S0-C2,Frontend_Bound,23.37,% Slots,,,0.00,5.23,
58.520217412,S0-C2,Bad_Speculation,29.94,% Slots,,,0.00,5.23,
58.520217412,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.23,
58.520217412,S0-C2,Bad_Speculation.Branch_Mispredicts,29.92,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
58.520217412,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.43,% Core_Clocks,,,0.00,10.46,
58.520217412,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
58.520217412,S0-C3,Frontend_Bound,39.36,% Slots,,,0.00,5.23,
58.520217412,S0-C3,Backend_Bound,32.66,% Slots,,,0.00,5.23,
58.520217412,S0-C3,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
58.520217412,S0-C3,Frontend_Bound.Frontend_Latency,31.57,% Slots,,rs_events.empty_end,0.00,5.23,<==
58.520217412,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.23,
58.520217412,S0-C3,Backend_Bound.Memory_Bound,19.01,% Slots,,,0.00,5.23,
58.520217412,S0-C3,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.23,
58.520217412,S0-C3,Retiring.Microcode_Sequencer,11.60,% Slots,,idq.ms_uops,0.00,5.23,
58.520217412,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.23,
58.520217412,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.95,
58.520217412,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.50,% Clocks,,idq.ms_switches,0.00,5.23,
58.520217412,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.94,% Core_Clocks,,,0.00,5.23,
58.520217412,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
58.520217412,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
58.520217412,S0-C4,Frontend_Bound,25.30,% Slots,,,0.00,5.23,
58.520217412,S0-C4,Bad_Speculation,30.79,% Slots,,,0.00,5.23,
58.520217412,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.15,% Slots,,,0.00,5.23,
58.520217412,S0-C4,Bad_Speculation.Branch_Mispredicts,30.77,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
58.520217412,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
58.520217412,S0-C5,Frontend_Bound,31.61,% Slots,,,0.00,5.23,
58.520217412,S0-C5,Backend_Bound,43.75,% Slots,,,0.00,5.23,
58.520217412,S0-C5,Retiring,15.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.51,
58.520217412,S0-C5,Frontend_Bound.Frontend_Latency,39.81,% Slots,,rs_events.empty_end,0.00,5.23,
58.520217412,S0-C5,Backend_Bound.Memory_Bound,25.88,% Slots,,,0.00,5.23,
58.520217412,S0-C5,Backend_Bound.Core_Bound,17.87,% Slots,,,0.00,5.23,
58.520217412,S0-C5,Retiring.Microcode_Sequencer,9.69,% Slots,,idq.ms_uops,0.00,5.51,
58.520217412,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.23,
58.520217412,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
58.520217412,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.23,
58.520217412,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
58.520217412,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
58.520217412,S0-C6,Frontend_Bound,24.04,% Slots,,,0.00,5.23,
58.520217412,S0-C6,Bad_Speculation,31.41,% Slots,,,0.00,5.23,
58.520217412,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.23,
58.520217412,S0-C6,Bad_Speculation.Branch_Mispredicts,31.39,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
58.520217412,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.61,% Core_Clocks,,,0.00,10.46,
58.520217412,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
58.520217412,S0-C7,Frontend_Bound,23.65,% Slots,,,0.00,5.23,
58.520217412,S0-C7,Bad_Speculation,31.53,% Slots,,,0.00,5.23,
58.520217412,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.23,
58.520217412,S0-C7,Bad_Speculation.Branch_Mispredicts,31.51,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
58.520217412,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.06,% Core_Clocks,,,0.00,10.46,
58.520217412,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C0,Frontend_Bound,23.69,% Slots,,,0.00,5.23,
58.520217412,S1-C0,Bad_Speculation,30.52,% Slots,,,0.00,5.23,
58.520217412,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.23,
58.520217412,S1-C0,Bad_Speculation.Branch_Mispredicts,30.50,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
58.520217412,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.59,% Core_Clocks,,,0.00,10.46,
58.520217412,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C1,Frontend_Bound,23.65,% Slots,,,0.00,5.23,
58.520217412,S1-C1,Bad_Speculation,31.14,% Slots,,,0.00,5.23,
58.520217412,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.13,% Slots,,,0.00,5.23,
58.520217412,S1-C1,Bad_Speculation.Branch_Mispredicts,31.12,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
58.520217412,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.98,% Core_Clocks,,,0.00,10.46,
58.520217412,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C2,Frontend_Bound,23.48,% Slots,,,0.00,5.23,
58.520217412,S1-C2,Bad_Speculation,30.42,% Slots,,,0.00,5.23,
58.520217412,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.23,
58.520217412,S1-C2,Bad_Speculation.Branch_Mispredicts,30.40,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
58.520217412,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.75,% Core_Clocks,,,0.00,10.46,
58.520217412,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C3,Frontend_Bound,24.14,% Slots,,,0.00,5.23,
58.520217412,S1-C3,Bad_Speculation,31.60,% Slots,,,0.00,5.23,
58.520217412,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.23,
58.520217412,S1-C3,Bad_Speculation.Branch_Mispredicts,31.59,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
58.520217412,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.45,% Core_Clocks,,,0.00,10.46,
58.520217412,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C4,Frontend_Bound,31.99,% Slots,,,0.00,5.23,<==
58.520217412,S1-C4,Backend_Bound,14.56,% Slots,,,0.00,5.23,
58.520217412,S1-C4,Frontend_Bound.Frontend_Latency,16.16,% Slots,,rs_events.empty_end,0.00,5.23,
58.520217412,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,5.23,
58.520217412,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.23,
58.520217412,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
58.520217412,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.56,% Core_Clocks,,,0.00,5.23,
58.520217412,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C5,Frontend_Bound,37.80,% Slots,,,0.00,5.23,<==
58.520217412,S1-C5,Backend_Bound,30.51,% Slots,,,0.00,5.23,
58.520217412,S1-C5,Retiring,21.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.51,
58.520217412,S1-C5,Frontend_Bound.Frontend_Latency,16.37,% Slots,,rs_events.empty_end,0.00,5.23,
58.520217412,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.23,
58.520217412,S1-C5,Backend_Bound.Memory_Bound,15.48,% Slots,,,0.00,5.23,
58.520217412,S1-C5,Backend_Bound.Core_Bound,15.02,% Slots,,,0.00,5.23,
58.520217412,S1-C5,Retiring.Microcode_Sequencer,8.94,% Slots,,idq.ms_uops,0.00,5.51,
58.520217412,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.23,
58.520217412,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
58.520217412,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.23,
58.520217412,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.33,% Core_Clocks,,,0.00,5.23,
58.520217412,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
58.520217412,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.46,% Clocks,,,0.00,5.23,
58.520217412,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
58.520217412,S1-C6,Frontend_Bound,36.09,% Slots,,,0.00,5.23,
58.520217412,S1-C6,Backend_Bound,29.32,% Slots,,,0.00,5.23,
58.520217412,S1-C6,Retiring,29.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.51,
58.520217412,S1-C6,Frontend_Bound.Frontend_Latency,28.13,% Slots,,rs_events.empty_end,0.00,5.23,
58.520217412,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.85,% Slots,,,0.00,5.23,
58.520217412,S1-C6,Backend_Bound.Core_Bound,49.53,% Slots,,,0.00,5.23,
58.520217412,S1-C6,Retiring.Microcode_Sequencer,8.82,% Slots,,idq.ms_uops,0.00,5.51,
58.520217412,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.23,
58.520217412,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
58.520217412,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.23,<==
58.520217412,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.54,% Core_Clocks,,,0.00,5.23,
58.520217412,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.77,% Clocks,,,0.00,5.23,
58.520217412,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
58.520217412,S1-C7,Frontend_Bound,23.63,% Slots,,,0.00,5.23,
58.520217412,S1-C7,Bad_Speculation,31.50,% Slots,,,0.00,5.23,
58.520217412,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.23,
58.520217412,S1-C7,Bad_Speculation.Branch_Mispredicts,31.48,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
58.520217412,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.91,% Core_Clocks,,,0.00,5.23,
58.520217412,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
58.520217412,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
58.520217412,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
58.520217412,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
58.520217412,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
58.520217412,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
58.520217412,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
58.520217412,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
58.520217412,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
58.520217412,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
58.520217412,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
58.520217412,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
58.520217412,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
59.994255338,S0-C0,Frontend_Bound,23.39,% Slots,,,0.00,5.16,
59.994255338,S0-C0,Bad_Speculation,30.81,% Slots,,,0.00,5.16,
59.994255338,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.16,
59.994255338,S0-C0,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
59.994255338,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.19,% Core_Clocks,,,0.00,5.16,
59.994255338,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
59.994255338,S0-C1,Frontend_Bound,34.33,% Slots,,,0.00,5.16,<==
59.994255338,S0-C1,Backend_Bound,13.48,% Slots,,,0.00,5.16,
59.994255338,S0-C1,Frontend_Bound.Frontend_Latency,19.14,% Slots,,rs_events.empty_end,0.00,5.15,
59.994255338,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.60,% Slots,,,0.00,5.15,
59.994255338,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.43,
59.994255338,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
59.994255338,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.05,% Core_Clocks,,,0.00,5.43,
59.994255338,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C2,Frontend_Bound,23.65,% Slots,,,0.00,5.16,
59.994255338,S0-C2,Bad_Speculation,30.81,% Slots,,,0.00,5.16,
59.994255338,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.16,
59.994255338,S0-C2,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
59.994255338,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,10.31,
59.994255338,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
59.994255338,S0-C3,Frontend_Bound,26.87,% Slots,,,0.00,5.15,
59.994255338,S0-C3,Backend_Bound,50.49,% Slots,,,0.00,5.15,
59.994255338,S0-C3,Retiring,19.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
59.994255338,S0-C3,Frontend_Bound.Frontend_Latency,47.32,% Slots,,rs_events.empty_end,0.00,5.15,
59.994255338,S0-C3,Backend_Bound.Memory_Bound,32.91,% Slots,,,0.00,5.15,
59.994255338,S0-C3,Backend_Bound.Core_Bound,17.57,% Slots,,,0.00,5.15,
59.994255338,S0-C3,Retiring.Microcode_Sequencer,11.19,% Slots,,idq.ms_uops,0.00,5.15,
59.994255338,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.43,
59.994255338,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.35,
59.994255338,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.97,% Clocks,,idq.ms_switches,0.00,5.43,
59.994255338,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
59.994255338,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.84,% Clocks,,,0.00,5.16,
59.994255338,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C4,Frontend_Bound,24.90,% Slots,,,0.00,5.15,
59.994255338,S0-C4,Bad_Speculation,31.81,% Slots,,,0.00,5.15,
59.994255338,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.15,
59.994255338,S0-C4,Bad_Speculation.Branch_Mispredicts,31.77,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
59.994255338,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C5,Frontend_Bound,30.31,% Slots,,,0.00,5.15,
59.994255338,S0-C5,Backend_Bound,48.03,% Slots,,,0.00,5.15,
59.994255338,S0-C5,Retiring,20.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
59.994255338,S0-C5,Frontend_Bound.Frontend_Latency,44.65,% Slots,,rs_events.empty_end,0.00,5.15,
59.994255338,S0-C5,Backend_Bound.Memory_Bound,33.48,% Slots,,,0.00,5.15,
59.994255338,S0-C5,Backend_Bound.Core_Bound,14.55,% Slots,,,0.00,5.15,
59.994255338,S0-C5,Retiring.Microcode_Sequencer,15.94,% Slots,,idq.ms_uops,0.00,5.16,
59.994255338,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.43,
59.994255338,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
59.994255338,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.24,% Clocks,,idq.ms_switches,0.00,5.43,
59.994255338,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,<==
59.994255338,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.18,% Clocks,,,0.00,5.15,
59.994255338,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C6,Frontend_Bound,23.73,% Slots,,,0.00,5.15,
59.994255338,S0-C6,Bad_Speculation,30.55,% Slots,,,0.00,5.15,
59.994255338,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.15,
59.994255338,S0-C6,Bad_Speculation.Branch_Mispredicts,30.52,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
59.994255338,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.57,% Core_Clocks,,,0.00,10.31,
59.994255338,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C7,Frontend_Bound,23.28,% Slots,,,0.00,5.15,
59.994255338,S0-C7,Bad_Speculation,30.94,% Slots,,,0.00,5.15,
59.994255338,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.15,
59.994255338,S0-C7,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
59.994255338,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.24,% Core_Clocks,,,0.00,10.31,
59.994255338,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C0,Frontend_Bound,24.11,% Slots,,,0.00,5.16,
59.994255338,S1-C0,Bad_Speculation,31.57,% Slots,,,0.00,5.16,
59.994255338,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.15,
59.994255338,S1-C0,Bad_Speculation.Branch_Mispredicts,31.56,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
59.994255338,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.11,% Core_Clocks,,,0.00,10.31,
59.994255338,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C1,Frontend_Bound,23.80,% Slots,,,0.00,5.16,
59.994255338,S1-C1,Bad_Speculation,31.26,% Slots,,,0.00,5.16,
59.994255338,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.15,
59.994255338,S1-C1,Bad_Speculation.Branch_Mispredicts,31.25,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
59.994255338,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.85,% Core_Clocks,,,0.00,10.31,
59.994255338,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C2,Frontend_Bound,23.61,% Slots,,,0.00,5.16,
59.994255338,S1-C2,Bad_Speculation,30.93,% Slots,,,0.00,5.16,
59.994255338,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.16,
59.994255338,S1-C2,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
59.994255338,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,10.31,
59.994255338,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C3,Frontend_Bound,24.15,% Slots,,,0.00,5.16,
59.994255338,S1-C3,Bad_Speculation,31.45,% Slots,,,0.00,5.16,
59.994255338,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.16,
59.994255338,S1-C3,Bad_Speculation.Branch_Mispredicts,31.44,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
59.994255338,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.70,% Core_Clocks,,,0.00,10.31,
59.994255338,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C4,Frontend_Bound,22.51,% Slots,,,0.00,5.16,
59.994255338,S1-C4,Bad_Speculation,29.74,% Slots,,,0.00,5.16,
59.994255338,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.09,% Slots,,,0.00,5.15,
59.994255338,S1-C4,Bad_Speculation.Branch_Mispredicts,29.73,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
59.994255338,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.11,% Core_Clocks,,,0.00,5.16,
59.994255338,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C5,Backend_Bound,67.15,% Slots,,,0.00,5.16,<==
59.994255338,S1-C5,Retiring,20.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
59.994255338,S1-C5,Backend_Bound.Memory_Bound,33.12,% Slots,,,0.00,5.16,
59.994255338,S1-C5,Backend_Bound.Core_Bound,34.02,% Slots,,,0.00,5.16,
59.994255338,S1-C5,Retiring.Microcode_Sequencer,8.92,% Slots,,idq.ms_uops,0.00,5.16,
59.994255338,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.43,
59.994255338,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
59.994255338,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C6,Frontend_Bound,50.01,% Slots,,,0.00,5.15,
59.994255338,S1-C6,Retiring,29.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
59.994255338,S1-C6,Frontend_Bound.Frontend_Bandwidth,32.92,% Slots,,,0.00,5.15,
59.994255338,S1-C6,Retiring.Microcode_Sequencer,8.76,% Slots,,idq.ms_uops,0.00,5.16,
59.994255338,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.92,% Clocks,,idq.ms_switches,0.00,5.43,
59.994255338,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.97,% Core_Clocks,,,0.00,5.16,<==
59.994255338,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C7,Frontend_Bound,22.60,% Slots,,,0.00,5.15,
59.994255338,S1-C7,Bad_Speculation,29.81,% Slots,,,0.00,5.15,
59.994255338,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.32,% Slots,,,0.00,5.15,
59.994255338,S1-C7,Bad_Speculation.Branch_Mispredicts,29.79,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
59.994255338,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.83,% Core_Clocks,,,0.00,5.16,
59.994255338,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
59.994255338,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
61.500105812,S0-C0,Frontend_Bound,22.48,% Slots,,,0.00,5.31,
61.500105812,S0-C0,Bad_Speculation,29.71,% Slots,,,0.00,5.31,
61.500105812,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.94,% Slots,,,0.00,5.31,
61.500105812,S0-C0,Bad_Speculation.Branch_Mispredicts,29.69,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
61.500105812,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.11,% Core_Clocks,,,0.00,5.31,
61.500105812,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C1,Frontend_Bound,23.78,% Slots,,,0.00,5.31,
61.500105812,S0-C1,Bad_Speculation,31.51,% Slots,,,0.00,5.31,
61.500105812,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.31,
61.500105812,S0-C1,Bad_Speculation.Branch_Mispredicts,31.49,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
61.500105812,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.50,% Core_Clocks,,,0.00,5.31,
61.500105812,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C2,Frontend_Bound,24.12,% Slots,,,0.00,5.31,
61.500105812,S0-C2,Bad_Speculation,31.66,% Slots,,,0.00,5.31,
61.500105812,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.33,% Slots,,,0.00,5.31,
61.500105812,S0-C2,Bad_Speculation.Branch_Mispredicts,31.63,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
61.500105812,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,10.62,
61.500105812,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
61.500105812,S0-C3,Frontend_Bound,35.03,% Slots,,,0.00,5.31,
61.500105812,S0-C3,Backend_Bound,11.16,% Slots,,,0.00,5.31,
61.500105812,S0-C3,Frontend_Bound.Frontend_Bandwidth,19.08,% Slots,,,0.00,5.31,
61.500105812,S0-C3,Backend_Bound.Core_Bound,47.73,% Slots,,,0.00,5.13,
61.500105812,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.56,% Core_Clocks,,,0.00,5.31,<==
61.500105812,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C4,Frontend_Bound,45.41,% Slots,,,0.00,5.31,
61.500105812,S0-C4,Backend_Bound,27.87,% Slots,,,0.00,5.31,
61.500105812,S0-C4,Retiring,16.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
61.500105812,S0-C4,Frontend_Bound.Frontend_Latency,29.09,% Slots,,rs_events.empty_end,0.00,5.31,<==
61.500105812,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.31,
61.500105812,S0-C4,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.13,
61.500105812,S0-C4,Retiring.Microcode_Sequencer,9.45,% Slots,,idq.ms_uops,0.00,5.31,
61.500105812,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.31,
61.500105812,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
61.500105812,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.31,
61.500105812,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.59,% Core_Clocks,,,0.00,5.31,
61.500105812,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
61.500105812,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C5,Frontend_Bound,60.37,% Slots,,,0.00,5.31,
61.500105812,S0-C5,Backend_Bound,14.84,% Slots,,,0.00,5.31,
61.500105812,S0-C5,Retiring,15.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
61.500105812,S0-C5,Frontend_Bound.Frontend_Latency,27.17,% Slots,,rs_events.empty_end,0.00,5.31,
61.500105812,S0-C5,Frontend_Bound.Frontend_Bandwidth,36.84,% Slots,,,0.00,5.31,
61.500105812,S0-C5,Retiring.Microcode_Sequencer,10.17,% Slots,,idq.ms_uops,0.00,5.31,
61.500105812,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.31,
61.500105812,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
61.500105812,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.35,% Clocks,,idq.ms_switches,0.00,5.31,
61.500105812,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.61,% Core_Clocks,,,0.00,5.31,<==
61.500105812,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C6,Frontend_Bound,23.96,% Slots,,,0.00,5.31,
61.500105812,S0-C6,Bad_Speculation,30.96,% Slots,,,0.00,5.31,
61.500105812,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.46,% Slots,,,0.00,5.31,
61.500105812,S0-C6,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
61.500105812,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.00,% Core_Clocks,,,0.00,10.62,
61.500105812,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C7,Frontend_Bound,22.90,% Slots,,,0.00,5.31,
61.500105812,S0-C7,Bad_Speculation,30.27,% Slots,,,0.00,5.31,
61.500105812,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.31,
61.500105812,S0-C7,Bad_Speculation.Branch_Mispredicts,30.25,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
61.500105812,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.10,% Core_Clocks,,,0.00,10.62,
61.500105812,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C0,Frontend_Bound,23.96,% Slots,,,0.00,5.31,
61.500105812,S1-C0,Bad_Speculation,31.47,% Slots,,,0.00,5.31,
61.500105812,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.31,
61.500105812,S1-C0,Bad_Speculation.Branch_Mispredicts,31.46,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
61.500105812,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.61,% Core_Clocks,,,0.00,10.62,
61.500105812,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C1,Frontend_Bound,23.41,% Slots,,,0.00,5.31,
61.500105812,S1-C1,Bad_Speculation,30.49,% Slots,,,0.00,5.31,
61.500105812,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.31,
61.500105812,S1-C1,Bad_Speculation.Branch_Mispredicts,30.47,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
61.500105812,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.77,% Core_Clocks,,,0.00,10.62,
61.500105812,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C2,Frontend_Bound,23.17,% Slots,,,0.00,5.31,
61.500105812,S1-C2,Bad_Speculation,30.06,% Slots,,,0.00,5.31,
61.500105812,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.31,
61.500105812,S1-C2,Bad_Speculation.Branch_Mispredicts,30.04,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
61.500105812,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.28,% Core_Clocks,,,0.00,10.62,
61.500105812,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C3,Frontend_Bound,23.53,% Slots,,,0.00,5.31,
61.500105812,S1-C3,Bad_Speculation,30.55,% Slots,,,0.00,5.31,
61.500105812,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.31,
61.500105812,S1-C3,Bad_Speculation.Branch_Mispredicts,30.53,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
61.500105812,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.05,% Core_Clocks,,,0.00,10.62,
61.500105812,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C4,Frontend_Bound,24.27,% Slots,,,0.00,5.31,
61.500105812,S1-C4,Bad_Speculation,31.26,% Slots,,,0.00,5.31,
61.500105812,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.31,
61.500105812,S1-C4,Bad_Speculation.Branch_Mispredicts,31.21,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
61.500105812,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.03,% Core_Clocks,,,0.00,5.31,
61.500105812,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C5,Frontend_Bound,36.04,% Slots,,,0.00,5.31,<==
61.500105812,S1-C5,Backend_Bound,13.11,% Slots,,,0.00,5.31,
61.500105812,S1-C5,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.31,
61.500105812,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.05,% Slots,,,0.00,5.31,
61.500105812,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.31,
61.500105812,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
61.500105812,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.31,% Core_Clocks,,,0.00,5.31,
61.500105812,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C6,Frontend_Bound,36.65,% Slots,,,0.00,5.31,
61.500105812,S1-C6,Backend_Bound,28.71,% Slots,,,0.00,5.31,
61.500105812,S1-C6,Retiring,26.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
61.500105812,S1-C6,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.31,<==
61.500105812,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.00,% Slots,,,0.00,5.31,
61.500105812,S1-C6,Backend_Bound.Memory_Bound,33.16,% Slots,,,0.00,5.14,
61.500105812,S1-C6,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.31,
61.500105812,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.31,
61.500105812,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
61.500105812,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.31,
61.500105812,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.42,% Core_Clocks,,,0.00,5.31,
61.500105812,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
61.500105812,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C7,Frontend_Bound,23.46,% Slots,,,0.00,5.31,
61.500105812,S1-C7,Bad_Speculation,31.30,% Slots,,,0.00,5.31,
61.500105812,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.31,
61.500105812,S1-C7,Bad_Speculation.Branch_Mispredicts,31.27,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
61.500105812,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.28,% Core_Clocks,,,0.00,5.31,
61.500105812,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
61.500105812,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
61.500105812,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
61.500105812,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
61.500105812,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
61.500105812,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
61.500105812,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
61.500105812,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
61.500105812,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
61.500105812,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
62.977032138,S0-C0,Frontend_Bound,22.92,% Slots,,,0.00,5.15,
62.977032138,S0-C0,Bad_Speculation,29.99,% Slots,,,0.00,5.15,
62.977032138,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.15,
62.977032138,S0-C0,Bad_Speculation.Branch_Mispredicts,29.96,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.44,% Core_Clocks,,,0.00,5.39,
62.977032138,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C1,Frontend_Bound,24.54,% Slots,,,0.00,5.15,
62.977032138,S0-C1,Bad_Speculation,30.80,% Slots,,,0.00,5.15,
62.977032138,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.34,% Slots,,,0.00,5.15,
62.977032138,S0-C1,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.58,% Core_Clocks,,,0.00,5.39,
62.977032138,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C2,Frontend_Bound,23.69,% Slots,,,0.00,5.15,
62.977032138,S0-C2,Bad_Speculation,31.01,% Slots,,,0.00,5.15,
62.977032138,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.15,
62.977032138,S0-C2,Bad_Speculation.Branch_Mispredicts,30.99,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.60,% Core_Clocks,,,0.00,10.54,
62.977032138,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
62.977032138,S0-C3,Frontend_Bound,35.84,% Slots,,,0.00,5.15,<==
62.977032138,S0-C3,Backend_Bound,12.49,% Slots,,,0.00,5.15,
62.977032138,S0-C3,Frontend_Bound.Frontend_Latency,19.23,% Slots,,rs_events.empty_end,0.00,5.15,
62.977032138,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.45,% Slots,,,0.00,5.15,
62.977032138,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.15,
62.977032138,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.29,
62.977032138,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.17,% Core_Clocks,,,0.00,5.41,
62.977032138,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C4,Frontend_Bound,33.54,% Slots,,,0.00,5.15,
62.977032138,S0-C4,Backend_Bound,39.19,% Slots,,,0.00,5.15,
62.977032138,S0-C4,Retiring,20.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
62.977032138,S0-C4,Frontend_Bound.Frontend_Latency,31.22,% Slots,,rs_events.empty_end,0.00,5.15,
62.977032138,S0-C4,Backend_Bound.Memory_Bound,22.60,% Slots,,,0.00,5.15,
62.977032138,S0-C4,Backend_Bound.Core_Bound,16.59,% Slots,,,0.00,5.15,
62.977032138,S0-C4,Retiring.Microcode_Sequencer,13.85,% Slots,,idq.ms_uops,0.00,5.15,
62.977032138,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.14,
62.977032138,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
62.977032138,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.14,
62.977032138,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
62.977032138,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
62.977032138,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.49,% Clocks,,,0.00,5.15,
62.977032138,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C5,Frontend_Bound,41.85,% Slots,,,0.00,5.15,
62.977032138,S0-C5,Backend_Bound,32.15,% Slots,,,0.00,5.15,
62.977032138,S0-C5,Retiring,17.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
62.977032138,S0-C5,Frontend_Bound.Frontend_Latency,34.09,% Slots,,rs_events.empty_end,0.00,5.15,<==
62.977032138,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.89,% Slots,,,0.00,5.15,
62.977032138,S0-C5,Backend_Bound.Memory_Bound,18.29,% Slots,,,0.00,5.15,
62.977032138,S0-C5,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.15,
62.977032138,S0-C5,Retiring.Microcode_Sequencer,12.88,% Slots,,idq.ms_uops,0.00,5.15,
62.977032138,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.14,
62.977032138,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
62.977032138,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.14,
62.977032138,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.33,% Core_Clocks,,,0.00,5.41,
62.977032138,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
62.977032138,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.29,% Clocks,,,0.00,5.14,
62.977032138,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C6,Frontend_Bound,23.70,% Slots,,,0.00,5.15,
62.977032138,S0-C6,Bad_Speculation,30.93,% Slots,,,0.00,5.15,
62.977032138,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.14,
62.977032138,S0-C6,Bad_Speculation.Branch_Mispredicts,30.91,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.99,% Core_Clocks,,,0.00,10.55,
62.977032138,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
62.977032138,S0-C7,Frontend_Bound,23.07,% Slots,,,0.00,5.15,
62.977032138,S0-C7,Bad_Speculation,30.52,% Slots,,,0.00,5.15,
62.977032138,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.60,% Slots,,,0.00,5.14,
62.977032138,S0-C7,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.05,% Core_Clocks,,,0.00,10.55,
62.977032138,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
62.977032138,S1-C0,Frontend_Bound,23.43,% Slots,,,0.00,5.15,
62.977032138,S1-C0,Bad_Speculation,30.15,% Slots,,,0.00,5.15,
62.977032138,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.15,
62.977032138,S1-C0,Bad_Speculation.Branch_Mispredicts,30.14,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.76,% Core_Clocks,,,0.00,10.55,
62.977032138,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C1,Frontend_Bound,23.57,% Slots,,,0.00,5.15,
62.977032138,S1-C1,Bad_Speculation,30.73,% Slots,,,0.00,5.15,
62.977032138,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.14,
62.977032138,S1-C1,Bad_Speculation.Branch_Mispredicts,30.72,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.22,% Core_Clocks,,,0.00,10.55,
62.977032138,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
62.977032138,S1-C2,Frontend_Bound,23.54,% Slots,,,0.00,5.15,
62.977032138,S1-C2,Bad_Speculation,30.76,% Slots,,,0.00,5.15,
62.977032138,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.14,
62.977032138,S1-C2,Bad_Speculation.Branch_Mispredicts,30.75,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,10.55,
62.977032138,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
62.977032138,S1-C3,Frontend_Bound,24.10,% Slots,,,0.00,5.15,
62.977032138,S1-C3,Bad_Speculation,31.45,% Slots,,,0.00,5.15,
62.977032138,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.52,% Slots,,,0.00,5.14,
62.977032138,S1-C3,Bad_Speculation.Branch_Mispredicts,31.44,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.96,% Core_Clocks,,,0.00,10.55,
62.977032138,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
62.977032138,S1-C4,Frontend_Bound,23.14,% Slots,,,0.00,5.15,
62.977032138,S1-C4,Bad_Speculation,30.94,% Slots,,,0.00,5.15,
62.977032138,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.96,% Slots,,,0.00,5.15,
62.977032138,S1-C4,Bad_Speculation.Branch_Mispredicts,30.93,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.99,% Core_Clocks,,,0.00,5.14,
62.977032138,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C5,Frontend_Bound,39.27,% Slots,,,0.00,5.15,
62.977032138,S1-C5,Backend_Bound,34.80,% Slots,,,0.00,5.15,
62.977032138,S1-C5,Retiring,19.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
62.977032138,S1-C5,Frontend_Bound.Frontend_Latency,41.29,% Slots,,rs_events.empty_end,0.00,5.15,
62.977032138,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.21,% Slots,,,0.00,5.15,
62.977032138,S1-C5,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.15,
62.977032138,S1-C5,Backend_Bound.Core_Bound,24.06,% Slots,,,0.00,5.15,
62.977032138,S1-C5,Retiring.Microcode_Sequencer,15.36,% Slots,,idq.ms_uops,0.00,5.15,
62.977032138,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
62.977032138,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.72,% Clocks,,idq.ms_switches,0.00,5.15,
62.977032138,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.15,% Core_Clocks,,,0.00,5.42,
62.977032138,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
62.977032138,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C6,Frontend_Bound,43.71,% Slots,,,0.00,5.15,
62.977032138,S1-C6,Backend_Bound,29.68,% Slots,,,0.00,5.15,
62.977032138,S1-C6,Retiring,27.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
62.977032138,S1-C6,Frontend_Bound.Frontend_Latency,36.02,% Slots,,rs_events.empty_end,0.00,5.15,<==
62.977032138,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.15,
62.977032138,S1-C6,Backend_Bound.Memory_Bound,14.68,% Slots,,,0.00,5.15,
62.977032138,S1-C6,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.15,
62.977032138,S1-C6,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.15,
62.977032138,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.15,
62.977032138,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
62.977032138,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.54,% Clocks,,idq.ms_switches,0.00,5.15,
62.977032138,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.11,% Core_Clocks,,,0.00,5.41,
62.977032138,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.77,% Clocks,,,0.00,5.15,
62.977032138,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C7,Frontend_Bound,22.82,% Slots,,,0.00,5.15,
62.977032138,S1-C7,Bad_Speculation,30.15,% Slots,,,0.00,5.15,
62.977032138,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.15,
62.977032138,S1-C7,Bad_Speculation.Branch_Mispredicts,30.13,% Slots,,br_misp_retired.all_branches,0.00,5.15,<==
62.977032138,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.15,
62.977032138,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
62.977032138,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
64.43594784,S0-C0,Frontend_Bound,23.28,% Slots,,,0.00,5.48,
64.43594784,S0-C0,Bad_Speculation,30.50,% Slots,,,0.00,5.48,
64.43594784,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.21,
64.43594784,S0-C0,Bad_Speculation.Branch_Mispredicts,30.47,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
64.43594784,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.34,% Core_Clocks,,,0.00,5.22,
64.43594784,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C1,Frontend_Bound,23.52,% Slots,,,0.00,5.48,
64.43594784,S0-C1,Bad_Speculation,31.12,% Slots,,,0.00,5.48,
64.43594784,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.35,% Slots,,,0.00,5.21,
64.43594784,S0-C1,Bad_Speculation.Branch_Mispredicts,31.11,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
64.43594784,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.27,% Core_Clocks,,,0.00,5.22,
64.43594784,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C2,Frontend_Bound,24.15,% Slots,,,0.00,5.21,
64.43594784,S0-C2,Bad_Speculation,31.41,% Slots,,,0.00,5.21,
64.43594784,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.19,% Slots,,,0.00,5.21,
64.43594784,S0-C2,Bad_Speculation.Branch_Mispredicts,31.38,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
64.43594784,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.88,% Core_Clocks,,,0.00,10.7,
64.43594784,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C3,Frontend_Bound,30.14,% Slots,,,0.00,5.21,
64.43594784,S0-C3,Backend_Bound,27.36,% Slots,,,0.00,5.21,
64.43594784,S0-C3,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,0.00,5.21,<==
64.43594784,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.05,% Slots,,,0.00,5.21,
64.43594784,S0-C3,Backend_Bound.Memory_Bound,38.03,% Slots,,,0.00,5.21,
64.43594784,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.21,
64.43594784,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
64.43594784,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.14,% Core_Clocks,,,0.00,5.21,
64.43594784,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C4,Frontend_Bound,37.08,% Slots,,,0.00,5.21,
64.43594784,S0-C4,Backend_Bound,36.59,% Slots,,,0.00,5.21,
64.43594784,S0-C4,Retiring,19.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
64.43594784,S0-C4,Frontend_Bound.Frontend_Latency,31.05,% Slots,,rs_events.empty_end,0.00,5.21,<==
64.43594784,S0-C4,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.21,
64.43594784,S0-C4,Backend_Bound.Core_Bound,13.71,% Slots,,,0.00,5.21,
64.43594784,S0-C4,Retiring.Microcode_Sequencer,11.90,% Slots,,idq.ms_uops,0.00,5.21,
64.43594784,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.21,
64.43594784,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
64.43594784,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.21,
64.43594784,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
64.43594784,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
64.43594784,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
64.43594784,S0-C5,Frontend_Bound,36.14,% Slots,,,0.00,5.21,
64.43594784,S0-C5,Backend_Bound,38.48,% Slots,,,0.00,5.21,
64.43594784,S0-C5,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
64.43594784,S0-C5,Frontend_Bound.Frontend_Latency,30.80,% Slots,,rs_events.empty_end,0.00,5.21,
64.43594784,S0-C5,Backend_Bound.Memory_Bound,23.92,% Slots,,,0.00,5.21,
64.43594784,S0-C5,Backend_Bound.Core_Bound,14.56,% Slots,,,0.00,5.21,
64.43594784,S0-C5,Retiring.Microcode_Sequencer,13.75,% Slots,,idq.ms_uops,0.00,5.21,
64.43594784,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.21,
64.43594784,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
64.43594784,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.21,
64.43594784,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
64.43594784,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,<==
64.43594784,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C6,Frontend_Bound,23.35,% Slots,,,0.00,5.21,
64.43594784,S0-C6,Bad_Speculation,29.92,% Slots,,,0.00,5.21,
64.43594784,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.21,
64.43594784,S0-C6,Bad_Speculation.Branch_Mispredicts,29.90,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
64.43594784,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.52,% Core_Clocks,,,0.00,10.7,
64.43594784,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C7,Frontend_Bound,22.81,% Slots,,,0.00,5.21,
64.43594784,S0-C7,Bad_Speculation,30.21,% Slots,,,0.00,5.21,
64.43594784,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.21,
64.43594784,S0-C7,Bad_Speculation.Branch_Mispredicts,30.19,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
64.43594784,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,10.7,
64.43594784,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C0,Frontend_Bound,23.75,% Slots,,,0.00,5.21,
64.43594784,S1-C0,Bad_Speculation,30.81,% Slots,,,0.00,5.21,
64.43594784,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.21,
64.43594784,S1-C0,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
64.43594784,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.84,% Core_Clocks,,,0.00,10.7,
64.43594784,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C1,Frontend_Bound,23.36,% Slots,,,0.00,5.21,
64.43594784,S1-C1,Bad_Speculation,30.44,% Slots,,,0.00,5.21,
64.43594784,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.21,
64.43594784,S1-C1,Bad_Speculation.Branch_Mispredicts,30.42,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
64.43594784,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.04,% Core_Clocks,,,0.00,10.7,
64.43594784,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C2,Frontend_Bound,23.77,% Slots,,,0.00,5.21,
64.43594784,S1-C2,Bad_Speculation,30.86,% Slots,,,0.00,5.21,
64.43594784,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.21,
64.43594784,S1-C2,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
64.43594784,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,10.7,
64.43594784,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C3,Frontend_Bound,24.24,% Slots,,,0.00,5.21,
64.43594784,S1-C3,Bad_Speculation,30.77,% Slots,,,0.00,5.21,
64.43594784,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.37,% Slots,,,0.00,5.21,
64.43594784,S1-C3,Bad_Speculation.Branch_Mispredicts,30.75,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
64.43594784,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.86,% Core_Clocks,,,0.00,10.7,
64.43594784,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C4,Frontend_Bound,42.05,% Slots,,,0.00,5.21,
64.43594784,S1-C4,Bad_Speculation,37.24,% Slots,,,0.00,5.21,
64.43594784,S1-C4,Frontend_Bound.Frontend_Bandwidth,36.22,% Slots,,,0.00,5.21,
64.43594784,S1-C4,Bad_Speculation.Branch_Mispredicts,34.05,% Slots,,br_misp_retired.all_branches,0.00,5.21,
64.43594784,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.88,% Core_Clocks,,,0.00,5.21,
64.43594784,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.27,% Core_Clocks,,,0.00,5.48,<==
64.43594784,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C5,Frontend_Bound,27.50,% Slots,,,0.00,5.21,
64.43594784,S1-C5,Backend_Bound,45.03,% Slots,,,0.00,5.21,
64.43594784,S1-C5,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
64.43594784,S1-C5,Frontend_Bound.Frontend_Latency,41.44,% Slots,,rs_events.empty_end,0.00,5.21,
64.43594784,S1-C5,Backend_Bound.Memory_Bound,75.49,% Slots,,,0.00,5.21,
64.43594784,S1-C5,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.21,
64.43594784,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.22,
64.43594784,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
64.43594784,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.22,
64.43594784,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
64.43594784,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
64.43594784,S1-C6,Frontend_Bound,39.07,% Slots,,,0.00,5.21,<==
64.43594784,S1-C6,Bad_Speculation,10.12,% Slots,,,0.00,5.21,
64.43594784,S1-C6,Frontend_Bound.Frontend_Latency,16.55,% Slots,,rs_events.empty_end,0.00,5.21,
64.43594784,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.44,% Slots,,,0.00,5.21,
64.43594784,S1-C6,Bad_Speculation.Branch_Mispredicts,9.79,% Slots,,br_misp_retired.all_branches,0.00,5.21,
64.43594784,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.21,
64.43594784,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
64.43594784,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.73,% Core_Clocks,,,0.00,5.21,
64.43594784,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C7,Frontend_Bound,23.39,% Slots,,,0.00,5.21,
64.43594784,S1-C7,Bad_Speculation,31.60,% Slots,,,0.00,5.21,
64.43594784,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.21,
64.43594784,S1-C7,Bad_Speculation.Branch_Mispredicts,31.58,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
64.43594784,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.49,
64.43594784,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
64.43594784,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
64.43594784,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
65.929137182,S0-C0,Frontend_Bound,23.28,% Slots,,,0.00,5.09,
65.929137182,S0-C0,Bad_Speculation,30.40,% Slots,,,0.00,5.09,
65.929137182,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.09,
65.929137182,S0-C0,Bad_Speculation.Branch_Mispredicts,30.38,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
65.929137182,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.34,% Core_Clocks,,,0.00,5.09,
65.929137182,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C1,Frontend_Bound,23.71,% Slots,,,0.00,5.09,
65.929137182,S0-C1,Bad_Speculation,31.49,% Slots,,,0.00,5.09,
65.929137182,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.09,
65.929137182,S0-C1,Bad_Speculation.Branch_Mispredicts,31.47,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
65.929137182,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.92,% Core_Clocks,,,0.00,5.09,
65.929137182,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C2,Frontend_Bound,24.38,% Slots,,,0.00,5.09,
65.929137182,S0-C2,Bad_Speculation,31.21,% Slots,,,0.00,5.09,
65.929137182,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.40,% Slots,,,0.00,5.09,
65.929137182,S0-C2,Bad_Speculation.Branch_Mispredicts,31.18,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
65.929137182,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.48,% Core_Clocks,,,0.00,10.17,
65.929137182,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C3,Frontend_Bound,34.98,% Slots,,,0.00,5.09,<==
65.929137182,S0-C3,Bad_Speculation,10.03,% Slots,,,0.00,5.09,
65.929137182,S0-C3,Backend_Bound,12.66,% Slots,,,0.00,5.09,
65.929137182,S0-C3,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.09,
65.929137182,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.09,
65.929137182,S0-C3,Bad_Speculation.Branch_Mispredicts,9.69,% Slots,,br_misp_retired.all_branches,0.00,5.09,
65.929137182,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.36,
65.929137182,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
65.929137182,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.40,% Core_Clocks,,,0.00,5.33,
65.929137182,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C4,Bad_Speculation,21.90,% Slots,,,0.00,5.09,
65.929137182,S0-C4,Bad_Speculation.Branch_Mispredicts,21.80,% Slots,,br_misp_retired.all_branches,0.00,5.09,
65.929137182,S0-C4,Backend_Bound,39.00,% Slots,,,0.00,5.09,
65.929137182,S0-C4,Backend_Bound.Core_Bound,65.11,% Slots,,,0.00,5.09,<==
65.929137182,S0-C4-T0,Backend_Bound.Core_Bound.Divider,23.03,% Clocks,,arith.fpu_div_active,0.00,5.31,
65.929137182,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.91,% Clocks,,,0.00,5.09,
65.929137182,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C5,Frontend_Bound,36.51,% Slots,,,0.00,5.08,
65.929137182,S0-C5,Backend_Bound,39.82,% Slots,,,0.00,5.08,
65.929137182,S0-C5,Retiring,19.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
65.929137182,S0-C5,Frontend_Bound.Frontend_Latency,34.74,% Slots,,rs_events.empty_end,0.00,5.08,
65.929137182,S0-C5,Backend_Bound.Memory_Bound,25.08,% Slots,,,0.00,5.08,
65.929137182,S0-C5,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.08,
65.929137182,S0-C5,Retiring.Microcode_Sequencer,10.75,% Slots,,idq.ms_uops,0.00,5.36,
65.929137182,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.35,
65.929137182,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
65.929137182,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.30,% Clocks,,idq.ms_switches,0.00,5.35,
65.929137182,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
65.929137182,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
65.929137182,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.91,% Clocks,,,0.00,5.09,
65.929137182,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
65.929137182,S0-C6,Frontend_Bound,23.30,% Slots,,,0.00,5.09,
65.929137182,S0-C6,Bad_Speculation,29.91,% Slots,,,0.00,5.09,
65.929137182,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.09,
65.929137182,S0-C6,Bad_Speculation.Branch_Mispredicts,29.89,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
65.929137182,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.63,% Core_Clocks,,,0.00,10.17,
65.929137182,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C7,Frontend_Bound,23.23,% Slots,,,0.00,5.09,
65.929137182,S0-C7,Bad_Speculation,30.90,% Slots,,,0.00,5.09,
65.929137182,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.09,
65.929137182,S0-C7,Bad_Speculation.Branch_Mispredicts,30.88,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
65.929137182,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.37,% Core_Clocks,,,0.00,10.17,
65.929137182,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S1-C0,Frontend_Bound,23.55,% Slots,,,0.00,5.09,
65.929137182,S1-C0,Bad_Speculation,30.57,% Slots,,,0.00,5.09,
65.929137182,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.09,
65.929137182,S1-C0,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
65.929137182,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.68,% Core_Clocks,,,0.00,10.17,
65.929137182,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S1-C1,Frontend_Bound,23.88,% Slots,,,0.00,5.09,
65.929137182,S1-C1,Bad_Speculation,31.46,% Slots,,,0.00,5.09,
65.929137182,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.29,% Slots,,,0.00,5.09,
65.929137182,S1-C1,Bad_Speculation.Branch_Mispredicts,31.44,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
65.929137182,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.98,% Core_Clocks,,,0.00,10.17,
65.929137182,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S1-C2,Frontend_Bound,23.25,% Slots,,,0.00,5.09,
65.929137182,S1-C2,Bad_Speculation,29.34,% Slots,,,0.00,5.09,
65.929137182,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.09,
65.929137182,S1-C2,Bad_Speculation.Branch_Mispredicts,29.32,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
65.929137182,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.89,% Core_Clocks,,,0.00,10.17,
65.929137182,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S1-C3,Frontend_Bound,23.48,% Slots,,,0.00,5.09,
65.929137182,S1-C3,Bad_Speculation,30.17,% Slots,,,0.00,5.09,
65.929137182,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.09,
65.929137182,S1-C3,Bad_Speculation.Branch_Mispredicts,30.15,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
65.929137182,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.40,% Core_Clocks,,,0.00,10.17,
65.929137182,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S1-C4,Frontend_Bound,22.45,% Slots,,,0.00,5.09,
65.929137182,S1-C4,Bad_Speculation,29.58,% Slots,,,0.00,5.09,
65.929137182,S1-C4,Backend_Bound,13.18,% Slots,,,0.00,5.09,
65.929137182,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.22,% Slots,,,0.00,5.09,
65.929137182,S1-C4,Bad_Speculation.Branch_Mispredicts,29.56,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
65.929137182,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,5.09,
65.929137182,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S1-C5,Frontend_Bound,55.40,% Slots,,,0.00,5.09,
65.929137182,S1-C5,Retiring,28.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
65.929137182,S1-C5,Frontend_Bound.Frontend_Latency,23.04,% Slots,,rs_events.empty_end,0.00,5.09,
65.929137182,S1-C5,Frontend_Bound.Frontend_Bandwidth,41.14,% Slots,,,0.00,5.09,
65.929137182,S1-C5,Retiring.Microcode_Sequencer,8.65,% Slots,,idq.ms_uops,0.00,5.35,
65.929137182,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.36,
65.929137182,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
65.929137182,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.19,% Clocks,,idq.ms_switches,0.00,5.36,
65.929137182,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.80,% Core_Clocks,,,0.00,5.33,<==
65.929137182,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
65.929137182,S1-C6,Frontend_Bound,31.41,% Slots,,,0.00,5.09,
65.929137182,S1-C6,Backend_Bound,45.69,% Slots,,,0.00,5.09,
65.929137182,S1-C6,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
65.929137182,S1-C6,Frontend_Bound.Frontend_Latency,29.58,% Slots,,rs_events.empty_end,0.00,5.08,
65.929137182,S1-C6,Backend_Bound.Memory_Bound,26.49,% Slots,,,0.00,5.08,<==
65.929137182,S1-C6,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.08,
65.929137182,S1-C6,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.35,
65.929137182,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.35,
65.929137182,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
65.929137182,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.15,% Clocks,,idq.ms_switches,0.00,5.35,
65.929137182,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.55,% Clocks,,,0.00,5.09,
65.929137182,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
65.929137182,S1-C7,Frontend_Bound,23.39,% Slots,,,0.00,5.08,
65.929137182,S1-C7,Bad_Speculation,31.04,% Slots,,,0.00,5.08,
65.929137182,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.08,
65.929137182,S1-C7,Bad_Speculation.Branch_Mispredicts,31.01,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
65.929137182,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.59,% Core_Clocks,,,0.00,5.09,
65.929137182,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
65.929137182,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
65.929137182,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
65.929137182,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
65.929137182,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
65.929137182,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
65.929137182,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
65.929137182,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
65.929137182,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
65.929137182,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
65.929137182,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
65.929137182,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
67.449258269,S0-C0,Frontend_Bound,23.62,% Slots,,,0.00,5.26,
67.449258269,S0-C0,Bad_Speculation,31.00,% Slots,,,0.00,5.26,
67.449258269,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.26,
67.449258269,S0-C0,Bad_Speculation.Branch_Mispredicts,30.98,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
67.449258269,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.37,% Core_Clocks,,,0.00,5.26,
67.449258269,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C1,Frontend_Bound,23.08,% Slots,,,0.00,5.26,
67.449258269,S0-C1,Bad_Speculation,30.18,% Slots,,,0.00,5.26,
67.449258269,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.26,
67.449258269,S0-C1,Bad_Speculation.Branch_Mispredicts,30.16,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
67.449258269,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.83,% Core_Clocks,,,0.00,5.26,
67.449258269,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C2,Frontend_Bound,23.80,% Slots,,,0.00,5.26,
67.449258269,S0-C2,Bad_Speculation,31.01,% Slots,,,0.00,5.26,
67.449258269,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.26,
67.449258269,S0-C2,Bad_Speculation.Branch_Mispredicts,30.99,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
67.449258269,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.25,% Core_Clocks,,,0.00,10.52,
67.449258269,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C3,Frontend_Bound,34.63,% Slots,,,0.00,5.26,<==
67.449258269,S0-C3,Backend_Bound,12.23,% Slots,,,0.00,5.26,
67.449258269,S0-C3,Frontend_Bound.Frontend_Latency,19.28,% Slots,,rs_events.empty_end,0.00,5.26,
67.449258269,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.00,% Slots,,,0.00,5.26,
67.449258269,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.26,
67.449258269,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
67.449258269,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.94,% Core_Clocks,,,0.00,5.27,
67.449258269,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C4,Frontend_Bound,59.08,% Slots,,,0.00,5.25,
67.449258269,S0-C4,Backend_Bound,15.48,% Slots,,,0.00,5.25,
67.449258269,S0-C4,Retiring,20.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
67.449258269,S0-C4,Frontend_Bound.Frontend_Latency,19.77,% Slots,,rs_events.empty_end,0.00,5.25,
67.449258269,S0-C4,Frontend_Bound.Frontend_Bandwidth,30.21,% Slots,,,0.00,5.25,
67.449258269,S0-C4,Retiring.Microcode_Sequencer,12.84,% Slots,,idq.ms_uops,0.00,5.26,
67.449258269,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.26,
67.449258269,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
67.449258269,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.62,% Clocks,,idq.ms_switches,0.00,5.26,
67.449258269,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.83,% Core_Clocks,,,0.00,5.27,<==
67.449258269,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
67.449258269,S0-C5,Frontend_Bound,51.76,% Slots,,,0.00,5.26,<==
67.449258269,S0-C5,Backend_Bound,22.26,% Slots,,,0.00,5.26,
67.449258269,S0-C5,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
67.449258269,S0-C5,Frontend_Bound.Frontend_Latency,27.26,% Slots,,rs_events.empty_end,0.00,5.26,
67.449258269,S0-C5,Frontend_Bound.Frontend_Bandwidth,22.72,% Slots,,,0.00,5.26,
67.449258269,S0-C5,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.26,
67.449258269,S0-C5,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.26,
67.449258269,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.27,
67.449258269,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
67.449258269,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.83,% Clocks,,idq.ms_switches,0.00,5.27,
67.449258269,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.54,% Core_Clocks,,,0.00,5.27,
67.449258269,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
67.449258269,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C6,Frontend_Bound,23.64,% Slots,,,0.00,5.26,
67.449258269,S0-C6,Bad_Speculation,30.77,% Slots,,,0.00,5.26,
67.449258269,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.26,
67.449258269,S0-C6,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
67.449258269,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.72,% Core_Clocks,,,0.00,10.52,
67.449258269,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C7,Frontend_Bound,23.64,% Slots,,,0.00,5.26,
67.449258269,S0-C7,Bad_Speculation,31.15,% Slots,,,0.00,5.26,
67.449258269,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.26,
67.449258269,S0-C7,Bad_Speculation.Branch_Mispredicts,31.13,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
67.449258269,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,10.52,
67.449258269,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C0,Frontend_Bound,23.65,% Slots,,,0.00,5.26,
67.449258269,S1-C0,Bad_Speculation,30.71,% Slots,,,0.00,5.26,
67.449258269,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.13,% Slots,,,0.00,5.26,
67.449258269,S1-C0,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
67.449258269,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.79,% Core_Clocks,,,0.00,10.52,
67.449258269,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C1,Frontend_Bound,23.62,% Slots,,,0.00,5.26,
67.449258269,S1-C1,Bad_Speculation,31.14,% Slots,,,0.00,5.26,
67.449258269,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.26,
67.449258269,S1-C1,Bad_Speculation.Branch_Mispredicts,31.12,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
67.449258269,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.03,% Core_Clocks,,,0.00,10.52,
67.449258269,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C2,Frontend_Bound,23.74,% Slots,,,0.00,5.26,
67.449258269,S1-C2,Bad_Speculation,30.85,% Slots,,,0.00,5.26,
67.449258269,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.26,
67.449258269,S1-C2,Bad_Speculation.Branch_Mispredicts,30.83,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
67.449258269,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.53,% Core_Clocks,,,0.00,10.52,
67.449258269,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C3,Frontend_Bound,23.89,% Slots,,,0.00,5.26,
67.449258269,S1-C3,Bad_Speculation,30.86,% Slots,,,0.00,5.26,
67.449258269,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.26,
67.449258269,S1-C3,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
67.449258269,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.97,% Core_Clocks,,,0.00,10.52,
67.449258269,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C4,Frontend_Bound,37.15,% Slots,,,0.00,5.26,<==
67.449258269,S1-C4,Backend_Bound,10.13,% Slots,,,0.00,5.26,
67.449258269,S1-C4,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.26,
67.449258269,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.41,% Slots,,,0.00,5.26,
67.449258269,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.26,
67.449258269,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
67.449258269,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.63,% Core_Clocks,,,0.00,5.27,
67.449258269,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C5,Frontend_Bound,32.03,% Slots,,,0.00,5.26,
67.449258269,S1-C5,Backend_Bound,39.50,% Slots,,,0.00,5.26,
67.449258269,S1-C5,Retiring,33.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
67.449258269,S1-C5,Backend_Bound.Memory_Bound,10.03,% Slots,,,0.00,5.25,
67.449258269,S1-C5,Backend_Bound.Core_Bound,29.47,% Slots,,,0.00,5.25,<==
67.449258269,S1-C5,Retiring.Microcode_Sequencer,8.92,% Slots,,idq.ms_uops,0.00,5.26,
67.449258269,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.26,
67.449258269,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
67.449258269,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
67.449258269,S1-C6,Frontend_Bound,36.29,% Slots,,,0.00,5.26,
67.449258269,S1-C6,Backend_Bound,38.85,% Slots,,,0.00,5.26,
67.449258269,S1-C6,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
67.449258269,S1-C6,Frontend_Bound.Frontend_Latency,37.75,% Slots,,rs_events.empty_end,0.00,5.26,
67.449258269,S1-C6,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.26,
67.449258269,S1-C6,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.26,
67.449258269,S1-C6,Retiring.Microcode_Sequencer,13.91,% Slots,,idq.ms_uops,0.00,5.26,
67.449258269,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.26,
67.449258269,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
67.449258269,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.62,% Clocks,,idq.ms_switches,0.00,5.26,
67.449258269,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
67.449258269,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C7,Frontend_Bound,23.42,% Slots,,,0.00,5.26,
67.449258269,S1-C7,Bad_Speculation,31.08,% Slots,,,0.00,5.26,
67.449258269,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.26,
67.449258269,S1-C7,Bad_Speculation.Branch_Mispredicts,31.06,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
67.449258269,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.33,% Core_Clocks,,,0.00,5.26,
67.449258269,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
67.449258269,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
67.449258269,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
67.449258269,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
67.449258269,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
67.449258269,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
68.96999776,S0-C0,Frontend_Bound,23.58,% Slots,,,0.00,5.26,
68.96999776,S0-C0,Bad_Speculation,30.91,% Slots,,,0.00,5.26,
68.96999776,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.26,
68.96999776,S0-C0,Bad_Speculation.Branch_Mispredicts,30.89,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
68.96999776,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.84,% Core_Clocks,,,0.00,5.26,
68.96999776,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S0-C1,Frontend_Bound,23.77,% Slots,,,0.00,5.26,
68.96999776,S0-C1,Bad_Speculation,31.09,% Slots,,,0.00,5.26,
68.96999776,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.26,
68.96999776,S0-C1,Bad_Speculation.Branch_Mispredicts,31.08,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
68.96999776,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.48,% Core_Clocks,,,0.00,5.26,
68.96999776,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S0-C2,Frontend_Bound,23.57,% Slots,,,0.00,5.26,
68.96999776,S0-C2,Bad_Speculation,30.65,% Slots,,,0.00,5.26,
68.96999776,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.26,
68.96999776,S0-C2,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
68.96999776,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.78,% Core_Clocks,,,0.00,10.52,
68.96999776,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S0-C3,Frontend_Bound,32.11,% Slots,,,0.00,5.25,<==
68.96999776,S0-C3,Backend_Bound,21.91,% Slots,,,0.00,5.25,
68.96999776,S0-C3,Frontend_Bound.Frontend_Latency,21.92,% Slots,,rs_events.empty_end,0.00,5.25,
68.96999776,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.05,% Slots,,,0.00,5.25,
68.96999776,S0-C3,Backend_Bound.Memory_Bound,15.06,% Slots,,,0.00,5.25,
68.96999776,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.26,
68.96999776,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
68.96999776,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.84,% Core_Clocks,,,0.00,5.26,
68.96999776,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
68.96999776,S0-C4,Frontend_Bound,38.62,% Slots,,,0.00,5.26,
68.96999776,S0-C4,Backend_Bound,33.10,% Slots,,,0.00,5.26,
68.96999776,S0-C4,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
68.96999776,S0-C4,Frontend_Bound.Frontend_Latency,25.07,% Slots,,rs_events.empty_end,0.00,5.26,<==
68.96999776,S0-C4,Backend_Bound.Memory_Bound,17.84,% Slots,,,0.00,5.26,
68.96999776,S0-C4,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.26,
68.96999776,S0-C4,Retiring.Microcode_Sequencer,11.14,% Slots,,idq.ms_uops,0.00,5.25,
68.96999776,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.26,
68.96999776,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
68.96999776,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.26,
68.96999776,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
68.96999776,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.63,% Clocks,,,0.00,5.26,
68.96999776,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
68.96999776,S0-C5,Frontend_Bound,43.73,% Slots,,,0.00,5.26,
68.96999776,S0-C5,Backend_Bound,31.83,% Slots,,,0.00,5.26,
68.96999776,S0-C5,Retiring,15.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
68.96999776,S0-C5,Frontend_Bound.Frontend_Latency,26.54,% Slots,,rs_events.empty_end,0.00,5.26,<==
68.96999776,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.90,% Slots,,,0.00,5.25,
68.96999776,S0-C5,Backend_Bound.Memory_Bound,17.61,% Slots,,,0.00,5.26,
68.96999776,S0-C5,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,5.26,
68.96999776,S0-C5,Retiring.Microcode_Sequencer,9.76,% Slots,,idq.ms_uops,0.00,5.26,
68.96999776,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.26,
68.96999776,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
68.96999776,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.88,% Clocks,,idq.ms_switches,0.00,5.26,
68.96999776,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.47,% Core_Clocks,,,0.00,5.26,
68.96999776,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S0-C6,Frontend_Bound,23.96,% Slots,,,0.00,5.26,
68.96999776,S0-C6,Bad_Speculation,31.20,% Slots,,,0.00,5.26,
68.96999776,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.10,% Slots,,,0.00,5.26,
68.96999776,S0-C6,Bad_Speculation.Branch_Mispredicts,31.18,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
68.96999776,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.77,% Core_Clocks,,,0.00,10.52,
68.96999776,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S0-C7,Frontend_Bound,23.30,% Slots,,,0.00,5.26,
68.96999776,S0-C7,Bad_Speculation,31.12,% Slots,,,0.00,5.26,
68.96999776,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.26,
68.96999776,S0-C7,Bad_Speculation.Branch_Mispredicts,31.11,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
68.96999776,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.66,% Core_Clocks,,,0.00,10.52,
68.96999776,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S1-C0,Frontend_Bound,23.34,% Slots,,,0.00,5.26,
68.96999776,S1-C0,Bad_Speculation,30.35,% Slots,,,0.00,5.26,
68.96999776,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.26,
68.96999776,S1-C0,Bad_Speculation.Branch_Mispredicts,30.34,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
68.96999776,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.87,% Core_Clocks,,,0.00,10.52,
68.96999776,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S1-C1,Frontend_Bound,23.17,% Slots,,,0.00,5.26,
68.96999776,S1-C1,Bad_Speculation,30.33,% Slots,,,0.00,5.26,
68.96999776,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.26,
68.96999776,S1-C1,Bad_Speculation.Branch_Mispredicts,30.32,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
68.96999776,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.03,% Core_Clocks,,,0.00,10.52,
68.96999776,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S1-C2,Frontend_Bound,23.72,% Slots,,,0.00,5.26,
68.96999776,S1-C2,Bad_Speculation,30.80,% Slots,,,0.00,5.26,
68.96999776,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.26,
68.96999776,S1-C2,Bad_Speculation.Branch_Mispredicts,30.79,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
68.96999776,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.59,% Core_Clocks,,,0.00,10.52,
68.96999776,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S1-C3,Frontend_Bound,23.46,% Slots,,,0.00,5.26,
68.96999776,S1-C3,Bad_Speculation,30.34,% Slots,,,0.00,5.26,
68.96999776,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.26,
68.96999776,S1-C3,Bad_Speculation.Branch_Mispredicts,30.33,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
68.96999776,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.75,% Core_Clocks,,,0.00,10.52,
68.96999776,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S1-C4,Frontend_Bound,37.75,% Slots,,,0.00,5.26,<==
68.96999776,S1-C4,Bad_Speculation,10.27,% Slots,,,0.00,5.26,
68.96999776,S1-C4,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,0.00,5.26,
68.96999776,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.96,% Slots,,,0.00,5.26,
68.96999776,S1-C4,Bad_Speculation.Branch_Mispredicts,9.83,% Slots,,br_misp_retired.all_branches,0.00,5.26,
68.96999776,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.26,
68.96999776,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
68.96999776,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.79,% Core_Clocks,,,0.00,5.26,
68.96999776,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S1-C5,Frontend_Bound,24.64,% Slots,,,0.00,5.25,
68.96999776,S1-C5,Backend_Bound,51.99,% Slots,,,0.00,5.25,
68.96999776,S1-C5,Retiring,28.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
68.96999776,S1-C5,Backend_Bound.Memory_Bound,14.26,% Slots,,,0.00,5.25,
68.96999776,S1-C5,Backend_Bound.Core_Bound,37.74,% Slots,,,0.00,5.25,<==
68.96999776,S1-C5,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.26,
68.96999776,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.69,% Clocks,,idq.ms_switches,0.00,5.26,
68.96999776,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
68.96999776,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
68.96999776,S1-C6,Frontend_Bound,37.77,% Slots,,,0.00,5.26,
68.96999776,S1-C6,Backend_Bound,36.17,% Slots,,,0.00,5.26,
68.96999776,S1-C6,Retiring,19.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
68.96999776,S1-C6,Frontend_Bound.Frontend_Latency,34.32,% Slots,,rs_events.empty_end,0.00,5.25,<==
68.96999776,S1-C6,Backend_Bound.Memory_Bound,19.53,% Slots,,,0.00,5.25,
68.96999776,S1-C6,Backend_Bound.Core_Bound,16.65,% Slots,,,0.00,5.25,
68.96999776,S1-C6,Retiring.Microcode_Sequencer,14.90,% Slots,,idq.ms_uops,0.00,5.26,
68.96999776,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.26,
68.96999776,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
68.96999776,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.26,
68.96999776,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.45,% Clocks,,,0.00,5.26,
68.96999776,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
68.96999776,S1-C7,Frontend_Bound,22.84,% Slots,,,0.00,5.26,
68.96999776,S1-C7,Bad_Speculation,30.40,% Slots,,,0.00,5.26,
68.96999776,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.29,% Slots,,,0.00,5.26,
68.96999776,S1-C7,Bad_Speculation.Branch_Mispredicts,30.38,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
68.96999776,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.26,
68.96999776,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
68.96999776,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
68.96999776,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
68.96999776,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C0,Frontend_Bound,23.88,% Slots,,,0.00,5.26,
70.493258827,S0-C0,Bad_Speculation,31.09,% Slots,,,0.00,5.26,
70.493258827,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.26,
70.493258827,S0-C0,Bad_Speculation.Branch_Mispredicts,31.07,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
70.493258827,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.64,% Core_Clocks,,,0.00,5.25,
70.493258827,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C1,Frontend_Bound,23.19,% Slots,,,0.00,5.26,
70.493258827,S0-C1,Bad_Speculation,30.12,% Slots,,,0.00,5.26,
70.493258827,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.26,
70.493258827,S0-C1,Bad_Speculation.Branch_Mispredicts,30.10,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
70.493258827,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.40,% Core_Clocks,,,0.00,5.25,
70.493258827,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C2,Frontend_Bound,23.80,% Slots,,,0.00,5.26,
70.493258827,S0-C2,Bad_Speculation,31.08,% Slots,,,0.00,5.26,
70.493258827,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.25,
70.493258827,S0-C2,Bad_Speculation.Branch_Mispredicts,31.05,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
70.493258827,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.43,% Core_Clocks,,,0.00,10.51,
70.493258827,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C3,Frontend_Bound,34.27,% Slots,,,0.00,5.26,<==
70.493258827,S0-C3,Bad_Speculation,10.03,% Slots,,,0.00,5.26,
70.493258827,S0-C3,Backend_Bound,14.87,% Slots,,,0.00,5.26,
70.493258827,S0-C3,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,0.00,5.26,
70.493258827,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.13,% Slots,,,0.00,5.26,
70.493258827,S0-C3,Bad_Speculation.Branch_Mispredicts,9.60,% Slots,,br_misp_retired.all_branches,0.00,5.25,
70.493258827,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.25,
70.493258827,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
70.493258827,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.96,% Core_Clocks,,,0.00,5.25,
70.493258827,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C4,Frontend_Bound,33.24,% Slots,,,0.00,5.25,
70.493258827,S0-C4,Backend_Bound,40.33,% Slots,,,0.00,5.25,
70.493258827,S0-C4,Retiring,20.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.493258827,S0-C4,Frontend_Bound.Frontend_Latency,35.98,% Slots,,rs_events.empty_end,0.00,5.26,
70.493258827,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.22,% Slots,,,0.00,5.25,
70.493258827,S0-C4,Backend_Bound.Memory_Bound,28.08,% Slots,,,0.00,5.25,<==
70.493258827,S0-C4,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.25,
70.493258827,S0-C4,Retiring.Microcode_Sequencer,12.12,% Slots,,idq.ms_uops,0.00,5.25,
70.493258827,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.26,
70.493258827,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
70.493258827,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.08,% Clocks,,idq.ms_switches,0.00,5.26,
70.493258827,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.12,% Core_Clocks,,,0.00,5.25,
70.493258827,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
70.493258827,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
70.493258827,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.59,% Clocks,,,0.00,5.25,
70.493258827,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C5,Frontend_Bound,39.73,% Slots,,,0.00,5.26,
70.493258827,S0-C5,Backend_Bound,36.45,% Slots,,,0.00,5.26,
70.493258827,S0-C5,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
70.493258827,S0-C5,Frontend_Bound.Frontend_Latency,36.27,% Slots,,rs_events.empty_end,0.00,5.25,<==
70.493258827,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.15,% Slots,,,0.00,5.26,
70.493258827,S0-C5,Backend_Bound.Memory_Bound,24.21,% Slots,,,0.00,5.25,
70.493258827,S0-C5,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.25,
70.493258827,S0-C5,Retiring.Microcode_Sequencer,12.08,% Slots,,idq.ms_uops,0.00,5.26,
70.493258827,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.25,
70.493258827,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
70.493258827,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.25,
70.493258827,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.95,% Core_Clocks,,,0.00,5.25,
70.493258827,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.30,% Clocks,,,0.00,5.25,
70.493258827,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C6,Frontend_Bound,24.05,% Slots,,,0.00,5.26,
70.493258827,S0-C6,Bad_Speculation,29.44,% Slots,,,0.00,5.26,
70.493258827,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.09,% Slots,,,0.00,5.25,
70.493258827,S0-C6,Bad_Speculation.Branch_Mispredicts,29.42,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
70.493258827,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.05,% Core_Clocks,,,0.00,10.51,
70.493258827,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C7,Frontend_Bound,23.04,% Slots,,,0.00,5.26,
70.493258827,S0-C7,Bad_Speculation,30.67,% Slots,,,0.00,5.26,
70.493258827,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.50,% Slots,,,0.00,5.25,
70.493258827,S0-C7,Bad_Speculation.Branch_Mispredicts,30.65,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
70.493258827,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.20,% Core_Clocks,,,0.00,10.51,
70.493258827,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C0,Frontend_Bound,23.50,% Slots,,,0.00,5.26,
70.493258827,S1-C0,Bad_Speculation,30.57,% Slots,,,0.00,5.26,
70.493258827,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.25,
70.493258827,S1-C0,Bad_Speculation.Branch_Mispredicts,30.55,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
70.493258827,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.85,% Core_Clocks,,,0.00,10.51,
70.493258827,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C1,Frontend_Bound,23.83,% Slots,,,0.00,5.26,
70.493258827,S1-C1,Bad_Speculation,31.22,% Slots,,,0.00,5.26,
70.493258827,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.25,
70.493258827,S1-C1,Bad_Speculation.Branch_Mispredicts,31.20,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
70.493258827,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.92,% Core_Clocks,,,0.00,10.51,
70.493258827,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C2,Frontend_Bound,23.53,% Slots,,,0.00,5.26,
70.493258827,S1-C2,Bad_Speculation,30.57,% Slots,,,0.00,5.26,
70.493258827,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.25,
70.493258827,S1-C2,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
70.493258827,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,10.51,
70.493258827,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C3,Frontend_Bound,23.47,% Slots,,,0.00,5.26,
70.493258827,S1-C3,Bad_Speculation,30.19,% Slots,,,0.00,5.26,
70.493258827,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.25,
70.493258827,S1-C3,Bad_Speculation.Branch_Mispredicts,30.18,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
70.493258827,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.71,% Core_Clocks,,,0.00,10.51,
70.493258827,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C4,Frontend_Bound,27.67,% Slots,,,0.00,5.26,
70.493258827,S1-C4,Bad_Speculation,23.27,% Slots,,,0.00,5.26,
70.493258827,S1-C4,Backend_Bound,11.36,% Slots,,,0.00,5.26,
70.493258827,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.26,
70.493258827,S1-C4,Bad_Speculation.Branch_Mispredicts,23.19,% Slots,,br_misp_retired.all_branches,0.00,5.26,
70.493258827,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.61,% Core_Clocks,,,0.00,5.25,
70.493258827,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.92,% Core_Clocks,,,0.00,5.26,<==
70.493258827,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C5,Frontend_Bound,20.94,% Slots,,,0.00,5.26,
70.493258827,S1-C5,Backend_Bound,60.28,% Slots,,,0.00,5.26,
70.493258827,S1-C5,Retiring,28.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
70.493258827,S1-C5,Backend_Bound.Memory_Bound,19.50,% Slots,,,0.00,5.25,
70.493258827,S1-C5,Backend_Bound.Core_Bound,40.78,% Slots,,,0.00,5.25,<==
70.493258827,S1-C5,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.26,
70.493258827,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.16,% Clocks,,idq.ms_switches,0.00,5.25,
70.493258827,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
70.493258827,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C6,Frontend_Bound,38.93,% Slots,,,0.00,5.25,
70.493258827,S1-C6,Backend_Bound,35.40,% Slots,,,0.00,5.25,
70.493258827,S1-C6,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
70.493258827,S1-C6,Frontend_Bound.Frontend_Latency,32.07,% Slots,,rs_events.empty_end,0.00,5.25,<==
70.493258827,S1-C6,Backend_Bound.Memory_Bound,26.34,% Slots,,,0.00,5.25,
70.493258827,S1-C6,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.25,
70.493258827,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.25,
70.493258827,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
70.493258827,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.93,% Clocks,,idq.ms_switches,0.00,5.25,
70.493258827,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
70.493258827,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
70.493258827,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C7,Frontend_Bound,22.82,% Slots,,,0.00,5.26,
70.493258827,S1-C7,Bad_Speculation,30.25,% Slots,,,0.00,5.26,
70.493258827,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.26,
70.493258827,S1-C7,Bad_Speculation.Branch_Mispredicts,30.23,% Slots,,br_misp_retired.all_branches,0.00,5.25,<==
70.493258827,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.79,% Core_Clocks,,,0.00,5.25,
70.493258827,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
70.493258827,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
70.493258827,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
71.985061865,S0-C0,Frontend_Bound,23.39,% Slots,,,0.00,5.36,
71.985061865,S0-C0,Bad_Speculation,31.13,% Slots,,,0.00,5.36,
71.985061865,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.22,
71.985061865,S0-C0,Bad_Speculation.Branch_Mispredicts,31.11,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.12,% Core_Clocks,,,0.00,5.36,
71.985061865,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C1,Frontend_Bound,23.00,% Slots,,,0.00,5.36,
71.985061865,S0-C1,Bad_Speculation,29.69,% Slots,,,0.00,5.36,
71.985061865,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.42,% Slots,,,0.00,5.22,
71.985061865,S0-C1,Bad_Speculation.Branch_Mispredicts,29.66,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.86,% Core_Clocks,,,0.00,5.36,
71.985061865,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C2,Frontend_Bound,23.80,% Slots,,,0.00,5.28,
71.985061865,S0-C2,Bad_Speculation,31.13,% Slots,,,0.00,5.27,
71.985061865,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.28,
71.985061865,S0-C2,Bad_Speculation.Branch_Mispredicts,31.10,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.27,% Core_Clocks,,,0.00,10.72,
71.985061865,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C3,Frontend_Bound,36.66,% Slots,,,0.00,5.28,<==
71.985061865,S0-C3,Frontend_Bound.Frontend_Latency,17.71,% Slots,,rs_events.empty_end,0.00,5.19,
71.985061865,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.21,% Slots,,,0.00,5.28,
71.985061865,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.36,
71.985061865,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
71.985061865,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.17,% Core_Clocks,,,0.00,5.09,
71.985061865,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C4,Frontend_Bound,25.80,% Slots,,,0.00,5.28,
71.985061865,S0-C4,Bad_Speculation,30.64,% Slots,,,0.00,5.26,
71.985061865,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.28,
71.985061865,S0-C4,Bad_Speculation.Branch_Mispredicts,30.49,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,56.54,% Core_Clocks,,,0.00,10.73,
71.985061865,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C5,Frontend_Bound,36.30,% Slots,,,0.00,5.28,
71.985061865,S0-C5,Backend_Bound,39.21,% Slots,,,0.00,5.26,
71.985061865,S0-C5,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
71.985061865,S0-C5,Frontend_Bound.Frontend_Latency,34.34,% Slots,,rs_events.empty_end,0.00,5.18,
71.985061865,S0-C5,Backend_Bound.Memory_Bound,42.77,% Slots,,,0.00,5.1,
71.985061865,S0-C5,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.36,
71.985061865,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.36,
71.985061865,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
71.985061865,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.36,
71.985061865,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
71.985061865,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C6,Frontend_Bound,23.73,% Slots,,,0.00,5.28,
71.985061865,S0-C6,Bad_Speculation,30.86,% Slots,,,0.00,5.26,
71.985061865,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.28,
71.985061865,S0-C6,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.59,% Core_Clocks,,,0.00,10.72,
71.985061865,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C7,Frontend_Bound,22.95,% Slots,,,0.00,5.28,
71.985061865,S0-C7,Bad_Speculation,30.35,% Slots,,,0.00,5.26,
71.985061865,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.32,% Slots,,,0.00,5.28,
71.985061865,S0-C7,Bad_Speculation.Branch_Mispredicts,30.34,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.42,% Core_Clocks,,,0.00,10.72,
71.985061865,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C0,Frontend_Bound,23.30,% Slots,,,0.00,5.28,
71.985061865,S1-C0,Bad_Speculation,29.88,% Slots,,,0.00,5.27,
71.985061865,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.28,
71.985061865,S1-C0,Bad_Speculation.Branch_Mispredicts,29.87,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.62,% Core_Clocks,,,0.00,10.72,
71.985061865,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C1,Frontend_Bound,23.66,% Slots,,,0.00,5.28,
71.985061865,S1-C1,Bad_Speculation,30.96,% Slots,,,0.00,5.26,
71.985061865,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.14,% Slots,,,0.00,5.28,
71.985061865,S1-C1,Bad_Speculation.Branch_Mispredicts,30.94,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.92,% Core_Clocks,,,0.00,10.72,
71.985061865,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C2,Frontend_Bound,23.58,% Slots,,,0.00,5.28,
71.985061865,S1-C2,Bad_Speculation,30.58,% Slots,,,0.00,5.26,
71.985061865,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.28,
71.985061865,S1-C2,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.07,% Core_Clocks,,,0.00,10.72,
71.985061865,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C3,Frontend_Bound,23.58,% Slots,,,0.00,5.28,
71.985061865,S1-C3,Bad_Speculation,30.60,% Slots,,,0.00,5.26,
71.985061865,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.28,
71.985061865,S1-C3,Bad_Speculation.Branch_Mispredicts,30.59,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.98,% Core_Clocks,,,0.00,10.72,
71.985061865,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C4,Frontend_Bound,23.38,% Slots,,,0.00,5.28,
71.985061865,S1-C4,Bad_Speculation,31.35,% Slots,,,0.00,5.27,
71.985061865,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.18,% Slots,,,0.00,5.22,
71.985061865,S1-C4,Bad_Speculation.Branch_Mispredicts,31.33,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.71,% Core_Clocks,,,0.00,5.36,
71.985061865,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C5,Frontend_Bound,22.52,% Slots,,,0.00,5.28,
71.985061865,S1-C5,Bad_Speculation,29.57,% Slots,,,0.00,5.26,
71.985061865,S1-C5,Backend_Bound,10.12,% Slots,,,0.00,5.26,
71.985061865,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.38,% Slots,,,0.00,5.22,
71.985061865,S1-C5,Bad_Speculation.Branch_Mispredicts,29.55,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
71.985061865,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.35,% Core_Clocks,,,0.00,5.36,
71.985061865,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C6,Frontend_Bound,35.95,% Slots,,,0.00,5.28,
71.985061865,S1-C6,Backend_Bound,28.68,% Slots,,,0.00,5.26,
71.985061865,S1-C6,Retiring,28.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
71.985061865,S1-C6,Frontend_Bound.Frontend_Latency,29.40,% Slots,,rs_events.empty_end,0.00,5.28,<==
71.985061865,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.55,% Slots,,,0.00,5.22,
71.985061865,S1-C6,Retiring.Microcode_Sequencer,9.54,% Slots,,idq.ms_uops,0.00,5.36,
71.985061865,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.13,% Clocks,,,0.00,5.36,
71.985061865,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
71.985061865,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.35,% Clocks,,idq.ms_switches,0.00,5.36,
71.985061865,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.08,% Core_Clocks,,,0.00,5.09,
71.985061865,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C7,Backend_Bound,74.18,% Slots,,,0.00,5.26,
71.985061865,S1-C7,Retiring,20.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
71.985061865,S1-C7,Backend_Bound.Core_Bound,80.33,% Slots,,,0.00,5.09,
71.985061865,S1-C7,Retiring.Microcode_Sequencer,17.04,% Slots,,idq.ms_uops,0.00,5.36,
71.985061865,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.34,% Clocks,,idq.ms_switches,0.00,5.36,
71.985061865,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.70,% Clocks,,,0.00,5.36,<==
71.985061865,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
71.985061865,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
73.50024846,S0-C0,Frontend_Bound,23.09,% Slots,,,0.00,5.28,
73.50024846,S0-C0,Bad_Speculation,28.78,% Slots,,,0.00,5.28,
73.50024846,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.38,% Slots,,,0.00,5.28,
73.50024846,S0-C0,Bad_Speculation.Branch_Mispredicts,28.76,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
73.50024846,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.20,% Core_Clocks,,,0.00,5.28,
73.50024846,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
73.50024846,S0-C1,Frontend_Bound,23.21,% Slots,,,0.00,5.28,
73.50024846,S0-C1,Bad_Speculation,30.41,% Slots,,,0.00,5.28,
73.50024846,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.28,
73.50024846,S0-C1,Bad_Speculation.Branch_Mispredicts,30.40,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
73.50024846,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.08,% Core_Clocks,,,0.00,5.28,
73.50024846,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
73.50024846,S0-C2,Frontend_Bound,23.25,% Slots,,,0.00,5.28,
73.50024846,S0-C2,Bad_Speculation,30.11,% Slots,,,0.00,5.28,
73.50024846,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.28,
73.50024846,S0-C2,Bad_Speculation.Branch_Mispredicts,30.09,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
73.50024846,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.41,% Core_Clocks,,,0.00,10.56,
73.50024846,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
73.50024846,S0-C3,Frontend_Bound,36.65,% Slots,,,0.00,5.28,<==
73.50024846,S0-C3,Frontend_Bound.Frontend_Latency,16.79,% Slots,,rs_events.empty_end,0.00,5.28,
73.50024846,S0-C3,Frontend_Bound.Frontend_Bandwidth,19.87,% Slots,,,0.00,5.28,
73.50024846,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.28,
73.50024846,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
73.50024846,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.84,% Core_Clocks,,,0.00,5.28,
73.50024846,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
73.50024846,S0-C4,Frontend_Bound,39.80,% Slots,,,0.00,5.28,
73.50024846,S0-C4,Backend_Bound,32.97,% Slots,,,0.00,5.28,
73.50024846,S0-C4,Retiring,19.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
73.50024846,S0-C4,Frontend_Bound.Frontend_Latency,28.46,% Slots,,rs_events.empty_end,0.00,5.28,<==
73.50024846,S0-C4,Backend_Bound.Memory_Bound,22.36,% Slots,,,0.00,5.28,
73.50024846,S0-C4,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.28,
73.50024846,S0-C4,Retiring.Microcode_Sequencer,11.81,% Slots,,idq.ms_uops,0.00,5.28,
73.50024846,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.03,% Clocks,,,0.00,5.28,
73.50024846,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.54,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
73.50024846,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
73.50024846,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.77,% Clocks,,idq.ms_switches,0.00,5.28,
73.50024846,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
73.50024846,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
73.50024846,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.30,% Clocks,,,0.00,5.28,
73.50024846,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
73.50024846,S0-C5,Frontend_Bound,36.34,% Slots,,,0.00,5.28,
73.50024846,S0-C5,Backend_Bound,39.42,% Slots,,,0.00,5.28,
73.50024846,S0-C5,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
73.50024846,S0-C5,Frontend_Bound.Frontend_Latency,35.00,% Slots,,rs_events.empty_end,0.00,5.28,
73.50024846,S0-C5,Backend_Bound.Memory_Bound,23.31,% Slots,,,0.00,5.28,
73.50024846,S0-C5,Backend_Bound.Core_Bound,16.11,% Slots,,,0.00,5.28,
73.50024846,S0-C5,Retiring.Microcode_Sequencer,12.92,% Slots,,idq.ms_uops,0.00,5.28,
73.50024846,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.70,% Clocks,,,0.00,5.28,
73.50024846,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
73.50024846,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.42,% Clocks,,idq.ms_switches,0.00,5.28,
73.50024846,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
73.50024846,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
73.50024846,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.92,% Clocks,,,0.00,5.28,
73.50024846,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
73.50024846,S0-C6,Frontend_Bound,23.80,% Slots,,,0.00,5.28,
73.50024846,S0-C6,Bad_Speculation,31.09,% Slots,,,0.00,5.28,
73.50024846,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.28,
73.50024846,S0-C6,Bad_Speculation.Branch_Mispredicts,31.07,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
73.50024846,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,10.56,
73.50024846,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
73.50024846,S0-C7,Frontend_Bound,23.08,% Slots,,,0.00,5.28,
73.50024846,S0-C7,Bad_Speculation,30.58,% Slots,,,0.00,5.28,
73.50024846,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.28,
73.50024846,S0-C7,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
73.50024846,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.26,% Core_Clocks,,,0.00,10.56,
73.50024846,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
73.50024846,S1-C0,Frontend_Bound,23.78,% Slots,,,0.00,5.28,
73.50024846,S1-C0,Bad_Speculation,31.13,% Slots,,,0.00,5.27,
73.50024846,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.28,
73.50024846,S1-C0,Bad_Speculation.Branch_Mispredicts,31.12,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
73.50024846,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.98,% Core_Clocks,,,0.00,10.56,
73.50024846,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
73.50024846,S1-C1,Frontend_Bound,23.56,% Slots,,,0.00,5.28,
73.50024846,S1-C1,Bad_Speculation,30.80,% Slots,,,0.00,5.28,
73.50024846,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.28,
73.50024846,S1-C1,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
73.50024846,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.10,% Core_Clocks,,,0.00,10.56,
73.50024846,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
73.50024846,S1-C2,Frontend_Bound,23.65,% Slots,,,0.00,5.28,
73.50024846,S1-C2,Bad_Speculation,30.95,% Slots,,,0.00,5.28,
73.50024846,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.28,
73.50024846,S1-C2,Bad_Speculation.Branch_Mispredicts,30.93,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
73.50024846,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.31,% Core_Clocks,,,0.00,10.56,
73.50024846,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
73.50024846,S1-C3,Frontend_Bound,24.11,% Slots,,,0.00,5.28,
73.50024846,S1-C3,Bad_Speculation,31.51,% Slots,,,0.00,5.28,
73.50024846,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.24,% Slots,,,0.00,5.28,
73.50024846,S1-C3,Bad_Speculation.Branch_Mispredicts,31.50,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
73.50024846,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.14,% Core_Clocks,,,0.00,10.56,
73.50024846,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
73.50024846,S1-C4,Frontend_Bound,23.31,% Slots,,,0.00,5.28,
73.50024846,S1-C4,Bad_Speculation,30.97,% Slots,,,0.00,5.28,
73.50024846,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.28,
73.50024846,S1-C4,Bad_Speculation.Branch_Mispredicts,30.95,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
73.50024846,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.57,% Core_Clocks,,,0.00,5.28,
73.50024846,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
73.50024846,S1-C5,Frontend_Bound,24.15,% Slots,,,0.00,5.28,
73.50024846,S1-C5,Backend_Bound,43.51,% Slots,,,0.00,5.28,
73.50024846,S1-C5,Frontend_Bound.Frontend_Latency,25.17,% Slots,,rs_events.empty_end,0.00,5.28,
73.50024846,S1-C5,Backend_Bound.Memory_Bound,33.46,% Slots,,,0.00,5.28,<==
73.50024846,S1-C5,Backend_Bound.Core_Bound,10.04,% Slots,,,0.00,5.28,
73.50024846,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.28,
73.50024846,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
73.50024846,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.01,% Clocks,,,0.00,5.28,
73.50024846,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
73.50024846,S1-C6,Frontend_Bound,36.96,% Slots,,,0.00,5.28,
73.50024846,S1-C6,Backend_Bound,31.71,% Slots,,,0.00,5.28,
73.50024846,S1-C6,Retiring,18.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
73.50024846,S1-C6,Frontend_Bound.Frontend_Latency,17.79,% Slots,,rs_events.empty_end,0.00,5.28,<==
73.50024846,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.33,% Slots,,,0.00,5.28,
73.50024846,S1-C6,Backend_Bound.Memory_Bound,12.81,% Slots,,,0.00,5.28,
73.50024846,S1-C6,Backend_Bound.Core_Bound,18.90,% Slots,,,0.00,5.28,
73.50024846,S1-C6,Retiring.Microcode_Sequencer,12.40,% Slots,,idq.ms_uops,0.00,5.28,
73.50024846,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.28,
73.50024846,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
73.50024846,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.28,
73.50024846,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.03,% Core_Clocks,,,0.00,5.28,
73.50024846,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
73.50024846,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.19,% Clocks,,,0.00,5.28,
73.50024846,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
73.50024846,S1-C7,Frontend_Bound,33.31,% Slots,,,0.00,5.28,
73.50024846,S1-C7,Backend_Bound,42.14,% Slots,,,0.00,5.28,<==
73.50024846,S1-C7,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
73.50024846,S1-C7,Frontend_Bound.Frontend_Latency,32.99,% Slots,,rs_events.empty_end,0.00,5.28,
73.50024846,S1-C7,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.28,
73.50024846,S1-C7,Backend_Bound.Core_Bound,19.39,% Slots,,,0.00,5.28,
73.50024846,S1-C7,Retiring.Microcode_Sequencer,14.80,% Slots,,idq.ms_uops,0.00,5.28,
73.50024846,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.28,
73.50024846,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
73.50024846,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.28,
73.50024846,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
73.50024846,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
73.50024846,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
73.50024846,S0-C1-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S0-C2-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S0-C3-T1,MUX,5.27,%,,,0.00,100.0,
73.50024846,S0-C4-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S0-C5-T1,MUX,5.27,%,,,0.00,100.0,
73.50024846,S0-C6-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S0-C7-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S1-C0-T1,MUX,5.27,%,,,0.00,100.0,
73.50024846,S1-C1-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S1-C2-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S1-C3-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S1-C4-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S1-C5-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S1-C6-T1,MUX,5.28,%,,,0.00,100.0,
73.50024846,S1-C7-T1,MUX,5.28,%,,,0.00,100.0,
74.986552111,S0-C0,Frontend_Bound,23.60,% Slots,,,0.00,5.11,
74.986552111,S0-C0,Bad_Speculation,30.32,% Slots,,,0.00,5.11,
74.986552111,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.11,
74.986552111,S0-C0,Bad_Speculation.Branch_Mispredicts,30.29,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
74.986552111,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.81,% Core_Clocks,,,0.00,5.38,
74.986552111,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C1,Frontend_Bound,22.75,% Slots,,,0.00,5.11,
74.986552111,S0-C1,Bad_Speculation,29.48,% Slots,,,0.00,5.11,
74.986552111,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.44,% Slots,,,0.00,5.11,
74.986552111,S0-C1,Bad_Speculation.Branch_Mispredicts,29.46,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
74.986552111,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.15,% Core_Clocks,,,0.00,5.38,
74.986552111,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C2,Frontend_Bound,23.51,% Slots,,,0.00,5.11,
74.986552111,S0-C2,Bad_Speculation,30.62,% Slots,,,0.00,5.11,
74.986552111,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.11,
74.986552111,S0-C2,Bad_Speculation.Branch_Mispredicts,30.60,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
74.986552111,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,10.56,
74.986552111,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C3,Frontend_Bound,34.63,% Slots,,,0.00,5.11,<==
74.986552111,S0-C3,Backend_Bound,15.65,% Slots,,,0.00,5.11,
74.986552111,S0-C3,Frontend_Bound.Frontend_Latency,18.86,% Slots,,rs_events.empty_end,0.00,5.11,
74.986552111,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.78,% Slots,,,0.00,5.11,
74.986552111,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.12,
74.986552111,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.22,
74.986552111,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.75,% Core_Clocks,,,0.00,5.38,
74.986552111,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C4,Frontend_Bound,33.69,% Slots,,,0.00,5.11,
74.986552111,S0-C4,Backend_Bound,42.20,% Slots,,,0.00,5.11,
74.986552111,S0-C4,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
74.986552111,S0-C4,Frontend_Bound.Frontend_Latency,28.76,% Slots,,rs_events.empty_end,0.00,5.11,
74.986552111,S0-C4,Backend_Bound.Memory_Bound,23.60,% Slots,,,0.00,5.11,
74.986552111,S0-C4,Backend_Bound.Core_Bound,18.60,% Slots,,,0.00,5.11,
74.986552111,S0-C4,Retiring.Microcode_Sequencer,12.16,% Slots,,idq.ms_uops,0.00,5.11,
74.986552111,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.12,
74.986552111,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
74.986552111,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.12,
74.986552111,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
74.986552111,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
74.986552111,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C5,Frontend_Bound,37.16,% Slots,,,0.00,5.11,
74.986552111,S0-C5,Backend_Bound,38.90,% Slots,,,0.00,5.11,<==
74.986552111,S0-C5,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
74.986552111,S0-C5,Frontend_Bound.Frontend_Latency,31.53,% Slots,,rs_events.empty_end,0.00,5.11,
74.986552111,S0-C5,Backend_Bound.Memory_Bound,21.59,% Slots,,,0.00,5.11,
74.986552111,S0-C5,Backend_Bound.Core_Bound,17.31,% Slots,,,0.00,5.11,
74.986552111,S0-C5,Retiring.Microcode_Sequencer,13.40,% Slots,,idq.ms_uops,0.00,5.11,
74.986552111,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.11,
74.986552111,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
74.986552111,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.11,
74.986552111,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
74.986552111,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C6,Frontend_Bound,23.49,% Slots,,,0.00,5.11,
74.986552111,S0-C6,Bad_Speculation,30.53,% Slots,,,0.00,5.11,
74.986552111,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.11,
74.986552111,S0-C6,Bad_Speculation.Branch_Mispredicts,30.51,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
74.986552111,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.77,% Core_Clocks,,,0.00,10.57,
74.986552111,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C7,Frontend_Bound,23.11,% Slots,,,0.00,5.11,
74.986552111,S0-C7,Bad_Speculation,30.66,% Slots,,,0.00,5.11,
74.986552111,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.11,
74.986552111,S0-C7,Bad_Speculation.Branch_Mispredicts,30.64,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
74.986552111,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.22,% Core_Clocks,,,0.00,10.57,
74.986552111,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C0,Frontend_Bound,23.86,% Slots,,,0.00,5.11,
74.986552111,S1-C0,Bad_Speculation,31.09,% Slots,,,0.00,5.11,
74.986552111,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.11,
74.986552111,S1-C0,Bad_Speculation.Branch_Mispredicts,31.08,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
74.986552111,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.53,% Core_Clocks,,,0.00,10.57,
74.986552111,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C1,Frontend_Bound,23.46,% Slots,,,0.00,5.11,
74.986552111,S1-C1,Bad_Speculation,30.88,% Slots,,,0.00,5.11,
74.986552111,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.11,
74.986552111,S1-C1,Bad_Speculation.Branch_Mispredicts,30.86,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
74.986552111,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.89,% Core_Clocks,,,0.00,10.57,
74.986552111,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C2,Frontend_Bound,23.64,% Slots,,,0.00,5.11,
74.986552111,S1-C2,Bad_Speculation,30.64,% Slots,,,0.00,5.11,
74.986552111,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.11,
74.986552111,S1-C2,Bad_Speculation.Branch_Mispredicts,30.63,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
74.986552111,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.57,% Core_Clocks,,,0.00,10.57,
74.986552111,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C3,Frontend_Bound,23.32,% Slots,,,0.00,5.11,
74.986552111,S1-C3,Bad_Speculation,29.86,% Slots,,,0.00,5.11,
74.986552111,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.11,
74.986552111,S1-C3,Bad_Speculation.Branch_Mispredicts,29.85,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
74.986552111,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,10.57,
74.986552111,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C4,Frontend_Bound,23.39,% Slots,,,0.00,5.11,
74.986552111,S1-C4,Bad_Speculation,31.40,% Slots,,,0.00,5.11,
74.986552111,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.11,
74.986552111,S1-C4,Bad_Speculation.Branch_Mispredicts,31.38,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
74.986552111,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.98,% Core_Clocks,,,0.00,5.19,
74.986552111,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C5,Frontend_Bound,22.61,% Slots,,,0.00,5.12,
74.986552111,S1-C5,Bad_Speculation,29.28,% Slots,,,0.00,5.12,
74.986552111,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.16,% Slots,,,0.00,5.11,
74.986552111,S1-C5,Bad_Speculation.Branch_Mispredicts,29.23,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
74.986552111,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.38,% Core_Clocks,,,0.00,5.19,
74.986552111,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C6,Frontend_Bound,34.99,% Slots,,,0.00,5.12,
74.986552111,S1-C6,Backend_Bound,40.45,% Slots,,,0.00,5.12,<==
74.986552111,S1-C6,Retiring,26.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
74.986552111,S1-C6,Frontend_Bound.Frontend_Latency,44.32,% Slots,,rs_events.empty_end,0.00,5.12,
74.986552111,S1-C6,Backend_Bound.Memory_Bound,19.83,% Slots,,,0.00,5.12,
74.986552111,S1-C6,Backend_Bound.Core_Bound,20.62,% Slots,,,0.00,5.12,
74.986552111,S1-C6,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.11,
74.986552111,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
74.986552111,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.12,
74.986552111,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
74.986552111,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.62,% Clocks,,,0.00,5.11,
74.986552111,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C7,Backend_Bound,71.81,% Slots,,,0.00,5.12,
74.986552111,S1-C7,Retiring,19.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
74.986552111,S1-C7,Backend_Bound.Memory_Bound,31.16,% Slots,,,0.00,5.12,
74.986552111,S1-C7,Backend_Bound.Core_Bound,40.65,% Slots,,,0.00,5.12,
74.986552111,S1-C7,Retiring.Microcode_Sequencer,10.75,% Slots,,idq.ms_uops,0.00,5.11,
74.986552111,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.11,
74.986552111,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.87,% Clocks,,,0.00,5.11,<==
74.986552111,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
74.986552111,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
76.498637746,S0-C0,Frontend_Bound,23.08,% Slots,,,0.00,5.29,
76.498637746,S0-C0,Bad_Speculation,30.22,% Slots,,,0.00,5.29,
76.498637746,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.92,% Slots,,,0.00,5.27,
76.498637746,S0-C0,Bad_Speculation.Branch_Mispredicts,30.19,% Slots,,br_misp_retired.all_branches,0.00,5.29,<==
76.498637746,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,59.24,% Core_Clocks,,,0.00,5.03,
76.498637746,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
76.498637746,S0-C1,Frontend_Bound,23.94,% Slots,,,0.00,5.29,
76.498637746,S0-C1,Bad_Speculation,31.51,% Slots,,,0.00,5.29,
76.498637746,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.27,
76.498637746,S0-C1,Bad_Speculation.Branch_Mispredicts,31.49,% Slots,,br_misp_retired.all_branches,0.00,5.29,<==
76.498637746,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.03,
76.498637746,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
76.498637746,S0-C2,Frontend_Bound,22.86,% Slots,,,0.00,5.2,
76.498637746,S0-C2,Bad_Speculation,30.86,% Slots,,,0.00,5.2,
76.498637746,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.06,
76.498637746,S0-C2,Bad_Speculation.Branch_Mispredicts,30.84,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
76.498637746,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.31,% Core_Clocks,,,0.00,10.22,
76.498637746,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
76.498637746,S0-C3,Frontend_Bound,26.85,% Slots,,,0.00,5.2,
76.498637746,S0-C3,Bad_Speculation,19.20,% Slots,,,0.00,5.2,
76.498637746,S0-C3,Backend_Bound,14.57,% Slots,,,0.00,5.2,
76.498637746,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.50,% Slots,,,0.00,5.06,<==
76.498637746,S0-C3,Bad_Speculation.Branch_Mispredicts,19.06,% Slots,,br_misp_retired.all_branches,0.00,5.2,
76.498637746,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.28,% Core_Clocks,,,0.00,5.29,
76.498637746,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.86,% Core_Clocks,,,0.00,10.22,
76.498637746,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
76.498637746,S0-C4,Frontend_Bound,21.92,% Slots,,,0.00,5.2,
76.498637746,S0-C4,Bad_Speculation,28.93,% Slots,,,0.00,5.2,
76.498637746,S0-C4,Backend_Bound,13.74,% Slots,,,0.00,5.2,
76.498637746,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.03,% Slots,,,0.00,5.06,
76.498637746,S0-C4,Bad_Speculation.Branch_Mispredicts,28.88,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
76.498637746,S0-C4,Backend_Bound.Core_Bound,10.47,% Slots,,,0.00,5.05,
76.498637746,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,57.69,% Core_Clocks,,,0.00,10.22,
76.498637746,S0-C4-T0,Backend_Bound.Core_Bound.Divider,30.65,% Clocks,,arith.fpu_div_active,0.00,5.29,
76.498637746,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.98,% Clocks,,,0.00,5.29,
76.498637746,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
76.498637746,S0-C5,Frontend_Bound,23.18,% Slots,,,0.00,5.2,
76.498637746,S0-C5,Bad_Speculation,30.09,% Slots,,,0.00,5.2,
76.498637746,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.06,
76.498637746,S0-C5,Bad_Speculation.Branch_Mispredicts,30.07,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
76.498637746,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.17,% Core_Clocks,,,0.00,10.22,
76.498637746,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
76.498637746,S0-C6,Frontend_Bound,24.12,% Slots,,,0.00,5.21,
76.498637746,S0-C6,Bad_Speculation,31.44,% Slots,,,0.00,5.21,
76.498637746,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.87,% Slots,,,0.00,5.06,
76.498637746,S0-C6,Bad_Speculation.Branch_Mispredicts,31.42,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
76.498637746,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.60,% Core_Clocks,,,0.00,10.22,
76.498637746,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
76.498637746,S0-C7,Frontend_Bound,23.28,% Slots,,,0.00,5.21,
76.498637746,S0-C7,Bad_Speculation,30.99,% Slots,,,0.00,5.21,
76.498637746,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.45,% Slots,,,0.00,5.05,
76.498637746,S0-C7,Bad_Speculation.Branch_Mispredicts,30.97,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
76.498637746,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.38,% Core_Clocks,,,0.00,10.22,
76.498637746,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
76.498637746,S1-C0,Frontend_Bound,23.62,% Slots,,,0.00,5.21,
76.498637746,S1-C0,Bad_Speculation,31.17,% Slots,,,0.00,5.21,
76.498637746,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.70,% Slots,,,0.00,5.05,
76.498637746,S1-C0,Bad_Speculation.Branch_Mispredicts,31.16,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
76.498637746,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,10.22,
76.498637746,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
76.498637746,S1-C1,Frontend_Bound,24.45,% Slots,,,0.00,5.21,
76.498637746,S1-C1,Bad_Speculation,31.59,% Slots,,,0.00,5.21,
76.498637746,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.93,% Slots,,,0.00,5.05,
76.498637746,S1-C1,Bad_Speculation.Branch_Mispredicts,31.57,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
76.498637746,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.71,% Core_Clocks,,,0.00,10.22,
76.498637746,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
76.498637746,S1-C2,Frontend_Bound,23.65,% Slots,,,0.00,5.21,
76.498637746,S1-C2,Bad_Speculation,30.84,% Slots,,,0.00,5.21,
76.498637746,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.26,% Slots,,,0.00,5.05,
76.498637746,S1-C2,Bad_Speculation.Branch_Mispredicts,30.82,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
76.498637746,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.74,% Core_Clocks,,,0.00,10.22,
76.498637746,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
76.498637746,S1-C3,Frontend_Bound,23.36,% Slots,,,0.00,5.21,
76.498637746,S1-C3,Bad_Speculation,30.96,% Slots,,,0.00,5.21,
76.498637746,S1-C3,Backend_Bound,11.78,% Slots,,,0.00,5.21,
76.498637746,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.44,% Slots,,,0.00,5.06,
76.498637746,S1-C3,Bad_Speculation.Branch_Mispredicts,30.93,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
76.498637746,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.05,% Core_Clocks,,,0.00,10.22,
76.498637746,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
76.498637746,S1-C4,Frontend_Bound,24.21,% Slots,,,0.00,5.21,
76.498637746,S1-C4,Bad_Speculation,31.16,% Slots,,,0.00,5.21,
76.498637746,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.46,% Slots,,,0.00,5.22,
76.498637746,S1-C4,Bad_Speculation.Branch_Mispredicts,31.13,% Slots,,br_misp_retired.all_branches,0.00,5.21,<==
76.498637746,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.16,% Core_Clocks,,,0.00,5.19,
76.498637746,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
76.498637746,S1-C5,Frontend_Bound,30.83,% Slots,,,0.00,5.21,
76.498637746,S1-C5,Backend_Bound,48.66,% Slots,,,0.00,5.21,
76.498637746,S1-C5,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
76.498637746,S1-C5,Frontend_Bound.Frontend_Latency,19.35,% Slots,,rs_events.empty_end,0.00,5.03,
76.498637746,S1-C5,Backend_Bound.Memory_Bound,20.86,% Slots,,,0.00,5.03,
76.498637746,S1-C5,Backend_Bound.Core_Bound,27.79,% Slots,,,0.00,5.03,<==
76.498637746,S1-C5,Retiring.Microcode_Sequencer,9.86,% Slots,,idq.ms_uops,0.00,5.29,
76.498637746,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.29,
76.498637746,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
76.498637746,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.73,% Clocks,,idq.ms_switches,0.00,5.29,
76.498637746,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
76.498637746,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
76.498637746,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
76.498637746,S1-C6,Frontend_Bound,36.63,% Slots,,,0.00,5.21,
76.498637746,S1-C6,Backend_Bound,40.54,% Slots,,,0.00,5.21,
76.498637746,S1-C6,Retiring,23.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
76.498637746,S1-C6,Frontend_Bound.Frontend_Latency,21.62,% Slots,,rs_events.empty_end,0.00,5.03,
76.498637746,S1-C6,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.03,
76.498637746,S1-C6,Backend_Bound.Core_Bound,27.10,% Slots,,,0.00,5.03,<==
76.498637746,S1-C6,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.29,
76.498637746,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
76.498637746,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.83,% Clocks,,idq.ms_switches,0.00,5.29,
76.498637746,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
76.498637746,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
76.498637746,S1-C7,Frontend_Bound,29.02,% Slots,,,0.00,5.21,
76.498637746,S1-C7,Backend_Bound,31.46,% Slots,,,0.00,5.21,
76.498637746,S1-C7,Backend_Bound.Core_Bound,24.85,% Slots,,,0.00,5.03,<==
76.498637746,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
76.498637746,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
76.498637746,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
76.498637746,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
76.498637746,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
76.498637746,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
76.498637746,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
77.950952589,S0-C0,Frontend_Bound,24.25,% Slots,,,0.00,5.23,
77.950952589,S0-C0,Bad_Speculation,31.67,% Slots,,,0.00,5.23,
77.950952589,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.69,% Slots,,,0.00,5.23,
77.950952589,S0-C0,Bad_Speculation.Branch_Mispredicts,31.65,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.16,% Core_Clocks,,,0.00,5.51,
77.950952589,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C1,Frontend_Bound,23.11,% Slots,,,0.00,5.23,
77.950952589,S0-C1,Bad_Speculation,30.28,% Slots,,,0.00,5.23,
77.950952589,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.23,
77.950952589,S0-C1,Bad_Speculation.Branch_Mispredicts,30.26,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.65,% Core_Clocks,,,0.00,5.51,
77.950952589,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C2,Frontend_Bound,22.92,% Slots,,,0.00,5.23,
77.950952589,S0-C2,Bad_Speculation,30.01,% Slots,,,0.00,5.23,
77.950952589,S0-C2,Backend_Bound,10.42,% Slots,,,0.00,5.23,
77.950952589,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.78,% Slots,,,0.00,5.23,
77.950952589,S0-C2,Bad_Speculation.Branch_Mispredicts,29.98,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.99,% Core_Clocks,,,0.00,10.84,
77.950952589,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C3,Frontend_Bound,26.27,% Slots,,,0.00,5.23,
77.950952589,S0-C3,Backend_Bound,45.98,% Slots,,,0.00,5.23,
77.950952589,S0-C3,Retiring,24.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
77.950952589,S0-C3,Frontend_Bound.Frontend_Latency,30.10,% Slots,,rs_events.empty_end,0.00,5.23,
77.950952589,S0-C3,Backend_Bound.Memory_Bound,35.06,% Slots,,,0.00,5.23,
77.950952589,S0-C3,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.23,
77.950952589,S0-C3,Retiring.Microcode_Sequencer,10.63,% Slots,,idq.ms_uops,0.00,5.23,
77.950952589,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
77.950952589,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.00,% Clocks,,idq.ms_switches,0.00,5.24,
77.950952589,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
77.950952589,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
77.950952589,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.41,% Clocks,,,0.00,5.23,
77.950952589,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
77.950952589,S0-C4,Frontend_Bound,23.73,% Slots,,,0.00,5.23,
77.950952589,S0-C4,Bad_Speculation,30.89,% Slots,,,0.00,5.23,
77.950952589,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.23,
77.950952589,S0-C4,Bad_Speculation.Branch_Mispredicts,30.86,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,10.84,
77.950952589,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C5,Frontend_Bound,40.43,% Slots,,,0.00,5.23,
77.950952589,S0-C5,Backend_Bound,34.80,% Slots,,,0.00,5.23,
77.950952589,S0-C5,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
77.950952589,S0-C5,Frontend_Bound.Frontend_Latency,38.61,% Slots,,rs_events.empty_end,0.00,5.23,<==
77.950952589,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.47,% Slots,,,0.00,5.23,
77.950952589,S0-C5,Backend_Bound.Memory_Bound,21.86,% Slots,,,0.00,5.23,
77.950952589,S0-C5,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.23,
77.950952589,S0-C5,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.24,
77.950952589,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.24,
77.950952589,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.950952589,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.42,% Clocks,,idq.ms_switches,0.00,5.24,
77.950952589,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.60,% Core_Clocks,,,0.00,5.24,
77.950952589,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
77.950952589,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
77.950952589,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.77,% Clocks,,,0.00,5.23,
77.950952589,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C6,Frontend_Bound,29.99,% Slots,,,0.00,5.23,
77.950952589,S0-C6,Bad_Speculation,19.38,% Slots,,,0.00,5.23,
77.950952589,S0-C6,Backend_Bound,11.39,% Slots,,,0.00,5.23,
77.950952589,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.29,% Slots,,,0.00,5.23,
77.950952589,S0-C6,Bad_Speculation.Branch_Mispredicts,19.10,% Slots,,br_misp_retired.all_branches,0.00,5.23,
77.950952589,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.73,% Core_Clocks,,,0.00,5.24,<==
77.950952589,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.97,% Core_Clocks,,,0.00,10.84,
77.950952589,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C7,Frontend_Bound,23.22,% Slots,,,0.00,5.23,
77.950952589,S0-C7,Bad_Speculation,30.72,% Slots,,,0.00,5.23,
77.950952589,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.54,% Slots,,,0.00,5.23,
77.950952589,S0-C7,Bad_Speculation.Branch_Mispredicts,30.70,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.25,% Core_Clocks,,,0.00,10.85,
77.950952589,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C0,Frontend_Bound,23.33,% Slots,,,0.00,5.23,
77.950952589,S1-C0,Bad_Speculation,30.56,% Slots,,,0.00,5.23,
77.950952589,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.23,
77.950952589,S1-C0,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.56,% Core_Clocks,,,0.00,10.85,
77.950952589,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C1,Frontend_Bound,23.57,% Slots,,,0.00,5.23,
77.950952589,S1-C1,Bad_Speculation,30.76,% Slots,,,0.00,5.23,
77.950952589,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.23,
77.950952589,S1-C1,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.46,% Core_Clocks,,,0.00,10.85,
77.950952589,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C2,Frontend_Bound,22.99,% Slots,,,0.00,5.23,
77.950952589,S1-C2,Bad_Speculation,30.70,% Slots,,,0.00,5.23,
77.950952589,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.54,% Slots,,,0.00,5.23,
77.950952589,S1-C2,Bad_Speculation.Branch_Mispredicts,30.67,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,10.85,
77.950952589,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C3,Frontend_Bound,23.40,% Slots,,,0.00,5.23,
77.950952589,S1-C3,Bad_Speculation,30.57,% Slots,,,0.00,5.23,
77.950952589,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.23,
77.950952589,S1-C3,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.80,% Core_Clocks,,,0.00,10.85,
77.950952589,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C4,Frontend_Bound,27.00,% Slots,,,0.00,5.23,
77.950952589,S1-C4,Bad_Speculation,32.08,% Slots,,,0.00,5.23,
77.950952589,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.05,% Slots,,,0.00,5.23,
77.950952589,S1-C4,Bad_Speculation.Branch_Mispredicts,32.04,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.80,% Core_Clocks,,,0.00,5.34,
77.950952589,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C5,Frontend_Bound,33.60,% Slots,,,0.00,5.23,
77.950952589,S1-C5,Backend_Bound,42.98,% Slots,,,0.00,5.23,
77.950952589,S1-C5,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
77.950952589,S1-C5,Frontend_Bound.Frontend_Latency,46.80,% Slots,,rs_events.empty_end,0.00,5.23,
77.950952589,S1-C5,Backend_Bound.Memory_Bound,35.20,% Slots,,,0.00,5.23,
77.950952589,S1-C5,Retiring.Microcode_Sequencer,13.85,% Slots,,idq.ms_uops,0.00,5.23,
77.950952589,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.24,
77.950952589,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.950952589,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.94,% Clocks,,idq.ms_switches,0.00,5.24,
77.950952589,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
77.950952589,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C6,Frontend_Bound,23.92,% Slots,,,0.00,5.24,
77.950952589,S1-C6,Backend_Bound,60.02,% Slots,,,0.00,5.24,<==
77.950952589,S1-C6,Retiring,18.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
77.950952589,S1-C6,Frontend_Bound.Frontend_Latency,42.63,% Slots,,rs_events.empty_end,0.00,5.24,
77.950952589,S1-C6,Backend_Bound.Memory_Bound,32.09,% Slots,,,0.00,5.24,
77.950952589,S1-C6,Backend_Bound.Core_Bound,27.93,% Slots,,,0.00,5.24,
77.950952589,S1-C6,Retiring.Microcode_Sequencer,14.29,% Slots,,idq.ms_uops,0.00,5.23,
77.950952589,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.23,
77.950952589,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
77.950952589,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.00,% Clocks,,idq.ms_switches,0.00,5.23,
77.950952589,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
77.950952589,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.32,% Clocks,,,0.00,5.23,
77.950952589,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C7,Frontend_Bound,25.28,% Slots,,,0.00,5.23,
77.950952589,S1-C7,Bad_Speculation,28.97,% Slots,,,0.00,5.23,
77.950952589,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.71,% Slots,,,0.00,5.23,
77.950952589,S1-C7,Bad_Speculation.Branch_Mispredicts,28.93,% Slots,,br_misp_retired.all_branches,0.00,5.23,<==
77.950952589,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,58.39,% Core_Clocks,,,0.00,5.35,
77.950952589,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
77.950952589,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
77.950952589,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
77.950952589,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
79.422950602,S0-C0,Frontend_Bound,23.21,% Slots,,,0.00,5.43,
79.422950602,S0-C0,Bad_Speculation,30.54,% Slots,,,0.00,5.43,
79.422950602,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.16,
79.422950602,S0-C0,Bad_Speculation.Branch_Mispredicts,30.52,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
79.422950602,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.72,% Core_Clocks,,,0.00,5.16,
79.422950602,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C1,Frontend_Bound,23.31,% Slots,,,0.00,5.44,
79.422950602,S0-C1,Bad_Speculation,30.98,% Slots,,,0.00,5.44,
79.422950602,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.66,% Slots,,,0.00,5.16,
79.422950602,S0-C1,Bad_Speculation.Branch_Mispredicts,30.96,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
79.422950602,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.17,% Core_Clocks,,,0.00,5.16,
79.422950602,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C2,Frontend_Bound,23.99,% Slots,,,0.00,5.16,
79.422950602,S0-C2,Bad_Speculation,31.24,% Slots,,,0.00,5.16,
79.422950602,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.16,
79.422950602,S0-C2,Bad_Speculation.Branch_Mispredicts,31.22,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
79.422950602,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.55,% Core_Clocks,,,0.00,10.47,
79.422950602,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C3,Frontend_Bound,33.81,% Slots,,,0.00,5.16,<==
79.422950602,S0-C3,Backend_Bound,14.62,% Slots,,,0.00,5.16,
79.422950602,S0-C3,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,0.00,5.16,
79.422950602,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.16,
79.422950602,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.21,
79.422950602,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.87,
79.422950602,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.27,% Core_Clocks,,,0.00,5.16,
79.422950602,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C4,Frontend_Bound,23.75,% Slots,,,0.00,5.16,
79.422950602,S0-C4,Bad_Speculation,30.94,% Slots,,,0.00,5.16,
79.422950602,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.16,
79.422950602,S0-C4,Bad_Speculation.Branch_Mispredicts,30.92,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
79.422950602,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.47,% Core_Clocks,,,0.00,10.47,
79.422950602,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C5,Frontend_Bound,35.39,% Slots,,,0.00,5.17,
79.422950602,S0-C5,Backend_Bound,37.90,% Slots,,,0.00,5.17,
79.422950602,S0-C5,Retiring,20.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
79.422950602,S0-C5,Frontend_Bound.Frontend_Latency,28.40,% Slots,,rs_events.empty_end,0.00,5.16,
79.422950602,S0-C5,Backend_Bound.Memory_Bound,26.91,% Slots,,,0.00,5.16,
79.422950602,S0-C5,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.16,
79.422950602,S0-C5,Retiring.Microcode_Sequencer,12.25,% Slots,,idq.ms_uops,0.00,5.43,
79.422950602,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.21,
79.422950602,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
79.422950602,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.13,% Clocks,,idq.ms_switches,0.00,5.2,
79.422950602,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
79.422950602,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
79.422950602,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C6,Frontend_Bound,37.24,% Slots,,,0.00,5.16,
79.422950602,S0-C6,Backend_Bound,36.81,% Slots,,,0.00,5.16,
79.422950602,S0-C6,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
79.422950602,S0-C6,Frontend_Bound.Frontend_Latency,29.50,% Slots,,rs_events.empty_end,0.00,5.16,<==
79.422950602,S0-C6,Backend_Bound.Memory_Bound,24.38,% Slots,,,0.00,5.16,
79.422950602,S0-C6,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.16,
79.422950602,S0-C6,Retiring.Microcode_Sequencer,14.70,% Slots,,idq.ms_uops,0.00,5.43,
79.422950602,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.19,% Clocks,,,0.00,5.21,
79.422950602,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
79.422950602,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.2,
79.422950602,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
79.422950602,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.83,% Clocks,,,0.00,5.43,
79.422950602,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C7,Frontend_Bound,23.28,% Slots,,,0.00,5.16,
79.422950602,S0-C7,Bad_Speculation,30.55,% Slots,,,0.00,5.16,
79.422950602,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.16,
79.422950602,S0-C7,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
79.422950602,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,10.47,
79.422950602,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C0,Frontend_Bound,23.39,% Slots,,,0.00,5.16,
79.422950602,S1-C0,Bad_Speculation,30.58,% Slots,,,0.00,5.16,
79.422950602,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.16,
79.422950602,S1-C0,Bad_Speculation.Branch_Mispredicts,30.56,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
79.422950602,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.46,% Core_Clocks,,,0.00,10.47,
79.422950602,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C1,Frontend_Bound,24.01,% Slots,,,0.00,5.16,
79.422950602,S1-C1,Bad_Speculation,31.25,% Slots,,,0.00,5.16,
79.422950602,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.23,% Slots,,,0.00,5.16,
79.422950602,S1-C1,Bad_Speculation.Branch_Mispredicts,31.24,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
79.422950602,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.27,% Core_Clocks,,,0.00,10.47,
79.422950602,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C2,Frontend_Bound,22.84,% Slots,,,0.00,5.16,
79.422950602,S1-C2,Bad_Speculation,30.13,% Slots,,,0.00,5.16,
79.422950602,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.19,% Slots,,,0.00,5.16,
79.422950602,S1-C2,Bad_Speculation.Branch_Mispredicts,30.09,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
79.422950602,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.26,% Core_Clocks,,,0.00,10.47,
79.422950602,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C3,Frontend_Bound,23.64,% Slots,,,0.00,5.16,
79.422950602,S1-C3,Bad_Speculation,30.70,% Slots,,,0.00,5.16,
79.422950602,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.94,% Slots,,,0.00,5.16,
79.422950602,S1-C3,Bad_Speculation.Branch_Mispredicts,30.68,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
79.422950602,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.75,% Core_Clocks,,,0.00,10.47,
79.422950602,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C4,Frontend_Bound,47.58,% Slots,,,0.00,5.16,
79.422950602,S1-C4,Bad_Speculation,14.29,% Slots,,,0.00,5.16,
79.422950602,S1-C4,Frontend_Bound.Frontend_Bandwidth,32.73,% Slots,,,0.00,5.16,
79.422950602,S1-C4,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.16,
79.422950602,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.53,% Core_Clocks,,,0.00,5.16,<==
79.422950602,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C5,Frontend_Bound,43.90,% Slots,,,0.00,5.17,
79.422950602,S1-C5,Backend_Bound,27.50,% Slots,,,0.00,5.17,
79.422950602,S1-C5,Retiring,19.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
79.422950602,S1-C5,Frontend_Bound.Frontend_Latency,27.85,% Slots,,rs_events.empty_end,0.00,5.16,<==
79.422950602,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.94,% Slots,,,0.00,5.17,
79.422950602,S1-C5,Backend_Bound.Memory_Bound,18.42,% Slots,,,0.00,5.16,
79.422950602,S1-C5,Retiring.Microcode_Sequencer,15.04,% Slots,,idq.ms_uops,0.00,5.44,
79.422950602,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.47,% Clocks,,,0.00,5.22,
79.422950602,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
79.422950602,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.82,% Clocks,,idq.ms_switches,0.00,5.21,
79.422950602,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.68,% Core_Clocks,,,0.00,5.16,
79.422950602,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C6,Frontend_Bound,35.72,% Slots,,,0.00,5.17,
79.422950602,S1-C6,Backend_Bound,30.37,% Slots,,,0.00,5.17,
79.422950602,S1-C6,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
79.422950602,S1-C6,Frontend_Bound.Frontend_Latency,24.05,% Slots,,rs_events.empty_end,0.00,5.16,<==
79.422950602,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.17,% Slots,,,0.00,5.17,
79.422950602,S1-C6,Backend_Bound.Core_Bound,71.32,% Slots,,,0.00,5.16,
79.422950602,S1-C6,Retiring.Microcode_Sequencer,13.98,% Slots,,idq.ms_uops,0.00,5.44,
79.422950602,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.22,
79.422950602,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
79.422950602,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.22,
79.422950602,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.64,% Core_Clocks,,,0.00,5.16,
79.422950602,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C7,Frontend_Bound,23.65,% Slots,,,0.00,5.16,
79.422950602,S1-C7,Bad_Speculation,31.01,% Slots,,,0.00,5.16,
79.422950602,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.16,
79.422950602,S1-C7,Bad_Speculation.Branch_Mispredicts,31.00,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
79.422950602,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.68,% Core_Clocks,,,0.00,5.3,
79.422950602,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
79.422950602,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
80.918610793,S0-C0,Frontend_Bound,23.43,% Slots,,,0.00,5.08,
80.918610793,S0-C0,Bad_Speculation,29.49,% Slots,,,0.00,5.08,
80.918610793,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.84,% Slots,,,0.00,5.08,
80.918610793,S0-C0,Bad_Speculation.Branch_Mispredicts,29.45,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.28,% Core_Clocks,,,0.00,5.35,
80.918610793,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C1,Frontend_Bound,23.07,% Slots,,,0.00,5.08,
80.918610793,S0-C1,Bad_Speculation,30.09,% Slots,,,0.00,5.08,
80.918610793,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.50,% Slots,,,0.00,5.08,
80.918610793,S0-C1,Bad_Speculation.Branch_Mispredicts,30.07,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.00,% Core_Clocks,,,0.00,5.35,
80.918610793,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C2,Frontend_Bound,24.13,% Slots,,,0.00,5.08,
80.918610793,S0-C2,Bad_Speculation,31.49,% Slots,,,0.00,5.08,
80.918610793,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.31,% Slots,,,0.00,5.08,
80.918610793,S0-C2,Bad_Speculation.Branch_Mispredicts,31.47,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.95,% Core_Clocks,,,0.00,10.7,
80.918610793,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C3,Frontend_Bound,34.67,% Slots,,,0.00,5.08,<==
80.918610793,S0-C3,Backend_Bound,15.96,% Slots,,,0.00,5.08,
80.918610793,S0-C3,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.08,
80.918610793,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.18,% Slots,,,0.00,5.08,
80.918610793,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.28,
80.918610793,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
80.918610793,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.82,% Core_Clocks,,,0.00,5.35,
80.918610793,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C4,Frontend_Bound,23.66,% Slots,,,0.00,5.08,
80.918610793,S0-C4,Bad_Speculation,30.56,% Slots,,,0.00,5.08,
80.918610793,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.08,
80.918610793,S0-C4,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.58,% Core_Clocks,,,0.00,10.7,
80.918610793,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C5,Frontend_Bound,40.36,% Slots,,,0.00,5.08,
80.918610793,S0-C5,Backend_Bound,31.73,% Slots,,,0.00,5.08,
80.918610793,S0-C5,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
80.918610793,S0-C5,Frontend_Bound.Frontend_Latency,29.31,% Slots,,rs_events.empty_end,0.00,5.08,<==
80.918610793,S0-C5,Backend_Bound.Memory_Bound,18.76,% Slots,,,0.00,5.08,
80.918610793,S0-C5,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.08,
80.918610793,S0-C5,Retiring.Microcode_Sequencer,12.11,% Slots,,idq.ms_uops,0.00,5.09,
80.918610793,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.28,
80.918610793,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
80.918610793,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.28,
80.918610793,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
80.918610793,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C6,Frontend_Bound,30.15,% Slots,,,0.00,5.09,
80.918610793,S0-C6,Backend_Bound,45.43,% Slots,,,0.00,5.09,<==
80.918610793,S0-C6,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
80.918610793,S0-C6,Frontend_Bound.Frontend_Latency,28.90,% Slots,,rs_events.empty_end,0.00,5.09,
80.918610793,S0-C6,Backend_Bound.Memory_Bound,24.07,% Slots,,,0.00,5.09,
80.918610793,S0-C6,Backend_Bound.Core_Bound,21.36,% Slots,,,0.00,5.09,
80.918610793,S0-C6,Retiring.Microcode_Sequencer,12.84,% Slots,,idq.ms_uops,0.00,5.08,
80.918610793,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.28,
80.918610793,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
80.918610793,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.13,% Clocks,,idq.ms_switches,0.00,5.28,
80.918610793,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
80.918610793,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C7,Frontend_Bound,23.60,% Slots,,,0.00,5.08,
80.918610793,S0-C7,Bad_Speculation,31.46,% Slots,,,0.00,5.08,
80.918610793,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.08,
80.918610793,S0-C7,Bad_Speculation.Branch_Mispredicts,31.45,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,10.7,
80.918610793,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C0,Frontend_Bound,23.68,% Slots,,,0.00,5.08,
80.918610793,S1-C0,Bad_Speculation,31.37,% Slots,,,0.00,5.08,
80.918610793,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.08,
80.918610793,S1-C0,Bad_Speculation.Branch_Mispredicts,31.36,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.62,% Core_Clocks,,,0.00,10.7,
80.918610793,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C1,Frontend_Bound,23.65,% Slots,,,0.00,5.08,
80.918610793,S1-C1,Bad_Speculation,30.39,% Slots,,,0.00,5.08,
80.918610793,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.08,
80.918610793,S1-C1,Bad_Speculation.Branch_Mispredicts,30.38,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.14,% Core_Clocks,,,0.00,10.7,
80.918610793,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C2,Frontend_Bound,23.66,% Slots,,,0.00,5.08,
80.918610793,S1-C2,Bad_Speculation,31.65,% Slots,,,0.00,5.08,
80.918610793,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.08,
80.918610793,S1-C2,Bad_Speculation.Branch_Mispredicts,31.63,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.25,% Core_Clocks,,,0.00,10.7,
80.918610793,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C3,Frontend_Bound,23.90,% Slots,,,0.00,5.08,
80.918610793,S1-C3,Bad_Speculation,31.23,% Slots,,,0.00,5.08,
80.918610793,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.27,% Slots,,,0.00,5.08,
80.918610793,S1-C3,Bad_Speculation.Branch_Mispredicts,31.22,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.80,% Core_Clocks,,,0.00,10.7,
80.918610793,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C4,Frontend_Bound,23.84,% Slots,,,0.00,5.08,
80.918610793,S1-C4,Bad_Speculation,30.83,% Slots,,,0.00,5.08,
80.918610793,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.44,% Slots,,,0.00,5.08,
80.918610793,S1-C4,Bad_Speculation.Branch_Mispredicts,30.81,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.81,% Core_Clocks,,,0.00,5.35,
80.918610793,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C5,Frontend_Bound,34.85,% Slots,,,0.00,5.08,
80.918610793,S1-C5,Backend_Bound,40.71,% Slots,,,0.00,5.08,<==
80.918610793,S1-C5,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
80.918610793,S1-C5,Frontend_Bound.Frontend_Latency,28.95,% Slots,,rs_events.empty_end,0.00,5.08,
80.918610793,S1-C5,Backend_Bound.Memory_Bound,20.45,% Slots,,,0.00,5.08,
80.918610793,S1-C5,Backend_Bound.Core_Bound,20.26,% Slots,,,0.00,5.08,
80.918610793,S1-C5,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.08,
80.918610793,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.28,
80.918610793,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
80.918610793,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.50,% Clocks,,idq.ms_switches,0.00,5.28,
80.918610793,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
80.918610793,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C6,Frontend_Bound,29.59,% Slots,,,0.00,5.08,
80.918610793,S1-C6,Backend_Bound,43.39,% Slots,,,0.00,5.08,
80.918610793,S1-C6,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
80.918610793,S1-C6,Frontend_Bound.Frontend_Latency,22.76,% Slots,,rs_events.empty_end,0.00,5.08,
80.918610793,S1-C6,Backend_Bound.Memory_Bound,16.49,% Slots,,,0.00,5.08,
80.918610793,S1-C6,Backend_Bound.Core_Bound,26.89,% Slots,,,0.00,5.08,<==
80.918610793,S1-C6,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.08,
80.918610793,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
80.918610793,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.27,
80.918610793,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
80.918610793,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C7,Frontend_Bound,23.20,% Slots,,,0.00,5.08,
80.918610793,S1-C7,Bad_Speculation,30.26,% Slots,,,0.00,5.08,
80.918610793,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.08,
80.918610793,S1-C7,Bad_Speculation.Branch_Mispredicts,30.24,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
80.918610793,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.77,% Core_Clocks,,,0.00,5.35,
80.918610793,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
80.918610793,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
82.361582943,S0-C0,Frontend_Bound,24.39,% Slots,,,0.00,5.27,
82.361582943,S0-C0,Bad_Speculation,30.26,% Slots,,,0.00,5.27,
82.361582943,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.26,
82.361582943,S0-C0,Bad_Speculation.Branch_Mispredicts,30.24,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
82.361582943,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.19,% Core_Clocks,,,0.00,5.27,
82.361582943,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C1,Frontend_Bound,23.28,% Slots,,,0.00,5.27,
82.361582943,S0-C1,Bad_Speculation,30.55,% Slots,,,0.00,5.27,
82.361582943,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.27,
82.361582943,S0-C1,Bad_Speculation.Branch_Mispredicts,30.53,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
82.361582943,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.51,% Core_Clocks,,,0.00,5.27,
82.361582943,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C2,Frontend_Bound,23.26,% Slots,,,0.00,5.26,
82.361582943,S0-C2,Bad_Speculation,30.13,% Slots,,,0.00,5.26,
82.361582943,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.26,
82.361582943,S0-C2,Bad_Speculation.Branch_Mispredicts,30.10,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
82.361582943,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,10.52,
82.361582943,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C3,Frontend_Bound,23.43,% Slots,,,0.00,5.27,
82.361582943,S0-C3,Backend_Bound,42.82,% Slots,,,0.00,5.27,
82.361582943,S0-C3,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,0.00,5.27,
82.361582943,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.27,
82.361582943,S0-C3,Backend_Bound.Memory_Bound,27.61,% Slots,,,0.00,5.27,<==
82.361582943,S0-C3,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.27,
82.361582943,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.26,
82.361582943,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
82.361582943,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.53,% Core_Clocks,,,0.00,5.27,
82.361582943,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C4,Frontend_Bound,23.52,% Slots,,,0.00,5.27,
82.361582943,S0-C4,Bad_Speculation,30.20,% Slots,,,0.00,5.27,
82.361582943,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.27,
82.361582943,S0-C4,Bad_Speculation.Branch_Mispredicts,30.17,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
82.361582943,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.54,% Core_Clocks,,,0.00,10.52,
82.361582943,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C5,Frontend_Bound,41.50,% Slots,,,0.00,5.27,
82.361582943,S0-C5,Backend_Bound,29.88,% Slots,,,0.00,5.27,
82.361582943,S0-C5,Retiring,17.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
82.361582943,S0-C5,Frontend_Bound.Frontend_Latency,27.85,% Slots,,rs_events.empty_end,0.00,5.27,<==
82.361582943,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.80,% Slots,,,0.00,5.26,
82.361582943,S0-C5,Backend_Bound.Memory_Bound,15.50,% Slots,,,0.00,5.26,
82.361582943,S0-C5,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.26,
82.361582943,S0-C5,Retiring.Microcode_Sequencer,13.08,% Slots,,idq.ms_uops,0.00,5.27,
82.361582943,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,0.00,5.27,
82.361582943,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
82.361582943,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.27,
82.361582943,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.95,% Core_Clocks,,,0.00,5.27,
82.361582943,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
82.361582943,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.00,% Clocks,,,0.00,5.21,
82.361582943,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
82.361582943,S0-C6,Frontend_Bound,40.07,% Slots,,,0.00,5.26,
82.361582943,S0-C6,Backend_Bound,33.63,% Slots,,,0.00,5.26,
82.361582943,S0-C6,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
82.361582943,S0-C6,Frontend_Bound.Frontend_Latency,36.33,% Slots,,rs_events.empty_end,0.00,5.26,<==
82.361582943,S0-C6,Backend_Bound.Memory_Bound,21.91,% Slots,,,0.00,5.26,
82.361582943,S0-C6,Backend_Bound.Core_Bound,11.72,% Slots,,,0.00,5.26,
82.361582943,S0-C6,Retiring.Microcode_Sequencer,14.35,% Slots,,idq.ms_uops,0.00,5.27,
82.361582943,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.27,
82.361582943,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
82.361582943,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.65,% Clocks,,idq.ms_switches,0.00,5.27,
82.361582943,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
82.361582943,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C7,Frontend_Bound,22.76,% Slots,,,0.00,5.27,
82.361582943,S0-C7,Bad_Speculation,30.16,% Slots,,,0.00,5.27,
82.361582943,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.27,
82.361582943,S0-C7,Bad_Speculation.Branch_Mispredicts,30.14,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
82.361582943,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.48,% Core_Clocks,,,0.00,10.53,
82.361582943,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C0,Frontend_Bound,23.57,% Slots,,,0.00,5.27,
82.361582943,S1-C0,Bad_Speculation,30.92,% Slots,,,0.00,5.27,
82.361582943,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.13,% Slots,,,0.00,5.27,
82.361582943,S1-C0,Bad_Speculation.Branch_Mispredicts,30.90,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
82.361582943,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.30,% Core_Clocks,,,0.00,10.53,
82.361582943,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C1,Frontend_Bound,24.10,% Slots,,,0.00,5.27,
82.361582943,S1-C1,Bad_Speculation,31.30,% Slots,,,0.00,5.27,
82.361582943,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.23,% Slots,,,0.00,5.27,
82.361582943,S1-C1,Bad_Speculation.Branch_Mispredicts,31.29,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
82.361582943,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.10,% Core_Clocks,,,0.00,10.53,
82.361582943,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C2,Frontend_Bound,22.84,% Slots,,,0.00,5.26,
82.361582943,S1-C2,Bad_Speculation,30.14,% Slots,,,0.00,5.26,
82.361582943,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.26,
82.361582943,S1-C2,Bad_Speculation.Branch_Mispredicts,30.11,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
82.361582943,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.10,% Core_Clocks,,,0.00,10.53,
82.361582943,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C3,Frontend_Bound,23.92,% Slots,,,0.00,5.27,
82.361582943,S1-C3,Bad_Speculation,31.49,% Slots,,,0.00,5.27,
82.361582943,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.27,
82.361582943,S1-C3,Bad_Speculation.Branch_Mispredicts,31.47,% Slots,,br_misp_retired.all_branches,0.00,5.27,<==
82.361582943,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.59,% Core_Clocks,,,0.00,10.53,
82.361582943,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C4,Frontend_Bound,39.33,% Slots,,,0.00,5.26,<==
82.361582943,S1-C4,Bad_Speculation,10.67,% Slots,,,0.00,5.26,
82.361582943,S1-C4,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.26,
82.361582943,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.81,% Slots,,,0.00,5.26,
82.361582943,S1-C4,Bad_Speculation.Branch_Mispredicts,10.33,% Slots,,br_misp_retired.all_branches,0.00,5.26,
82.361582943,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.27,
82.361582943,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
82.361582943,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.47,% Core_Clocks,,,0.00,5.27,
82.361582943,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C5,Frontend_Bound,35.44,% Slots,,,0.00,5.27,
82.361582943,S1-C5,Backend_Bound,39.72,% Slots,,,0.00,5.27,
82.361582943,S1-C5,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
82.361582943,S1-C5,Frontend_Bound.Frontend_Latency,29.18,% Slots,,rs_events.empty_end,0.00,5.26,
82.361582943,S1-C5,Backend_Bound.Memory_Bound,22.59,% Slots,,,0.00,5.26,
82.361582943,S1-C5,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.26,
82.361582943,S1-C5,Retiring.Microcode_Sequencer,13.40,% Slots,,idq.ms_uops,0.00,5.26,
82.361582943,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.26,
82.361582943,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
82.361582943,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.58,% Clocks,,idq.ms_switches,0.00,5.26,
82.361582943,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
82.361582943,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C6,Frontend_Bound,49.75,% Slots,,,0.00,5.26,
82.361582943,S1-C6,Retiring,26.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
82.361582943,S1-C6,Frontend_Bound.Frontend_Bandwidth,26.25,% Slots,,,0.00,5.26,
82.361582943,S1-C6,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.26,
82.361582943,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.34,% Clocks,,idq.ms_switches,0.00,5.27,
82.361582943,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.89,% Core_Clocks,,,0.00,5.27,<==
82.361582943,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C7,Frontend_Bound,23.36,% Slots,,,0.00,5.26,
82.361582943,S1-C7,Bad_Speculation,30.53,% Slots,,,0.00,5.26,
82.361582943,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.26,
82.361582943,S1-C7,Bad_Speculation.Branch_Mispredicts,30.52,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
82.361582943,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.54,% Core_Clocks,,,0.00,5.26,
82.361582943,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
82.361582943,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
82.361582943,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
83.846001922,S0-C0,Frontend_Bound,23.10,% Slots,,,0.00,5.39,
83.846001922,S0-C0,Bad_Speculation,28.74,% Slots,,,0.00,5.39,
83.846001922,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.12,
83.846001922,S0-C0,Bad_Speculation.Branch_Mispredicts,28.71,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
83.846001922,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.25,% Core_Clocks,,,0.00,5.12,
83.846001922,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S0-C1,Frontend_Bound,22.82,% Slots,,,0.00,5.39,
83.846001922,S0-C1,Bad_Speculation,29.99,% Slots,,,0.00,5.39,
83.846001922,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.07,% Slots,,,0.00,5.12,
83.846001922,S0-C1,Bad_Speculation.Branch_Mispredicts,29.97,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
83.846001922,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.21,% Core_Clocks,,,0.00,5.12,
83.846001922,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S0-C2,Frontend_Bound,23.29,% Slots,,,0.00,5.12,
83.846001922,S0-C2,Bad_Speculation,30.28,% Slots,,,0.00,5.12,
83.846001922,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.12,
83.846001922,S0-C2,Bad_Speculation.Branch_Mispredicts,30.25,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
83.846001922,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.64,% Core_Clocks,,,0.00,10.24,
83.846001922,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S0-C3,Frontend_Bound,35.29,% Slots,,,0.00,5.12,<==
83.846001922,S0-C3,Backend_Bound,11.16,% Slots,,,0.00,5.12,
83.846001922,S0-C3,Frontend_Bound.Frontend_Latency,17.45,% Slots,,rs_events.empty_end,0.00,5.12,
83.846001922,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.65,% Slots,,,0.00,5.12,
83.846001922,S0-C3,Backend_Bound.Memory_Bound,16.93,% Slots,,,0.00,5.12,
83.846001922,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.39,
83.846001922,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.54,% Clocks_est,,br_misp_retired.all_branches,0.00,10.78,
83.846001922,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.77,% Core_Clocks,,,0.00,5.12,
83.846001922,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
83.846001922,S0-C4,Frontend_Bound,23.69,% Slots,,,0.00,5.12,
83.846001922,S0-C4,Bad_Speculation,30.60,% Slots,,,0.00,5.12,
83.846001922,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.12,
83.846001922,S0-C4,Bad_Speculation.Branch_Mispredicts,30.58,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
83.846001922,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.84,% Core_Clocks,,,0.00,10.24,
83.846001922,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S0-C5,Frontend_Bound,37.11,% Slots,,,0.00,5.12,
83.846001922,S0-C5,Backend_Bound,37.40,% Slots,,,0.00,5.12,
83.846001922,S0-C5,Retiring,20.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
83.846001922,S0-C5,Frontend_Bound.Frontend_Latency,32.51,% Slots,,rs_events.empty_end,0.00,5.12,
83.846001922,S0-C5,Backend_Bound.Memory_Bound,31.49,% Slots,,,0.00,5.12,
83.846001922,S0-C5,Retiring.Microcode_Sequencer,12.50,% Slots,,idq.ms_uops,0.00,5.39,
83.846001922,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.39,
83.846001922,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
83.846001922,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.60,% Clocks,,idq.ms_switches,0.00,5.39,
83.846001922,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
83.846001922,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
83.846001922,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S0-C6,Frontend_Bound,57.46,% Slots,,,0.00,5.12,
83.846001922,S0-C6,Backend_Bound,15.80,% Slots,,,0.00,5.12,
83.846001922,S0-C6,Retiring,19.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
83.846001922,S0-C6,Frontend_Bound.Frontend_Latency,19.13,% Slots,,rs_events.empty_end,0.00,5.12,
83.846001922,S0-C6,Frontend_Bound.Frontend_Bandwidth,26.59,% Slots,,,0.00,5.12,
83.846001922,S0-C6,Retiring.Microcode_Sequencer,14.92,% Slots,,idq.ms_uops,0.00,5.39,
83.846001922,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.39,
83.846001922,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
83.846001922,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.32,% Clocks,,idq.ms_switches,0.00,5.39,
83.846001922,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.65,% Core_Clocks,,,0.00,5.12,<==
83.846001922,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S0-C7,Frontend_Bound,23.29,% Slots,,,0.00,5.12,
83.846001922,S0-C7,Bad_Speculation,30.79,% Slots,,,0.00,5.12,
83.846001922,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.12,
83.846001922,S0-C7,Bad_Speculation.Branch_Mispredicts,30.78,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
83.846001922,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.89,% Core_Clocks,,,0.00,10.24,
83.846001922,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S1-C0,Frontend_Bound,23.61,% Slots,,,0.00,5.12,
83.846001922,S1-C0,Bad_Speculation,31.02,% Slots,,,0.00,5.12,
83.846001922,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.12,
83.846001922,S1-C0,Bad_Speculation.Branch_Mispredicts,31.01,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
83.846001922,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.29,% Core_Clocks,,,0.00,10.24,
83.846001922,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S1-C1,Frontend_Bound,23.54,% Slots,,,0.00,5.12,
83.846001922,S1-C1,Bad_Speculation,30.28,% Slots,,,0.00,5.12,
83.846001922,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.12,
83.846001922,S1-C1,Bad_Speculation.Branch_Mispredicts,30.26,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
83.846001922,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.89,% Core_Clocks,,,0.00,10.24,
83.846001922,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S1-C2,Frontend_Bound,22.59,% Slots,,,0.00,5.12,
83.846001922,S1-C2,Bad_Speculation,29.79,% Slots,,,0.00,5.12,
83.846001922,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.19,% Slots,,,0.00,5.12,
83.846001922,S1-C2,Bad_Speculation.Branch_Mispredicts,29.77,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
83.846001922,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.63,% Core_Clocks,,,0.00,10.24,
83.846001922,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S1-C3,Frontend_Bound,23.51,% Slots,,,0.00,5.12,
83.846001922,S1-C3,Bad_Speculation,30.71,% Slots,,,0.00,5.12,
83.846001922,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.78,% Slots,,,0.00,5.12,
83.846001922,S1-C3,Bad_Speculation.Branch_Mispredicts,30.69,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
83.846001922,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.44,% Core_Clocks,,,0.00,10.24,
83.846001922,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S1-C4,Frontend_Bound,34.33,% Slots,,,0.00,5.12,
83.846001922,S1-C4,Backend_Bound,18.51,% Slots,,,0.00,5.12,
83.846001922,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.27,% Slots,,,0.00,5.12,
83.846001922,S1-C4,Backend_Bound.Core_Bound,14.69,% Slots,,,0.00,5.12,
83.846001922,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.82,% Core_Clocks,,,0.00,5.12,<==
83.846001922,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S1-C5,Frontend_Bound,36.15,% Slots,,,0.00,5.12,
83.846001922,S1-C5,Backend_Bound,38.95,% Slots,,,0.00,5.12,
83.846001922,S1-C5,Retiring,20.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
83.846001922,S1-C5,Frontend_Bound.Frontend_Latency,32.28,% Slots,,rs_events.empty_end,0.00,5.12,
83.846001922,S1-C5,Backend_Bound.Memory_Bound,24.56,% Slots,,,0.00,5.12,
83.846001922,S1-C5,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.12,
83.846001922,S1-C5,Retiring.Microcode_Sequencer,16.01,% Slots,,idq.ms_uops,0.00,5.39,
83.846001922,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.39,
83.846001922,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
83.846001922,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.39,
83.846001922,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
83.846001922,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.08,% Clocks,,,0.00,5.26,
83.846001922,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S1-C6,Frontend_Bound,38.28,% Slots,,,0.00,5.12,
83.846001922,S1-C6,Backend_Bound,25.25,% Slots,,,0.00,5.12,
83.846001922,S1-C6,Retiring,30.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
83.846001922,S1-C6,Frontend_Bound.Frontend_Latency,27.56,% Slots,,rs_events.empty_end,0.00,5.12,
83.846001922,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.12,
83.846001922,S1-C6,Backend_Bound.Memory_Bound,40.73,% Slots,,,0.00,5.12,
83.846001922,S1-C6,Retiring.Microcode_Sequencer,9.26,% Slots,,idq.ms_uops,0.00,5.39,
83.846001922,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.39,
83.846001922,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.63,% Clocks,,itlb_misses.walk_completed,0.00,5.38,
83.846001922,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
83.846001922,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.40,% Clocks,,idq.ms_switches,0.00,5.39,
83.846001922,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.96,% Core_Clocks,,,0.00,5.11,
83.846001922,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
83.846001922,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
83.846001922,S1-C7,Frontend_Bound,23.73,% Slots,,,0.00,5.12,
83.846001922,S1-C7,Bad_Speculation,30.97,% Slots,,,0.00,5.12,
83.846001922,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.12,
83.846001922,S1-C7,Bad_Speculation.Branch_Mispredicts,30.95,% Slots,,br_misp_retired.all_branches,0.00,5.12,<==
83.846001922,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.18,% Core_Clocks,,,0.00,5.12,
83.846001922,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
83.846001922,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
83.846001922,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
83.846001922,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
83.846001922,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
83.846001922,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
83.846001922,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
83.846001922,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
83.846001922,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
83.846001922,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
83.846001922,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
83.846001922,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
83.846001922,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
83.846001922,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
83.846001922,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
83.846001922,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
83.846001922,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
85.337404397,S0-C0,Frontend_Bound,22.79,% Slots,,,0.00,5.36,
85.337404397,S0-C0,Bad_Speculation,29.34,% Slots,,,0.00,5.36,
85.337404397,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.36,
85.337404397,S0-C0,Bad_Speculation.Branch_Mispredicts,29.31,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.83,% Core_Clocks,,,0.00,5.37,
85.337404397,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
85.337404397,S0-C1,Frontend_Bound,23.52,% Slots,,,0.00,5.36,
85.337404397,S0-C1,Bad_Speculation,31.03,% Slots,,,0.00,5.36,
85.337404397,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.91,% Slots,,,0.00,5.36,
85.337404397,S0-C1,Bad_Speculation.Branch_Mispredicts,31.02,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.27,% Core_Clocks,,,0.00,5.37,
85.337404397,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
85.337404397,S0-C2,Frontend_Bound,23.32,% Slots,,,0.00,5.36,
85.337404397,S0-C2,Bad_Speculation,30.06,% Slots,,,0.00,5.36,
85.337404397,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.36,
85.337404397,S0-C2,Bad_Speculation.Branch_Mispredicts,30.04,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.54,% Core_Clocks,,,0.00,10.73,
85.337404397,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
85.337404397,S0-C3,Frontend_Bound,33.63,% Slots,,,0.00,5.36,
85.337404397,S0-C3,Backend_Bound,17.94,% Slots,,,0.00,5.36,
85.337404397,S0-C3,Frontend_Bound.Frontend_Latency,19.60,% Slots,,rs_events.empty_end,0.00,5.36,<==
85.337404397,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.36,
85.337404397,S0-C3,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.13,
85.337404397,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.1,
85.337404397,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
85.337404397,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.14,% Core_Clocks,,,0.00,5.37,
85.337404397,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
85.337404397,S0-C4,Frontend_Bound,24.04,% Slots,,,0.00,5.36,
85.337404397,S0-C4,Bad_Speculation,31.50,% Slots,,,0.00,5.36,
85.337404397,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.36,
85.337404397,S0-C4,Bad_Speculation.Branch_Mispredicts,31.48,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.50,% Core_Clocks,,,0.00,10.73,
85.337404397,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
85.337404397,S0-C5,Frontend_Bound,37.53,% Slots,,,0.00,5.36,
85.337404397,S0-C5,Backend_Bound,38.36,% Slots,,,0.00,5.36,
85.337404397,S0-C5,Retiring,15.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
85.337404397,S0-C5,Frontend_Bound.Frontend_Latency,33.78,% Slots,,rs_events.empty_end,0.00,5.36,
85.337404397,S0-C5,Backend_Bound.Memory_Bound,25.76,% Slots,,,0.00,5.13,
85.337404397,S0-C5,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.13,
85.337404397,S0-C5,Retiring.Microcode_Sequencer,9.51,% Slots,,idq.ms_uops,0.00,5.1,
85.337404397,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
85.337404397,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.50,% Clocks,,idq.ms_switches,0.00,5.1,
85.337404397,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
85.337404397,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.42,% Clocks,,,0.00,5.2,
85.337404397,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
85.337404397,S0-C6,Frontend_Bound,33.36,% Slots,,,0.00,5.36,
85.337404397,S0-C6,Backend_Bound,43.67,% Slots,,,0.00,5.36,
85.337404397,S0-C6,Retiring,12.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
85.337404397,S0-C6,Frontend_Bound.Frontend_Latency,37.09,% Slots,,rs_events.empty_end,0.00,5.36,
85.337404397,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.02,% Slots,,,0.00,5.36,
85.337404397,S0-C6,Backend_Bound.Memory_Bound,40.82,% Slots,,,0.00,5.13,
85.337404397,S0-C6,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.1,
85.337404397,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.1,
85.337404397,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
85.337404397,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.50,% Clocks,,idq.ms_switches,0.00,5.1,
85.337404397,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.28,% Core_Clocks,,,0.00,5.37,
85.337404397,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,<==
85.337404397,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
85.337404397,S0-C7,Frontend_Bound,23.26,% Slots,,,0.00,5.36,
85.337404397,S0-C7,Bad_Speculation,30.56,% Slots,,,0.00,5.36,
85.337404397,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.64,% Slots,,,0.00,5.36,
85.337404397,S0-C7,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.36,% Core_Clocks,,,0.00,10.73,
85.337404397,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
85.337404397,S1-C0,Frontend_Bound,23.37,% Slots,,,0.00,5.36,
85.337404397,S1-C0,Bad_Speculation,30.32,% Slots,,,0.00,5.36,
85.337404397,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.36,
85.337404397,S1-C0,Bad_Speculation.Branch_Mispredicts,30.30,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.38,% Core_Clocks,,,0.00,10.73,
85.337404397,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
85.337404397,S1-C1,Frontend_Bound,23.75,% Slots,,,0.00,5.36,
85.337404397,S1-C1,Bad_Speculation,31.09,% Slots,,,0.00,5.36,
85.337404397,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.36,
85.337404397,S1-C1,Bad_Speculation.Branch_Mispredicts,31.07,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.97,% Core_Clocks,,,0.00,10.73,
85.337404397,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
85.337404397,S1-C2,Frontend_Bound,23.54,% Slots,,,0.00,5.36,
85.337404397,S1-C2,Bad_Speculation,31.49,% Slots,,,0.00,5.36,
85.337404397,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.36,
85.337404397,S1-C2,Bad_Speculation.Branch_Mispredicts,31.47,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.19,% Core_Clocks,,,0.00,10.73,
85.337404397,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
85.337404397,S1-C3,Frontend_Bound,23.52,% Slots,,,0.00,5.36,
85.337404397,S1-C3,Bad_Speculation,30.37,% Slots,,,0.00,5.36,
85.337404397,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.88,% Slots,,,0.00,5.36,
85.337404397,S1-C3,Bad_Speculation.Branch_Mispredicts,30.35,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.39,% Core_Clocks,,,0.00,10.73,
85.337404397,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
85.337404397,S1-C4,Frontend_Bound,23.60,% Slots,,,0.00,5.36,
85.337404397,S1-C4,Bad_Speculation,29.84,% Slots,,,0.00,5.36,
85.337404397,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.36,
85.337404397,S1-C4,Bad_Speculation.Branch_Mispredicts,29.81,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.61,% Core_Clocks,,,0.00,5.37,
85.337404397,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
85.337404397,S1-C5,Frontend_Bound,39.33,% Slots,,,0.00,5.36,
85.337404397,S1-C5,Backend_Bound,29.00,% Slots,,,0.00,5.36,
85.337404397,S1-C5,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
85.337404397,S1-C5,Frontend_Bound.Frontend_Latency,37.93,% Slots,,rs_events.empty_end,0.00,5.36,<==
85.337404397,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.36,
85.337404397,S1-C5,Backend_Bound.Memory_Bound,21.29,% Slots,,,0.00,5.12,
85.337404397,S1-C5,Retiring.Microcode_Sequencer,14.09,% Slots,,idq.ms_uops,0.00,5.1,
85.337404397,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.1,
85.337404397,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
85.337404397,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.22,% Clocks,,idq.ms_switches,0.00,5.1,
85.337404397,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.86,% Core_Clocks,,,0.00,5.36,
85.337404397,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
85.337404397,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
85.337404397,S1-C6,Frontend_Bound,20.39,% Slots,,,0.00,5.36,
85.337404397,S1-C6,Backend_Bound,63.26,% Slots,,,0.00,5.36,<==
85.337404397,S1-C6,Retiring,20.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
85.337404397,S1-C6,Frontend_Bound.Frontend_Latency,37.90,% Slots,,rs_events.empty_end,0.00,5.36,
85.337404397,S1-C6,Backend_Bound.Memory_Bound,30.67,% Slots,,,0.00,5.12,
85.337404397,S1-C6,Backend_Bound.Core_Bound,32.59,% Slots,,,0.00,5.12,
85.337404397,S1-C6,Retiring.Microcode_Sequencer,15.55,% Slots,,idq.ms_uops,0.00,5.09,
85.337404397,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.1,
85.337404397,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
85.337404397,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.23,% Clocks,,idq.ms_switches,0.00,5.1,
85.337404397,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
85.337404397,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
85.337404397,S1-C7,Frontend_Bound,23.53,% Slots,,,0.00,5.36,
85.337404397,S1-C7,Bad_Speculation,30.76,% Slots,,,0.00,5.36,
85.337404397,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.36,
85.337404397,S1-C7,Bad_Speculation.Branch_Mispredicts,30.74,% Slots,,br_misp_retired.all_branches,0.00,5.36,<==
85.337404397,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.20,% Core_Clocks,,,0.00,5.37,
85.337404397,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
85.337404397,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
85.337404397,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
85.337404397,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
85.337404397,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
85.337404397,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
85.337404397,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
86.857928203,S0-C0,Frontend_Bound,23.28,% Slots,,,0.00,5.26,
86.857928203,S0-C0,Bad_Speculation,30.24,% Slots,,,0.00,5.26,
86.857928203,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.26,
86.857928203,S0-C0,Bad_Speculation.Branch_Mispredicts,30.21,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.22,% Core_Clocks,,,0.00,5.26,
86.857928203,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C1,Frontend_Bound,23.66,% Slots,,,0.00,5.26,
86.857928203,S0-C1,Bad_Speculation,30.67,% Slots,,,0.00,5.26,
86.857928203,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.33,% Slots,,,0.00,5.26,
86.857928203,S0-C1,Bad_Speculation.Branch_Mispredicts,30.65,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.05,% Core_Clocks,,,0.00,5.26,
86.857928203,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C2,Frontend_Bound,23.28,% Slots,,,0.00,5.26,
86.857928203,S0-C2,Bad_Speculation,30.85,% Slots,,,0.00,5.26,
86.857928203,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.26,
86.857928203,S0-C2,Bad_Speculation.Branch_Mispredicts,30.83,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.52,% Core_Clocks,,,0.00,10.52,
86.857928203,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C3,Frontend_Bound,28.33,% Slots,,,0.00,5.26,
86.857928203,S0-C3,Bad_Speculation,18.08,% Slots,,,0.00,5.26,
86.857928203,S0-C3,Backend_Bound,14.09,% Slots,,,0.00,5.26,
86.857928203,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.29,% Slots,,,0.00,5.26,
86.857928203,S0-C3,Bad_Speculation.Branch_Mispredicts,17.92,% Slots,,br_misp_retired.all_branches,0.00,5.26,
86.857928203,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.65,% Core_Clocks,,,0.00,5.26,<==
86.857928203,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.85,% Core_Clocks,,,0.00,10.52,
86.857928203,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C4,Frontend_Bound,23.76,% Slots,,,0.00,5.26,
86.857928203,S0-C4,Bad_Speculation,31.29,% Slots,,,0.00,5.26,
86.857928203,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.22,% Slots,,,0.00,5.26,
86.857928203,S0-C4,Bad_Speculation.Branch_Mispredicts,31.27,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.14,% Core_Clocks,,,0.00,10.52,
86.857928203,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C5,Frontend_Bound,22.88,% Slots,,,0.00,5.26,
86.857928203,S0-C5,Bad_Speculation,30.09,% Slots,,,0.00,5.26,
86.857928203,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.95,% Slots,,,0.00,5.26,
86.857928203,S0-C5,Bad_Speculation.Branch_Mispredicts,30.07,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C6,Frontend_Bound,23.44,% Slots,,,0.00,5.26,
86.857928203,S0-C6,Bad_Speculation,30.79,% Slots,,,0.00,5.26,
86.857928203,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.26,
86.857928203,S0-C6,Bad_Speculation.Branch_Mispredicts,30.77,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.41,% Core_Clocks,,,0.00,10.52,
86.857928203,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C7,Frontend_Bound,21.85,% Slots,,,0.00,5.26,
86.857928203,S0-C7,Bad_Speculation,29.55,% Slots,,,0.00,5.26,
86.857928203,S0-C7,Backend_Bound,12.26,% Slots,,,0.00,5.26,
86.857928203,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.47,% Slots,,,0.00,5.26,
86.857928203,S0-C7,Bad_Speculation.Branch_Mispredicts,29.52,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.13,% Core_Clocks,,,0.00,10.52,
86.857928203,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C0,Frontend_Bound,23.63,% Slots,,,0.00,5.26,
86.857928203,S1-C0,Bad_Speculation,30.55,% Slots,,,0.00,5.26,
86.857928203,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.26,
86.857928203,S1-C0,Bad_Speculation.Branch_Mispredicts,30.53,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.62,% Core_Clocks,,,0.00,10.52,
86.857928203,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C1,Frontend_Bound,24.06,% Slots,,,0.00,5.26,
86.857928203,S1-C1,Bad_Speculation,31.28,% Slots,,,0.00,5.26,
86.857928203,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.26,
86.857928203,S1-C1,Bad_Speculation.Branch_Mispredicts,31.26,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.79,% Core_Clocks,,,0.00,10.52,
86.857928203,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C2,Frontend_Bound,24.17,% Slots,,,0.00,5.26,
86.857928203,S1-C2,Bad_Speculation,31.54,% Slots,,,0.00,5.26,
86.857928203,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.26,
86.857928203,S1-C2,Bad_Speculation.Branch_Mispredicts,31.52,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,65.30,% Core_Clocks,,,0.00,10.52,
86.857928203,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C3,Frontend_Bound,22.86,% Slots,,,0.00,5.26,
86.857928203,S1-C3,Bad_Speculation,30.14,% Slots,,,0.00,5.26,
86.857928203,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.26,
86.857928203,S1-C3,Bad_Speculation.Branch_Mispredicts,30.12,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.74,% Core_Clocks,,,0.00,10.52,
86.857928203,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C4,Frontend_Bound,40.66,% Slots,,,0.00,5.26,
86.857928203,S1-C4,Bad_Speculation,21.97,% Slots,,,0.00,5.26,
86.857928203,S1-C4,Frontend_Bound.Frontend_Latency,15.06,% Slots,,rs_events.empty_end,0.00,5.26,
86.857928203,S1-C4,Frontend_Bound.Frontend_Bandwidth,26.60,% Slots,,,0.00,5.26,
86.857928203,S1-C4,Bad_Speculation.Branch_Mispredicts,21.32,% Slots,,br_misp_retired.all_branches,0.00,5.26,
86.857928203,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.26,
86.857928203,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
86.857928203,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.64,% Core_Clocks,,,0.00,5.26,<==
86.857928203,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.82,% Core_Clocks,,,0.00,5.26,
86.857928203,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C5,Frontend_Bound,41.63,% Slots,,,0.00,5.26,
86.857928203,S1-C5,Backend_Bound,23.96,% Slots,,,0.00,5.26,
86.857928203,S1-C5,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
86.857928203,S1-C5,Frontend_Bound.Frontend_Latency,33.07,% Slots,,rs_events.empty_end,0.00,5.26,
86.857928203,S1-C5,Frontend_Bound.Frontend_Bandwidth,24.31,% Slots,,,0.00,5.26,
86.857928203,S1-C5,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.26,
86.857928203,S1-C5,Backend_Bound.Core_Bound,10.24,% Slots,,,0.00,5.26,
86.857928203,S1-C5,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,5.26,
86.857928203,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.27,
86.857928203,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.04,% Clocks,,idq.ms_switches,0.00,5.27,
86.857928203,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
86.857928203,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C6,Backend_Bound,71.69,% Slots,,,0.00,5.26,
86.857928203,S1-C6,Retiring,22.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
86.857928203,S1-C6,Backend_Bound.Memory_Bound,47.68,% Slots,,,0.00,5.26,
86.857928203,S1-C6,Backend_Bound.Core_Bound,24.01,% Slots,,,0.00,5.26,
86.857928203,S1-C6,Retiring.Microcode_Sequencer,12.61,% Slots,,idq.ms_uops,0.00,5.26,
86.857928203,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.08,% Clocks,,idq.ms_switches,0.00,5.26,
86.857928203,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
86.857928203,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
86.857928203,S1-C7,Frontend_Bound,23.19,% Slots,,,0.00,5.26,
86.857928203,S1-C7,Bad_Speculation,29.23,% Slots,,,0.00,5.26,
86.857928203,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.26,
86.857928203,S1-C7,Bad_Speculation.Branch_Mispredicts,29.21,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
86.857928203,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.65,% Core_Clocks,,,0.00,5.26,
86.857928203,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
86.857928203,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
86.857928203,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
86.857928203,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
89.028010924,S0-C0,Frontend_Bound,23.53,% Slots,,,0.00,5.17,
89.028010924,S0-C0,Bad_Speculation,30.50,% Slots,,,0.00,5.17,
89.028010924,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.16,
89.028010924,S0-C0,Bad_Speculation.Branch_Mispredicts,30.47,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
89.028010924,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,62.86,% Core_Clocks,,,0.00,5.17,
89.028010924,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C1,Frontend_Bound,23.02,% Slots,,,0.00,5.17,
89.028010924,S0-C1,Bad_Speculation,29.67,% Slots,,,0.00,5.17,
89.028010924,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.57,% Slots,,,0.00,5.16,
89.028010924,S0-C1,Bad_Speculation.Branch_Mispredicts,29.65,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
89.028010924,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.33,% Core_Clocks,,,0.00,5.17,
89.028010924,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C2,Frontend_Bound,29.36,% Slots,,,0.00,5.17,
89.028010924,S0-C2,Backend_Bound,38.35,% Slots,,,0.00,5.17,
89.028010924,S0-C2,Retiring,24.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
89.028010924,S0-C2,Frontend_Bound.Frontend_Latency,19.58,% Slots,,rs_events.empty_end,0.00,5.16,
89.028010924,S0-C2,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,5.16,
89.028010924,S0-C2,Backend_Bound.Core_Bound,16.36,% Slots,,,0.00,5.16,
89.028010924,S0-C2,Retiring.Microcode_Sequencer,10.20,% Slots,,idq.ms_uops,0.00,5.35,
89.028010924,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
89.028010924,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.35,
89.028010924,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
89.028010924,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
89.028010924,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.41,% Clocks,,,0.00,5.16,
89.028010924,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C3,Frontend_Bound,37.76,% Slots,,,0.00,5.17,<==
89.028010924,S0-C3,Frontend_Bound.Frontend_Latency,18.15,% Slots,,rs_events.empty_end,0.00,5.16,
89.028010924,S0-C3,Frontend_Bound.Frontend_Bandwidth,19.40,% Slots,,,0.00,5.16,
89.028010924,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.35,
89.028010924,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
89.028010924,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.55,% Core_Clocks,,,0.00,5.17,
89.028010924,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C4,Frontend_Bound,23.50,% Slots,,,0.00,5.16,
89.028010924,S0-C4,Bad_Speculation,30.87,% Slots,,,0.00,5.16,
89.028010924,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.16,
89.028010924,S0-C4,Bad_Speculation.Branch_Mispredicts,30.85,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
89.028010924,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.98,% Core_Clocks,,,0.00,10.33,
89.028010924,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C5,Frontend_Bound,23.58,% Slots,,,0.00,5.16,
89.028010924,S0-C5,Bad_Speculation,31.02,% Slots,,,0.00,5.16,
89.028010924,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.16,
89.028010924,S0-C5,Bad_Speculation.Branch_Mispredicts,31.00,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
89.028010924,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C6,Frontend_Bound,23.45,% Slots,,,0.00,5.17,
89.028010924,S0-C6,Bad_Speculation,30.48,% Slots,,,0.00,5.17,
89.028010924,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.17,
89.028010924,S0-C6,Bad_Speculation.Branch_Mispredicts,30.46,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
89.028010924,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.50,% Core_Clocks,,,0.00,10.33,
89.028010924,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C7,Frontend_Bound,22.76,% Slots,,,0.00,5.17,
89.028010924,S0-C7,Bad_Speculation,30.35,% Slots,,,0.00,5.17,
89.028010924,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.17,
89.028010924,S0-C7,Bad_Speculation.Branch_Mispredicts,30.32,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
89.028010924,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C0,Frontend_Bound,22.96,% Slots,,,0.00,5.17,
89.028010924,S1-C0,Bad_Speculation,29.93,% Slots,,,0.00,5.17,
89.028010924,S1-C0,Backend_Bound,10.13,% Slots,,,0.00,5.17,
89.028010924,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.15,% Slots,,,0.00,5.16,
89.028010924,S1-C0,Bad_Speculation.Branch_Mispredicts,29.91,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
89.028010924,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.13,% Core_Clocks,,,0.00,10.33,
89.028010924,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C1,Frontend_Bound,23.08,% Slots,,,0.00,5.17,
89.028010924,S1-C1,Bad_Speculation,30.33,% Slots,,,0.00,5.17,
89.028010924,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.16,
89.028010924,S1-C1,Bad_Speculation.Branch_Mispredicts,30.31,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
89.028010924,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.80,% Core_Clocks,,,0.00,10.33,
89.028010924,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C2,Frontend_Bound,23.74,% Slots,,,0.00,5.17,
89.028010924,S1-C2,Bad_Speculation,30.88,% Slots,,,0.00,5.17,
89.028010924,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.16,
89.028010924,S1-C2,Bad_Speculation.Branch_Mispredicts,30.86,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
89.028010924,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,64.98,% Core_Clocks,,,0.00,10.33,
89.028010924,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C3,Frontend_Bound,22.78,% Slots,,,0.00,5.17,
89.028010924,S1-C3,Bad_Speculation,30.03,% Slots,,,0.00,5.17,
89.028010924,S1-C3,Backend_Bound,10.89,% Slots,,,0.00,5.17,
89.028010924,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.73,% Slots,,,0.00,5.17,
89.028010924,S1-C3,Bad_Speculation.Branch_Mispredicts,30.01,% Slots,,br_misp_retired.all_branches,0.00,5.17,<==
89.028010924,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.93,% Core_Clocks,,,0.00,10.33,
89.028010924,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C4,Frontend_Bound,31.72,% Slots,,,0.00,5.17,
89.028010924,S1-C4,Backend_Bound,27.40,% Slots,,,0.00,5.17,
89.028010924,S1-C4,Frontend_Bound.Frontend_Latency,26.50,% Slots,,rs_events.empty_end,0.00,5.16,<==
89.028010924,S1-C4,Backend_Bound.Memory_Bound,23.09,% Slots,,,0.00,5.16,
89.028010924,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.35,
89.028010924,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
89.028010924,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C5,Frontend_Bound,37.43,% Slots,,,0.00,5.17,
89.028010924,S1-C5,Backend_Bound,36.38,% Slots,,,0.00,5.17,
89.028010924,S1-C5,Retiring,20.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
89.028010924,S1-C5,Frontend_Bound.Frontend_Latency,36.50,% Slots,,rs_events.empty_end,0.00,5.16,<==
89.028010924,S1-C5,Backend_Bound.Memory_Bound,21.17,% Slots,,,0.00,5.16,
89.028010924,S1-C5,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.16,
89.028010924,S1-C5,Retiring.Microcode_Sequencer,9.97,% Slots,,idq.ms_uops,0.00,5.35,
89.028010924,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.35,
89.028010924,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
89.028010924,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.89,% Clocks,,idq.ms_switches,0.00,5.35,
89.028010924,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
89.028010924,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C6,Frontend_Bound,52.90,% Slots,,,0.00,5.17,
89.028010924,S1-C6,Retiring,28.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
89.028010924,S1-C6,Frontend_Bound.Frontend_Latency,29.41,% Slots,,rs_events.empty_end,0.00,5.16,
89.028010924,S1-C6,Frontend_Bound.Frontend_Bandwidth,37.99,% Slots,,,0.00,5.16,
89.028010924,S1-C6,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.36,
89.028010924,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
89.028010924,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.63,% Clocks,,idq.ms_switches,0.00,5.35,
89.028010924,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.49,% Core_Clocks,,,0.00,5.17,<==
89.028010924,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C7,Frontend_Bound,40.05,% Slots,,,0.00,5.17,
89.028010924,S1-C7,Backend_Bound,33.19,% Slots,,,0.00,5.17,
89.028010924,S1-C7,Retiring,19.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
89.028010924,S1-C7,Frontend_Bound.Frontend_Latency,33.19,% Slots,,rs_events.empty_end,0.00,5.17,<==
89.028010924,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.16,
89.028010924,S1-C7,Backend_Bound.Memory_Bound,21.08,% Slots,,,0.00,5.17,
89.028010924,S1-C7,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.17,
89.028010924,S1-C7,Retiring.Microcode_Sequencer,15.77,% Slots,,idq.ms_uops,0.00,5.35,
89.028010924,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.35,
89.028010924,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
89.028010924,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.76,% Clocks,,idq.ms_switches,0.00,5.35,
89.028010924,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.68,% Core_Clocks,,,0.00,5.17,
89.028010924,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
89.028010924,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.16,
89.028010924,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
89.028010924,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
90.519048461,S0-C0,Frontend_Bound,25.29,% Slots,,,0.00,5.37,
90.519048461,S0-C0,Backend_Bound,48.24,% Slots,,,0.00,5.37,
90.519048461,S0-C0,Retiring,21.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
90.519048461,S0-C0,Frontend_Bound.Frontend_Latency,29.17,% Slots,,rs_events.empty_end,0.00,5.37,
90.519048461,S0-C0,Retiring.Microcode_Sequencer,8.91,% Slots,,idq.ms_uops,0.00,5.1,
90.519048461,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
90.519048461,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.09,
90.519048461,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
90.519048461,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
90.519048461,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
90.519048461,S0-C1,Frontend_Bound,23.15,% Slots,,,0.00,5.37,
90.519048461,S0-C1,Bad_Speculation,29.75,% Slots,,,0.00,5.37,
90.519048461,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.17,% Slots,,,0.00,5.37,
90.519048461,S0-C1,Bad_Speculation.Branch_Mispredicts,29.73,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
90.519048461,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.47,% Core_Clocks,,,0.00,5.36,
90.519048461,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C2,Frontend_Bound,35.98,% Slots,,,0.00,5.37,
90.519048461,S0-C2,Backend_Bound,39.22,% Slots,,,0.00,5.37,
90.519048461,S0-C2,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
90.519048461,S0-C2,Frontend_Bound.Frontend_Latency,30.65,% Slots,,rs_events.empty_end,0.00,5.37,
90.519048461,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.37,
90.519048461,S0-C2,Backend_Bound.Memory_Bound,25.49,% Slots,,,0.00,5.11,
90.519048461,S0-C2,Backend_Bound.Core_Bound,13.74,% Slots,,,0.00,5.11,
90.519048461,S0-C2,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.1,
90.519048461,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.09,
90.519048461,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
90.519048461,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.38,% Clocks,,idq.ms_switches,0.00,5.09,
90.519048461,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.83,% Core_Clocks,,,0.00,5.1,
90.519048461,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
90.519048461,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.79,% Clocks,,,0.00,5.37,
90.519048461,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C3,Frontend_Bound,26.91,% Slots,,,0.00,5.37,
90.519048461,S0-C3,Bad_Speculation,30.62,% Slots,,,0.00,5.37,
90.519048461,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.26,% Slots,,,0.00,5.37,
90.519048461,S0-C3,Bad_Speculation.Branch_Mispredicts,30.54,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
90.519048461,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,61.68,% Core_Clocks,,,0.00,10.73,
90.519048461,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C4,Frontend_Bound,36.58,% Slots,,,0.00,5.37,
90.519048461,S0-C4,Backend_Bound,38.58,% Slots,,,0.00,5.37,
90.519048461,S0-C4,Retiring,20.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
90.519048461,S0-C4,Frontend_Bound.Frontend_Latency,26.54,% Slots,,rs_events.empty_end,0.00,5.37,
90.519048461,S0-C4,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.11,
90.519048461,S0-C4,Backend_Bound.Core_Bound,16.13,% Slots,,,0.00,5.11,
90.519048461,S0-C4,Retiring.Microcode_Sequencer,14.75,% Slots,,idq.ms_uops,0.00,5.21,
90.519048461,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.09,
90.519048461,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
90.519048461,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.66,% Clocks,,idq.ms_switches,0.00,5.09,
90.519048461,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
90.519048461,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.66,% Clocks,,,0.00,5.37,
90.519048461,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C5,Frontend_Bound,27.42,% Slots,,,0.00,5.38,
90.519048461,S0-C5,Backend_Bound,52.58,% Slots,,,0.00,5.38,
90.519048461,S0-C5,Retiring,19.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
90.519048461,S0-C5,Frontend_Bound.Frontend_Latency,38.94,% Slots,,rs_events.empty_end,0.00,5.37,
90.519048461,S0-C5,Backend_Bound.Memory_Bound,39.75,% Slots,,,0.00,5.1,
90.519048461,S0-C5,Backend_Bound.Core_Bound,12.83,% Slots,,,0.00,5.1,
90.519048461,S0-C5,Retiring.Microcode_Sequencer,14.58,% Slots,,idq.ms_uops,0.00,5.21,
90.519048461,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.1,
90.519048461,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
90.519048461,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.1,
90.519048461,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
90.519048461,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.89,% Clocks,,,0.00,5.37,
90.519048461,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C6,Frontend_Bound,36.77,% Slots,,,0.00,5.37,
90.519048461,S0-C6,Backend_Bound,38.81,% Slots,,,0.00,5.37,
90.519048461,S0-C6,Retiring,21.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
90.519048461,S0-C6,Frontend_Bound.Frontend_Latency,41.41,% Slots,,rs_events.empty_end,0.00,5.37,
90.519048461,S0-C6,Backend_Bound.Memory_Bound,29.17,% Slots,,,0.00,5.1,
90.519048461,S0-C6,Retiring.Microcode_Sequencer,16.57,% Slots,,idq.ms_uops,0.00,5.22,
90.519048461,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.09,
90.519048461,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
90.519048461,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.66,% Clocks,,idq.ms_switches,0.00,5.09,
90.519048461,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
90.519048461,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C7,Frontend_Bound,23.25,% Slots,,,0.00,5.37,
90.519048461,S0-C7,Bad_Speculation,30.17,% Slots,,,0.00,5.37,
90.519048461,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.37,
90.519048461,S0-C7,Bad_Speculation.Branch_Mispredicts,30.12,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
90.519048461,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C0,Frontend_Bound,22.80,% Slots,,,0.00,5.37,
90.519048461,S1-C0,Bad_Speculation,28.90,% Slots,,,0.00,5.37,
90.519048461,S1-C0,Backend_Bound,12.96,% Slots,,,0.00,5.37,
90.519048461,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.06,% Slots,,,0.00,5.37,
90.519048461,S1-C0,Bad_Speculation.Branch_Mispredicts,28.87,% Slots,,br_misp_retired.all_branches,0.00,5.19,<==
90.519048461,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,63.57,% Core_Clocks,,,0.00,10.73,
90.519048461,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C1,Backend_Bound,74.37,% Slots,,,0.00,5.37,<==
90.519048461,S1-C1,Retiring,24.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
90.519048461,S1-C1,Retiring.Microcode_Sequencer,11.00,% Slots,,idq.ms_uops,0.00,5.22,
90.519048461,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.57,% Clocks,,idq.ms_switches,0.00,5.1,
90.519048461,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C2,Frontend_Bound,24.28,% Slots,,,0.00,5.37,
90.519048461,S1-C2,Bad_Speculation,29.98,% Slots,,,0.00,5.37,
90.519048461,S1-C2,Backend_Bound,12.31,% Slots,,,0.00,5.37,
90.519048461,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.25,% Slots,,,0.00,5.37,
90.519048461,S1-C2,Bad_Speculation.Branch_Mispredicts,29.90,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
90.519048461,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,60.93,% Core_Clocks,,,0.00,10.72,
90.519048461,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C3,Frontend_Bound,34.92,% Slots,,,0.00,5.37,<==
90.519048461,S1-C3,Backend_Bound,12.03,% Slots,,,0.00,5.37,
90.519048461,S1-C3,Frontend_Bound.Frontend_Latency,18.26,% Slots,,rs_events.empty_end,0.00,5.37,
90.519048461,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.52,% Slots,,,0.00,5.37,
90.519048461,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.1,
90.519048461,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
90.519048461,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.52,% Core_Clocks,,,0.00,5.36,
90.519048461,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C4,Frontend_Bound,39.08,% Slots,,,0.00,5.37,
90.519048461,S1-C4,Backend_Bound,36.16,% Slots,,,0.00,5.37,
90.519048461,S1-C4,Retiring,19.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
90.519048461,S1-C4,Frontend_Bound.Frontend_Latency,24.01,% Slots,,rs_events.empty_end,0.00,5.37,
90.519048461,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.70,% Slots,,,0.00,5.37,
90.519048461,S1-C4,Backend_Bound.Memory_Bound,22.05,% Slots,,,0.00,5.1,
90.519048461,S1-C4,Backend_Bound.Core_Bound,14.12,% Slots,,,0.00,5.1,
90.519048461,S1-C4,Retiring.Microcode_Sequencer,14.53,% Slots,,idq.ms_uops,0.00,5.23,
90.519048461,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.09,
90.519048461,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
90.519048461,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.34,% Clocks,,idq.ms_switches,0.00,5.09,<==
90.519048461,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.46,% Core_Clocks,,,0.00,5.36,
90.519048461,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
90.519048461,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.20,% Clocks,,,0.00,5.37,
90.519048461,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C5,Frontend_Bound,43.79,% Slots,,,0.00,5.38,
90.519048461,S1-C5,Backend_Bound,31.92,% Slots,,,0.00,5.38,
90.519048461,S1-C5,Retiring,20.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
90.519048461,S1-C5,Frontend_Bound.Frontend_Latency,24.35,% Slots,,rs_events.empty_end,0.00,5.37,<==
90.519048461,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.37,
90.519048461,S1-C5,Backend_Bound.Memory_Bound,18.24,% Slots,,,0.00,5.1,
90.519048461,S1-C5,Backend_Bound.Core_Bound,13.68,% Slots,,,0.00,5.1,
90.519048461,S1-C5,Retiring.Microcode_Sequencer,15.30,% Slots,,idq.ms_uops,0.00,5.23,
90.519048461,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.09,
90.519048461,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
90.519048461,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.99,% Clocks,,idq.ms_switches,0.00,5.09,
90.519048461,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.69,% Core_Clocks,,,0.00,5.36,
90.519048461,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
90.519048461,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
90.519048461,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C6,Frontend_Bound,36.18,% Slots,,,0.00,5.37,
90.519048461,S1-C6,Backend_Bound,41.15,% Slots,,,0.00,5.37,
90.519048461,S1-C6,Retiring,31.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
90.519048461,S1-C6,Frontend_Bound.Frontend_Latency,27.44,% Slots,,rs_events.empty_end,0.00,5.37,
90.519048461,S1-C6,Retiring.Microcode_Sequencer,13.56,% Slots,,idq.ms_uops,0.00,5.23,
90.519048461,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.09,
90.519048461,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
90.519048461,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.09,
90.519048461,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
90.519048461,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C7,Frontend_Bound,43.23,% Slots,,,0.00,5.37,<==
90.519048461,S1-C7,Backend_Bound,31.91,% Slots,,,0.00,5.37,
90.519048461,S1-C7,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
90.519048461,S1-C7,Frontend_Bound.Frontend_Latency,19.36,% Slots,,rs_events.empty_end,0.00,5.37,
90.519048461,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.50,% Slots,,,0.00,5.37,
90.519048461,S1-C7,Backend_Bound.Memory_Bound,17.58,% Slots,,,0.00,5.11,
90.519048461,S1-C7,Backend_Bound.Core_Bound,14.33,% Slots,,,0.00,5.11,
90.519048461,S1-C7,Retiring.Microcode_Sequencer,14.60,% Slots,,idq.ms_uops,0.00,5.23,
90.519048461,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.09,
90.519048461,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
90.519048461,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.82,% Clocks,,idq.ms_switches,0.00,5.09,
90.519048461,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.76,% Core_Clocks,,,0.00,5.36,
90.519048461,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
90.519048461,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.51,% Clocks,,,0.00,5.37,
90.519048461,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
90.519048461,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
92.007759361,S0-C0,Frontend_Bound,36.10,% Slots,,,0.00,5.1,<==
92.007759361,S0-C0,Backend_Bound,12.86,% Slots,,,0.00,5.1,
92.007759361,S0-C0,Frontend_Bound.Frontend_Latency,18.79,% Slots,,rs_events.empty_end,0.00,5.09,
92.007759361,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.87,% Slots,,,0.00,5.1,
92.007759361,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.36,
92.007759361,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
92.007759361,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.97,% Core_Clocks,,,0.00,5.38,
92.007759361,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C1,Frontend_Bound,34.23,% Slots,,,0.00,5.1,
92.007759361,S0-C1,Backend_Bound,40.90,% Slots,,,0.00,5.1,
92.007759361,S0-C1,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S0-C1,Frontend_Bound.Frontend_Latency,28.76,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S0-C1,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.1,
92.007759361,S0-C1,Backend_Bound.Core_Bound,26.15,% Slots,,,0.00,5.1,
92.007759361,S0-C1,Retiring.Microcode_Sequencer,14.58,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.36,
92.007759361,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
92.007759361,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.76,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
92.007759361,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
92.007759361,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.65,% Clocks,,,0.00,5.1,<==
92.007759361,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C2,Frontend_Bound,22.90,% Slots,,,0.00,5.1,
92.007759361,S0-C2,Backend_Bound,59.20,% Slots,,,0.00,5.1,
92.007759361,S0-C2,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S0-C2,Frontend_Bound.Frontend_Latency,30.56,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S0-C2,Backend_Bound.Memory_Bound,60.23,% Slots,,,0.00,5.1,<==
92.007759361,S0-C2,Retiring.Microcode_Sequencer,14.56,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.36,
92.007759361,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
92.007759361,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.22,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
92.007759361,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
92.007759361,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C3,Frontend_Bound,34.31,% Slots,,,0.00,5.1,
92.007759361,S0-C3,Backend_Bound,42.11,% Slots,,,0.00,5.1,<==
92.007759361,S0-C3,Retiring,16.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S0-C3,Frontend_Bound.Frontend_Latency,32.84,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S0-C3,Backend_Bound.Memory_Bound,22.39,% Slots,,,0.00,5.1,
92.007759361,S0-C3,Backend_Bound.Core_Bound,19.72,% Slots,,,0.00,5.1,
92.007759361,S0-C3,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.36,
92.007759361,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.2,
92.007759361,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
92.007759361,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.007759361,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C4,Frontend_Bound,38.66,% Slots,,,0.00,5.1,
92.007759361,S0-C4,Backend_Bound,36.82,% Slots,,,0.00,5.1,
92.007759361,S0-C4,Retiring,15.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S0-C4,Frontend_Bound.Frontend_Latency,38.40,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S0-C4,Backend_Bound.Memory_Bound,19.37,% Slots,,,0.00,5.1,
92.007759361,S0-C4,Backend_Bound.Core_Bound,17.46,% Slots,,,0.00,5.1,
92.007759361,S0-C4,Retiring.Microcode_Sequencer,13.02,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
92.007759361,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.45,% Clocks,,idq.ms_switches,0.00,5.37,<==
92.007759361,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
92.007759361,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C5,Frontend_Bound,51.93,% Slots,,,0.00,5.09,
92.007759361,S0-C5,Backend_Bound,26.03,% Slots,,,0.00,5.09,
92.007759361,S0-C5,Retiring,15.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S0-C5,Frontend_Bound.Frontend_Latency,26.79,% Slots,,rs_events.empty_end,0.00,5.09,
92.007759361,S0-C5,Frontend_Bound.Frontend_Bandwidth,32.20,% Slots,,,0.00,5.09,
92.007759361,S0-C5,Backend_Bound.Memory_Bound,17.80,% Slots,,,0.00,5.09,
92.007759361,S0-C5,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.36,
92.007759361,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
92.007759361,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.49,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.52,% Core_Clocks,,,0.00,5.37,<==
92.007759361,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
92.007759361,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.007759361,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
92.007759361,S0-C6,Frontend_Bound,41.22,% Slots,,,0.00,5.1,
92.007759361,S0-C6,Backend_Bound,35.99,% Slots,,,0.00,5.1,
92.007759361,S0-C6,Retiring,15.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S0-C6,Frontend_Bound.Frontend_Latency,31.72,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.1,
92.007759361,S0-C6,Backend_Bound.Memory_Bound,17.37,% Slots,,,0.00,5.1,
92.007759361,S0-C6,Backend_Bound.Core_Bound,18.62,% Slots,,,0.00,5.1,
92.007759361,S0-C6,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.37,
92.007759361,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
92.007759361,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.98,% Clocks,,idq.ms_switches,0.00,5.37,<==
92.007759361,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.45,% Core_Clocks,,,0.00,5.38,
92.007759361,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
92.007759361,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
92.007759361,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.00,% Clocks,,,0.00,5.1,
92.007759361,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C7,Frontend_Bound,48.85,% Slots,,,0.00,5.09,<==
92.007759361,S0-C7,Backend_Bound,29.39,% Slots,,,0.00,5.09,
92.007759361,S0-C7,Retiring,14.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S0-C7,Frontend_Bound.Frontend_Latency,27.68,% Slots,,rs_events.empty_end,0.00,5.09,
92.007759361,S0-C7,Frontend_Bound.Frontend_Bandwidth,27.80,% Slots,,,0.00,5.09,
92.007759361,S0-C7,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.09,
92.007759361,S0-C7,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.09,
92.007759361,S0-C7,Retiring.Microcode_Sequencer,12.27,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.37,
92.007759361,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
92.007759361,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.02,% Core_Clocks,,,0.00,5.38,
92.007759361,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
92.007759361,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.007759361,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.51,% Clocks,,,0.00,5.1,
92.007759361,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
92.007759361,S1-C0,Frontend_Bound,29.70,% Slots,,,0.00,5.1,
92.007759361,S1-C0,Backend_Bound,49.15,% Slots,,,0.00,5.1,
92.007759361,S1-C0,Retiring,19.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S1-C0,Frontend_Bound.Frontend_Latency,26.54,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S1-C0,Backend_Bound.Memory_Bound,37.75,% Slots,,,0.00,5.1,
92.007759361,S1-C0,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.1,
92.007759361,S1-C0,Retiring.Microcode_Sequencer,9.84,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.36,
92.007759361,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
92.007759361,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.20,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
92.007759361,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.73,% Clocks,,,0.00,5.1,
92.007759361,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C1,Frontend_Bound,27.42,% Slots,,,0.00,5.1,
92.007759361,S1-C1,Backend_Bound,46.39,% Slots,,,0.00,5.1,
92.007759361,S1-C1,Retiring,23.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S1-C1,Frontend_Bound.Frontend_Latency,23.48,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S1-C1,Backend_Bound.Memory_Bound,33.75,% Slots,,,0.00,5.1,
92.007759361,S1-C1,Backend_Bound.Core_Bound,12.64,% Slots,,,0.00,5.1,
92.007759361,S1-C1,Retiring.Microcode_Sequencer,8.84,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
92.007759361,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.38,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
92.007759361,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.20,% Clocks,,,0.00,5.1,
92.007759361,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C2,Frontend_Bound,31.68,% Slots,,,0.00,5.1,
92.007759361,S1-C2,Backend_Bound,37.02,% Slots,,,0.00,5.1,<==
92.007759361,S1-C2,Retiring,19.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S1-C2,Frontend_Bound.Frontend_Latency,25.70,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S1-C2,Backend_Bound.Memory_Bound,17.38,% Slots,,,0.00,5.1,
92.007759361,S1-C2,Backend_Bound.Core_Bound,19.64,% Slots,,,0.00,5.1,
92.007759361,S1-C2,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.36,
92.007759361,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
92.007759361,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
92.007759361,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C3,Frontend_Bound,33.78,% Slots,,,0.00,5.1,
92.007759361,S1-C3,Backend_Bound,43.15,% Slots,,,0.00,5.1,
92.007759361,S1-C3,Retiring,16.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S1-C3,Frontend_Bound.Frontend_Latency,29.16,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S1-C3,Backend_Bound.Memory_Bound,29.82,% Slots,,,0.00,5.1,
92.007759361,S1-C3,Backend_Bound.Core_Bound,13.33,% Slots,,,0.00,5.1,
92.007759361,S1-C3,Retiring.Microcode_Sequencer,14.09,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.36,
92.007759361,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
92.007759361,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.16,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
92.007759361,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
92.007759361,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C4,Frontend_Bound,33.13,% Slots,,,0.00,5.1,
92.007759361,S1-C4,Backend_Bound,44.02,% Slots,,,0.00,5.1,
92.007759361,S1-C4,Retiring,15.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S1-C4,Frontend_Bound.Frontend_Latency,30.57,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S1-C4,Backend_Bound.Memory_Bound,30.13,% Slots,,,0.00,5.1,
92.007759361,S1-C4,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.1,
92.007759361,S1-C4,Retiring.Microcode_Sequencer,14.04,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.36,
92.007759361,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
92.007759361,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
92.007759361,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
92.007759361,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.52,% Clocks,,,0.00,5.1,
92.007759361,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C5,Frontend_Bound,34.16,% Slots,,,0.00,5.1,
92.007759361,S1-C5,Backend_Bound,42.94,% Slots,,,0.00,5.1,
92.007759361,S1-C5,Retiring,14.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S1-C5,Frontend_Bound.Frontend_Latency,35.64,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S1-C5,Backend_Bound.Memory_Bound,32.50,% Slots,,,0.00,5.1,
92.007759361,S1-C5,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.1,
92.007759361,S1-C5,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.36,
92.007759361,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
92.007759361,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
92.007759361,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
92.007759361,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C6,Frontend_Bound,41.59,% Slots,,,0.00,5.1,
92.007759361,S1-C6,Backend_Bound,35.26,% Slots,,,0.00,5.1,
92.007759361,S1-C6,Retiring,17.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S1-C6,Frontend_Bound.Frontend_Latency,32.18,% Slots,,rs_events.empty_end,0.00,5.1,<==
92.007759361,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.60,% Slots,,,0.00,5.1,
92.007759361,S1-C6,Backend_Bound.Memory_Bound,13.50,% Slots,,,0.00,5.1,
92.007759361,S1-C6,Backend_Bound.Core_Bound,21.76,% Slots,,,0.00,5.1,
92.007759361,S1-C6,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
92.007759361,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.33,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.98,% Core_Clocks,,,0.00,5.37,
92.007759361,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
92.007759361,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
92.007759361,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C7,Frontend_Bound,31.37,% Slots,,,0.00,5.1,
92.007759361,S1-C7,Backend_Bound,47.44,% Slots,,,0.00,5.1,
92.007759361,S1-C7,Retiring,15.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
92.007759361,S1-C7,Frontend_Bound.Frontend_Latency,27.18,% Slots,,rs_events.empty_end,0.00,5.1,
92.007759361,S1-C7,Backend_Bound.Memory_Bound,28.56,% Slots,,,0.00,5.1,
92.007759361,S1-C7,Backend_Bound.Core_Bound,18.89,% Slots,,,0.00,5.1,
92.007759361,S1-C7,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.1,
92.007759361,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.36,
92.007759361,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
92.007759361,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.36,
92.007759361,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
92.007759361,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
92.007759361,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
92.007759361,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
92.007759361,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
93.535663075,S0-C0,Backend_Bound,55.88,% Slots,,,0.00,5.22,
93.535663075,S0-C0,Retiring,27.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
93.535663075,S0-C0,Backend_Bound.Memory_Bound,13.98,% Slots,,,0.00,5.22,
93.535663075,S0-C0,Backend_Bound.Core_Bound,41.91,% Slots,,,0.00,5.22,<==
93.535663075,S0-C0,Retiring.Microcode_Sequencer,6.53,% Slots,,idq.ms_uops,0.00,5.22,
93.535663075,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.16,% Clocks,,idq.ms_switches,0.00,5.24,
93.535663075,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S0-C1,Frontend_Bound,34.12,% Slots,,,0.00,5.23,
93.535663075,S0-C1,Backend_Bound,40.78,% Slots,,,0.00,5.23,
93.535663075,S0-C1,Retiring,44.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
93.535663075,S0-C1,Frontend_Bound.Frontend_Latency,30.23,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S0-C1,Backend_Bound.Memory_Bound,29.08,% Slots,,,0.00,5.23,
93.535663075,S0-C1,Backend_Bound.Core_Bound,11.70,% Slots,,,0.00,5.23,
93.535663075,S0-C1,Retiring.Microcode_Sequencer,8.84,% Slots,,idq.ms_uops,0.00,5.23,<==
93.535663075,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
93.535663075,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,20.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
93.535663075,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
93.535663075,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S0-C2,Frontend_Bound,33.74,% Slots,,,0.00,5.23,
93.535663075,S0-C2,Backend_Bound,41.79,% Slots,,,0.00,5.23,
93.535663075,S0-C2,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
93.535663075,S0-C2,Frontend_Bound.Frontend_Latency,31.81,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S0-C2,Backend_Bound.Memory_Bound,11.31,% Slots,,,0.00,5.23,
93.535663075,S0-C2,Backend_Bound.Core_Bound,30.48,% Slots,,,0.00,5.23,<==
93.535663075,S0-C2,Retiring.Microcode_Sequencer,10.17,% Slots,,idq.ms_uops,0.00,5.23,
93.535663075,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.63,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
93.535663075,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
93.535663075,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
93.535663075,S0-C3,Frontend_Bound,34.02,% Slots,,,0.00,5.23,
93.535663075,S0-C3,Backend_Bound,41.07,% Slots,,,0.00,5.23,
93.535663075,S0-C3,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
93.535663075,S0-C3,Frontend_Bound.Frontend_Latency,29.15,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S0-C3,Backend_Bound.Memory_Bound,27.77,% Slots,,,0.00,5.23,
93.535663075,S0-C3,Backend_Bound.Core_Bound,13.30,% Slots,,,0.00,5.23,
93.535663075,S0-C3,Retiring.Microcode_Sequencer,15.53,% Slots,,idq.ms_uops,0.00,5.23,
93.535663075,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.23,
93.535663075,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
93.535663075,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.21,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
93.535663075,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.15,% Clocks,,,0.00,5.23,
93.535663075,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
93.535663075,S0-C4,Frontend_Bound,32.91,% Slots,,,0.00,5.23,
93.535663075,S0-C4,Backend_Bound,44.15,% Slots,,,0.00,5.23,
93.535663075,S0-C4,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
93.535663075,S0-C4,Frontend_Bound.Frontend_Latency,32.25,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S0-C4,Backend_Bound.Memory_Bound,29.04,% Slots,,,0.00,5.23,
93.535663075,S0-C4,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.23,
93.535663075,S0-C4,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.22,
93.535663075,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
93.535663075,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.51,% Clocks,,idq.ms_switches,0.00,5.24,
93.535663075,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
93.535663075,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
93.535663075,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,20.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,<==
93.535663075,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.51,% Clocks,,,0.00,5.23,
93.535663075,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S0-C5,Frontend_Bound,33.61,% Slots,,,0.00,5.23,
93.535663075,S0-C5,Backend_Bound,42.87,% Slots,,,0.00,5.23,
93.535663075,S0-C5,Retiring,16.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
93.535663075,S0-C5,Frontend_Bound.Frontend_Latency,33.06,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S0-C5,Backend_Bound.Memory_Bound,25.55,% Slots,,,0.00,5.23,
93.535663075,S0-C5,Backend_Bound.Core_Bound,17.31,% Slots,,,0.00,5.23,
93.535663075,S0-C5,Retiring.Microcode_Sequencer,12.34,% Slots,,idq.ms_uops,0.00,5.23,
93.535663075,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.22,
93.535663075,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
93.535663075,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.37,% Clocks,,idq.ms_switches,0.00,5.22,
93.535663075,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
93.535663075,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
93.535663075,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S0-C6,Frontend_Bound,32.88,% Slots,,,0.00,5.23,
93.535663075,S0-C6,Backend_Bound,42.79,% Slots,,,0.00,5.23,
93.535663075,S0-C6,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
93.535663075,S0-C6,Frontend_Bound.Frontend_Latency,36.25,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S0-C6,Backend_Bound.Memory_Bound,29.44,% Slots,,,0.00,5.23,
93.535663075,S0-C6,Backend_Bound.Core_Bound,13.35,% Slots,,,0.00,5.23,
93.535663075,S0-C6,Retiring.Microcode_Sequencer,14.66,% Slots,,idq.ms_uops,0.00,5.23,
93.535663075,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
93.535663075,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.31,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,22.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
93.535663075,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
93.535663075,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
93.535663075,S0-C7,Frontend_Bound,33.57,% Slots,,,0.00,5.23,
93.535663075,S0-C7,Backend_Bound,42.58,% Slots,,,0.00,5.23,
93.535663075,S0-C7,Retiring,18.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
93.535663075,S0-C7,Frontend_Bound.Frontend_Latency,30.25,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S0-C7,Backend_Bound.Memory_Bound,27.23,% Slots,,,0.00,5.23,
93.535663075,S0-C7,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.23,
93.535663075,S0-C7,Retiring.Microcode_Sequencer,15.30,% Slots,,idq.ms_uops,0.00,5.23,
93.535663075,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.23,
93.535663075,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
93.535663075,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
93.535663075,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
93.535663075,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C0,Frontend_Bound,28.16,% Slots,,,0.00,5.23,
93.535663075,S1-C0,Backend_Bound,46.94,% Slots,,,0.00,5.23,
93.535663075,S1-C0,Retiring,21.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
93.535663075,S1-C0,Frontend_Bound.Frontend_Latency,31.81,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S1-C0,Backend_Bound.Memory_Bound,36.45,% Slots,,,0.00,5.22,<==
93.535663075,S1-C0,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.22,
93.535663075,S1-C0,Retiring.Microcode_Sequencer,12.10,% Slots,,idq.ms_uops,0.00,5.22,
93.535663075,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.23,
93.535663075,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
93.535663075,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.04,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
93.535663075,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
93.535663075,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.22,% Clocks,,,0.00,5.24,
93.535663075,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C1,Frontend_Bound,29.02,% Slots,,,0.00,5.23,
93.535663075,S1-C1,Backend_Bound,43.31,% Slots,,,0.00,5.23,
93.535663075,S1-C1,Retiring,22.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
93.535663075,S1-C1,Frontend_Bound.Frontend_Latency,29.49,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S1-C1,Backend_Bound.Memory_Bound,34.18,% Slots,,,0.00,5.23,
93.535663075,S1-C1,Retiring.Microcode_Sequencer,10.83,% Slots,,idq.ms_uops,0.00,5.22,
93.535663075,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.23,
93.535663075,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
93.535663075,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.44,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
93.535663075,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
93.535663075,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C2,Frontend_Bound,36.86,% Slots,,,0.00,5.23,
93.535663075,S1-C2,Backend_Bound,32.85,% Slots,,,0.00,5.23,
93.535663075,S1-C2,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
93.535663075,S1-C2,Frontend_Bound.Frontend_Latency,19.62,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S1-C2,Frontend_Bound.Frontend_Bandwidth,38.75,% Slots,,,0.00,5.23,<==
93.535663075,S1-C2,Backend_Bound.Memory_Bound,15.38,% Slots,,,0.00,5.23,
93.535663075,S1-C2,Backend_Bound.Core_Bound,17.47,% Slots,,,0.00,5.23,
93.535663075,S1-C2,Retiring.Microcode_Sequencer,14.22,% Slots,,idq.ms_uops,0.00,5.22,
93.535663075,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.23,
93.535663075,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
93.535663075,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.67,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
93.535663075,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
93.535663075,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C3,Frontend_Bound,31.86,% Slots,,,0.00,5.23,
93.535663075,S1-C3,Backend_Bound,23.45,% Slots,,,0.00,5.23,
93.535663075,S1-C3,Frontend_Bound.Frontend_Latency,22.52,% Slots,,rs_events.empty_end,0.00,5.23,<==
93.535663075,S1-C3,Backend_Bound.Memory_Bound,15.33,% Slots,,,0.00,5.23,
93.535663075,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.23,
93.535663075,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
93.535663075,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C4,Frontend_Bound,34.54,% Slots,,,0.00,5.23,
93.535663075,S1-C4,Backend_Bound,41.63,% Slots,,,0.00,5.23,
93.535663075,S1-C4,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
93.535663075,S1-C4,Frontend_Bound.Frontend_Latency,34.09,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S1-C4,Backend_Bound.Memory_Bound,28.19,% Slots,,,0.00,5.23,
93.535663075,S1-C4,Backend_Bound.Core_Bound,13.44,% Slots,,,0.00,5.23,
93.535663075,S1-C4,Retiring.Microcode_Sequencer,15.30,% Slots,,idq.ms_uops,0.00,5.22,
93.535663075,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.23,
93.535663075,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
93.535663075,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.93,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
93.535663075,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
93.535663075,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C5,Frontend_Bound,39.13,% Slots,,,0.00,5.23,
93.535663075,S1-C5,Backend_Bound,37.71,% Slots,,,0.00,5.23,
93.535663075,S1-C5,Retiring,17.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
93.535663075,S1-C5,Frontend_Bound.Frontend_Latency,25.69,% Slots,,rs_events.empty_end,0.00,5.23,<==
93.535663075,S1-C5,Backend_Bound.Memory_Bound,24.54,% Slots,,,0.00,5.23,
93.535663075,S1-C5,Backend_Bound.Core_Bound,13.17,% Slots,,,0.00,5.23,
93.535663075,S1-C5,Retiring.Microcode_Sequencer,13.72,% Slots,,idq.ms_uops,0.00,5.22,
93.535663075,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.23,
93.535663075,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
93.535663075,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
93.535663075,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
93.535663075,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.10,% Clocks,,,0.00,5.23,
93.535663075,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C6,Backend_Bound,73.15,% Slots,,,0.00,5.23,
93.535663075,S1-C6,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
93.535663075,S1-C6,Backend_Bound.Memory_Bound,58.69,% Slots,,,0.00,5.23,<==
93.535663075,S1-C6,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.23,
93.535663075,S1-C6,Retiring.Microcode_Sequencer,13.06,% Slots,,idq.ms_uops,0.00,5.22,
93.535663075,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.24,
93.535663075,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
93.535663075,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
93.535663075,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C7,Frontend_Bound,33.72,% Slots,,,0.00,5.23,
93.535663075,S1-C7,Backend_Bound,44.03,% Slots,,,0.00,5.23,
93.535663075,S1-C7,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
93.535663075,S1-C7,Frontend_Bound.Frontend_Latency,40.38,% Slots,,rs_events.empty_end,0.00,5.23,
93.535663075,S1-C7,Backend_Bound.Memory_Bound,34.89,% Slots,,,0.00,5.23,
93.535663075,S1-C7,Retiring.Microcode_Sequencer,13.12,% Slots,,idq.ms_uops,0.00,5.22,
93.535663075,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.23,
93.535663075,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
93.535663075,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.99,% Clocks,,idq.ms_switches,0.00,5.23,
93.535663075,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
93.535663075,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
93.535663075,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
93.535663075,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
93.535663075,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
93.535663075,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
93.535663075,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
93.535663075,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
93.535663075,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
93.535663075,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
93.535663075,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
93.535663075,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
93.535663075,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
94.897759616,S0-C0,Frontend_Bound,35.69,% Slots,,,0.00,5.29,
94.897759616,S0-C0,Bad_Speculation,10.06,% Slots,,,0.00,5.29,
94.897759616,S0-C0,Backend_Bound,15.48,% Slots,,,0.00,5.29,
94.897759616,S0-C0,Frontend_Bound.Frontend_Latency,18.53,% Slots,,rs_events.empty_end,0.00,5.16,<==
94.897759616,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.29,
94.897759616,S0-C0,Bad_Speculation.Branch_Mispredicts,9.71,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.29,
94.897759616,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
94.897759616,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.79,% Core_Clocks,,,0.00,5.28,
94.897759616,S0-C0-T0,MUX,4.99,%,,,0.00,100.0,
94.897759616,S0-C1,Frontend_Bound,37.95,% Slots,,,0.00,5.3,
94.897759616,S0-C1,Bad_Speculation,14.72,% Slots,,,0.00,5.3,
94.897759616,S0-C1,Backend_Bound,22.28,% Slots,,,0.00,5.3,
94.897759616,S0-C1,Frontend_Bound.Frontend_Latency,15.72,% Slots,,rs_events.empty_end,0.00,5.17,
94.897759616,S0-C1,Bad_Speculation.Branch_Mispredicts,14.51,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S0-C1,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.15,
94.897759616,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.22,% Clocks,,,0.00,5.3,
94.897759616,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
94.897759616,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.24,% Clocks,,,0.00,5.0,
94.897759616,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C2,Frontend_Bound,23.77,% Slots,,,0.00,5.29,
94.897759616,S0-C2,Bad_Speculation,12.96,% Slots,,,0.00,5.29,
94.897759616,S0-C2,Backend_Bound,41.19,% Slots,,,0.00,5.29,<==
94.897759616,S0-C2,Frontend_Bound.Frontend_Latency,33.63,% Slots,,rs_events.empty_end,0.00,5.17,
94.897759616,S0-C2,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S0-C2,Backend_Bound.Memory_Bound,22.36,% Slots,,,0.00,5.15,
94.897759616,S0-C2,Backend_Bound.Core_Bound,18.83,% Slots,,,0.00,5.15,
94.897759616,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.55,% Clocks,,,0.00,5.29,
94.897759616,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
94.897759616,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
94.897759616,S0-C2-T0,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C3,Frontend_Bound,38.74,% Slots,,,0.00,5.29,
94.897759616,S0-C3,Bad_Speculation,12.43,% Slots,,,0.00,5.29,
94.897759616,S0-C3,Backend_Bound,27.42,% Slots,,,0.00,5.29,
94.897759616,S0-C3,Frontend_Bound.Frontend_Latency,32.84,% Slots,,rs_events.empty_end,0.00,5.17,
94.897759616,S0-C3,Bad_Speculation.Branch_Mispredicts,12.20,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S0-C3,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.15,
94.897759616,S0-C3,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.15,
94.897759616,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.29,
94.897759616,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
94.897759616,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
94.897759616,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
94.897759616,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.93,% Clocks,,,0.00,5.0,
94.897759616,S0-C3-T0,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C4,Frontend_Bound,55.62,% Slots,,,0.00,5.29,<==
94.897759616,S0-C4,Bad_Speculation,15.51,% Slots,,,0.00,5.29,
94.897759616,S0-C4,Bad_Speculation.Branch_Mispredicts,15.27,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S0-C4-T0,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C5,Frontend_Bound,27.27,% Slots,,,0.00,5.29,
94.897759616,S0-C5,Bad_Speculation,13.55,% Slots,,,0.00,5.29,
94.897759616,S0-C5,Backend_Bound,24.27,% Slots,,,0.00,5.29,
94.897759616,S0-C5,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
94.897759616,S0-C5,Frontend_Bound.Frontend_Latency,23.92,% Slots,,rs_events.empty_end,0.00,5.28,
94.897759616,S0-C5,Bad_Speculation.Branch_Mispredicts,13.36,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S0-C5,Backend_Bound.Core_Bound,80.71,% Slots,,,0.00,5.28,
94.897759616,S0-C5,Retiring.Microcode_Sequencer,4.47,% Slots,,idq.ms_uops,0.00,5.29,
94.897759616,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.29,
94.897759616,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
94.897759616,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.12,% Clocks,,idq.ms_switches,0.00,5.29,
94.897759616,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.49,% Clocks,,,0.00,5.0,
94.897759616,S0-C5-T0,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C6,Frontend_Bound,35.74,% Slots,,,0.00,5.29,
94.897759616,S0-C6,Bad_Speculation,13.33,% Slots,,,0.00,5.29,
94.897759616,S0-C6,Backend_Bound,32.67,% Slots,,,0.00,5.29,
94.897759616,S0-C6,Frontend_Bound.Frontend_Latency,25.96,% Slots,,rs_events.empty_end,0.00,5.29,
94.897759616,S0-C6,Bad_Speculation.Branch_Mispredicts,13.15,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S0-C6,Backend_Bound.Memory_Bound,59.95,% Slots,,,0.00,5.28,
94.897759616,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.40,% Clocks,,,0.00,5.29,
94.897759616,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
94.897759616,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
94.897759616,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
94.897759616,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C7,Frontend_Bound,37.88,% Slots,,,0.00,5.29,
94.897759616,S0-C7,Bad_Speculation,13.05,% Slots,,,0.00,5.29,
94.897759616,S0-C7,Backend_Bound,21.94,% Slots,,,0.00,5.29,
94.897759616,S0-C7,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.28,
94.897759616,S0-C7,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S0-C7,Backend_Bound.Memory_Bound,14.11,% Slots,,,0.00,5.28,
94.897759616,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.29,
94.897759616,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
94.897759616,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
94.897759616,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
94.897759616,S1-C0,Frontend_Bound,38.32,% Slots,,,0.00,5.29,
94.897759616,S1-C0,Bad_Speculation,13.44,% Slots,,,0.00,5.29,
94.897759616,S1-C0,Backend_Bound,21.71,% Slots,,,0.00,5.29,
94.897759616,S1-C0,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
94.897759616,S1-C0,Frontend_Bound.Frontend_Latency,28.53,% Slots,,rs_events.empty_end,0.00,5.28,<==
94.897759616,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.88,% Slots,,,0.00,5.06,
94.897759616,S1-C0,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S1-C0,Backend_Bound.Memory_Bound,22.81,% Slots,,,0.00,5.28,
94.897759616,S1-C0,Retiring.Microcode_Sequencer,9.10,% Slots,,idq.ms_uops,0.00,5.3,
94.897759616,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.29,
94.897759616,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.25,% Clocks,,idq.ms_switches,0.00,5.29,
94.897759616,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.36,% Core_Clocks,,,0.00,5.29,
94.897759616,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.27,% Core_Clocks,,,0.00,10.27,
94.897759616,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
94.897759616,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
94.897759616,S1-C0-T0,MUX,4.99,%,,,0.00,100.0,
94.897759616,S1-C1,Bad_Speculation,21.26,% Slots,,,0.00,5.29,
94.897759616,S1-C1,Bad_Speculation.Branch_Mispredicts,20.60,% Slots,,br_misp_retired.all_branches,0.00,5.29,<==
94.897759616,S1-C1,Backend_Bound,19.57,% Slots,,,0.00,5.29,
94.897759616,S1-C1,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
94.897759616,S1-C1,Backend_Bound.Memory_Bound,11.24,% Slots,,,0.00,5.28,
94.897759616,S1-C1,Retiring.Microcode_Sequencer,11.88,% Slots,,idq.ms_uops,0.00,5.29,
94.897759616,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.29,
94.897759616,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
94.897759616,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
94.897759616,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
94.897759616,S1-C2,Frontend_Bound,35.19,% Slots,,,0.00,5.29,
94.897759616,S1-C2,Backend_Bound,23.92,% Slots,,,0.00,5.29,
94.897759616,S1-C2,Frontend_Bound.Frontend_Latency,27.38,% Slots,,rs_events.empty_end,0.00,5.29,
94.897759616,S1-C2,Backend_Bound.Memory_Bound,22.08,% Slots,,,0.00,5.29,
94.897759616,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.52,% Clocks,,,0.00,5.29,
94.897759616,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
94.897759616,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
94.897759616,S1-C2-T0,MUX,4.99,%,,,0.00,100.0,
94.897759616,S1-C3,Bad_Speculation,16.97,% Slots,,,0.00,5.29,
94.897759616,S1-C3,Bad_Speculation.Branch_Mispredicts,16.85,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S1-C3,Backend_Bound,43.81,% Slots,,,0.00,5.29,
94.897759616,S1-C3,Backend_Bound.Core_Bound,62.31,% Slots,,,0.00,5.29,
94.897759616,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.01,% Clocks,,,0.00,4.99,<==
94.897759616,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
94.897759616,S1-C4,Bad_Speculation,19.54,% Slots,,,0.00,5.3,
94.897759616,S1-C4,Bad_Speculation.Branch_Mispredicts,19.28,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S1-C4,Backend_Bound,31.57,% Slots,,,0.00,5.3,
94.897759616,S1-C4,Backend_Bound.Memory_Bound,37.47,% Slots,,,0.00,5.18,<==
94.897759616,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
94.897759616,S1-C5,Frontend_Bound,27.57,% Slots,,,0.00,5.29,
94.897759616,S1-C5,Backend_Bound,50.90,% Slots,,,0.00,5.29,<==
94.897759616,S1-C5,Retiring,16.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
94.897759616,S1-C5,Frontend_Bound.Frontend_Latency,20.66,% Slots,,rs_events.empty_end,0.00,5.16,
94.897759616,S1-C5,Retiring.Microcode_Sequencer,12.13,% Slots,,idq.ms_uops,0.00,5.3,
94.897759616,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.29,
94.897759616,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
94.897759616,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.43,% Clocks,,idq.ms_switches,0.00,5.29,
94.897759616,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
94.897759616,S1-C6,Frontend_Bound,46.58,% Slots,,,0.00,5.29,
94.897759616,S1-C6,Bad_Speculation,19.76,% Slots,,,0.00,5.29,
94.897759616,S1-C6,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.16,
94.897759616,S1-C6,Frontend_Bound.Frontend_Bandwidth,27.21,% Slots,,,0.00,5.29,
94.897759616,S1-C6,Bad_Speculation.Branch_Mispredicts,19.27,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.28,
94.897759616,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
94.897759616,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.39,% Core_Clocks,,,0.00,5.29,<==
94.897759616,S1-C6-T0,MUX,5.00,%,,,0.00,100.0,
94.897759616,S1-C7,Frontend_Bound,34.39,% Slots,,,0.00,5.29,
94.897759616,S1-C7,Bad_Speculation,11.22,% Slots,,,0.00,5.29,
94.897759616,S1-C7,Backend_Bound,28.26,% Slots,,,0.00,5.29,
94.897759616,S1-C7,Frontend_Bound.Frontend_Latency,23.95,% Slots,,rs_events.empty_end,0.00,5.17,
94.897759616,S1-C7,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.29,
94.897759616,S1-C7,Backend_Bound.Memory_Bound,14.04,% Slots,,,0.00,5.15,
94.897759616,S1-C7,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,5.15,
94.897759616,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.29,
94.897759616,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
94.897759616,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
94.897759616,S1-C7-T0,MUX,4.99,%,,,0.00,100.0,
94.897759616,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C2-T1,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C3-T1,MUX,4.99,%,,,0.00,100.0,
94.897759616,S0-C4-T1,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C5-T1,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
94.897759616,S0-C7-T1,MUX,5.00,%,,,0.00,100.0,
94.897759616,S1-C0-T1,MUX,4.99,%,,,0.00,100.0,
94.897759616,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
94.897759616,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
94.897759616,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
94.897759616,S1-C4-T1,MUX,4.99,%,,,0.00,100.0,
94.897759616,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
94.897759616,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
94.897759616,S1-C7-T1,MUX,4.99,%,,,0.00,100.0,
96.4353327,S0-C0,Frontend_Bound,34.78,% Slots,,,0.00,5.46,
96.4353327,S0-C0,Bad_Speculation,13.25,% Slots,,,0.00,5.46,
96.4353327,S0-C0,Backend_Bound,12.93,% Slots,,,0.00,5.46,
96.4353327,S0-C0,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.2,<==
96.4353327,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.2,
96.4353327,S0-C0,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.4353327,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.21,
96.4353327,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
96.4353327,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.45,% Core_Clocks,,,0.00,5.21,
96.4353327,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C1,Frontend_Bound,30.24,% Slots,,,0.00,5.46,
96.4353327,S0-C1,Bad_Speculation,20.29,% Slots,,,0.00,5.46,
96.4353327,S0-C1,Backend_Bound,20.36,% Slots,,,0.00,5.46,
96.4353327,S0-C1,Frontend_Bound.Frontend_Bandwidth,44.15,% Slots,,,0.00,5.2,<==
96.4353327,S0-C1,Bad_Speculation.Branch_Mispredicts,20.03,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.4353327,S0-C1,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.2,
96.4353327,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.47,% Core_Clocks,,,0.00,5.21,
96.4353327,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.16,% Core_Clocks,,,0.00,5.21,
96.4353327,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
96.4353327,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C2,Frontend_Bound,23.89,% Slots,,,0.00,5.2,
96.4353327,S0-C2,Bad_Speculation,21.90,% Slots,,,0.00,5.2,
96.4353327,S0-C2,Backend_Bound,13.90,% Slots,,,0.00,5.2,
96.4353327,S0-C2,Retiring,30.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
96.4353327,S0-C2,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.2,
96.4353327,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.2,
96.4353327,S0-C2,Bad_Speculation.Branch_Mispredicts,21.58,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.4353327,S0-C2,Retiring.Microcode_Sequencer,1.08,% Slots,,idq.ms_uops,0.00,5.2,<==
96.4353327,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.64,% Clocks,,,0.00,5.21,
96.4353327,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
96.4353327,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.21,
96.4353327,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.09,% Core_Clocks,,,0.00,5.21,
96.4353327,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
96.4353327,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
96.4353327,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C3,Frontend_Bound,25.46,% Slots,,,0.00,5.2,
96.4353327,S0-C3,Bad_Speculation,11.24,% Slots,,,0.00,5.2,
96.4353327,S0-C3,Backend_Bound,41.68,% Slots,,,0.00,5.2,
96.4353327,S0-C3,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.2,
96.4353327,S0-C3,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.4353327,S0-C3,Backend_Bound.Memory_Bound,31.27,% Slots,,,0.00,5.2,
96.4353327,S0-C3,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.2,
96.4353327,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.21,
96.4353327,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
96.4353327,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,<==
96.4353327,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C4,Frontend_Bound,22.74,% Slots,,,0.00,5.19,
96.4353327,S0-C4,Bad_Speculation,19.05,% Slots,,,0.00,5.19,
96.4353327,S0-C4,Backend_Bound,27.76,% Slots,,,0.00,5.19,
96.4353327,S0-C4,Bad_Speculation.Branch_Mispredicts,18.80,% Slots,,br_misp_retired.all_branches,0.00,5.19,
96.4353327,S0-C4,Backend_Bound.Core_Bound,88.73,% Slots,,,0.00,5.19,<==
96.4353327,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C5,Bad_Speculation,21.05,% Slots,,,0.00,5.2,
96.4353327,S0-C5,Bad_Speculation.Branch_Mispredicts,20.83,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
96.4353327,S0-C5,Backend_Bound,17.93,% Slots,,,0.00,5.2,
96.4353327,S0-C5,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.2,
96.4353327,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C6,Frontend_Bound,27.40,% Slots,,,0.00,5.2,
96.4353327,S0-C6,Bad_Speculation,24.90,% Slots,,,0.00,5.2,
96.4353327,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.43,% Slots,,,0.00,5.2,
96.4353327,S0-C6,Bad_Speculation.Branch_Mispredicts,24.59,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.4353327,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.79,% Core_Clocks,,,0.00,5.21,
96.4353327,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.70,% Core_Clocks,,,0.00,10.66,<==
96.4353327,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C7,Frontend_Bound,37.49,% Slots,,,0.00,5.2,<==
96.4353327,S0-C7,Bad_Speculation,16.31,% Slots,,,0.00,5.2,
96.4353327,S0-C7,Backend_Bound,11.44,% Slots,,,0.00,5.2,
96.4353327,S0-C7,Frontend_Bound.Frontend_Latency,19.74,% Slots,,rs_events.empty_end,0.00,5.2,
96.4353327,S0-C7,Frontend_Bound.Frontend_Bandwidth,22.72,% Slots,,,0.00,5.2,
96.4353327,S0-C7,Bad_Speculation.Branch_Mispredicts,16.17,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.4353327,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,0.00,5.21,
96.4353327,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
96.4353327,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.81,% Core_Clocks,,,0.00,5.21,
96.4353327,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.77,% Core_Clocks,,,0.00,10.66,
96.4353327,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C0,Backend_Bound,68.05,% Slots,,,0.00,5.2,<==
96.4353327,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C1,Frontend_Bound,20.10,% Slots,,,0.00,5.2,
96.4353327,S1-C1,Backend_Bound,41.58,% Slots,,,0.00,5.2,
96.4353327,S1-C1,Frontend_Bound.Frontend_Latency,17.64,% Slots,,rs_events.empty_end,0.00,5.2,
96.4353327,S1-C1,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.2,
96.4353327,S1-C1,Backend_Bound.Core_Bound,27.24,% Slots,,,0.00,5.2,<==
96.4353327,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
96.4353327,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
96.4353327,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
96.4353327,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C2,Frontend_Bound,39.12,% Slots,,,0.00,5.2,
96.4353327,S1-C2,Bad_Speculation,10.87,% Slots,,,0.00,5.2,
96.4353327,S1-C2,Backend_Bound,10.92,% Slots,,,0.00,5.2,
96.4353327,S1-C2,Frontend_Bound.Frontend_Latency,16.75,% Slots,,rs_events.empty_end,0.00,5.2,
96.4353327,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.99,% Slots,,,0.00,5.2,
96.4353327,S1-C2,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.4353327,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.02,% Clocks,,,0.00,5.21,
96.4353327,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
96.4353327,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.04,% Core_Clocks,,,0.00,5.21,<==
96.4353327,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C3,Frontend_Bound,23.80,% Slots,,,0.00,5.19,
96.4353327,S1-C3,Bad_Speculation,10.53,% Slots,,,0.00,5.19,
96.4353327,S1-C3,Backend_Bound,40.87,% Slots,,,0.00,5.19,
96.4353327,S1-C3,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.19,
96.4353327,S1-C3,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.19,
96.4353327,S1-C3,Backend_Bound.Core_Bound,65.39,% Slots,,,0.00,5.19,
96.4353327,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.10,% Clocks,,,0.00,5.2,
96.4353327,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
96.4353327,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.36,% Clocks,,,0.00,5.33,<==
96.4353327,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C4,Bad_Speculation,17.44,% Slots,,,0.00,5.2,
96.4353327,S1-C4,Bad_Speculation.Branch_Mispredicts,17.15,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.4353327,S1-C4,Backend_Bound,25.58,% Slots,,,0.00,5.2,
96.4353327,S1-C4,Backend_Bound.Core_Bound,31.89,% Slots,,,0.00,5.2,
96.4353327,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.59,% Clocks,,,0.00,5.34,<==
96.4353327,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C5,Bad_Speculation,10.15,% Slots,,,0.00,5.2,
96.4353327,S1-C5,Bad_Speculation.Branch_Mispredicts,10.04,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.4353327,S1-C5,Backend_Bound,58.57,% Slots,,,0.00,5.2,
96.4353327,S1-C5,Backend_Bound.Memory_Bound,53.34,% Slots,,,0.00,5.2,
96.4353327,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
96.4353327,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C6,Backend_Bound,67.27,% Slots,,,0.00,5.2,
96.4353327,S1-C6,Retiring,18.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
96.4353327,S1-C6,Backend_Bound.Memory_Bound,47.48,% Slots,,,0.00,5.2,
96.4353327,S1-C6,Backend_Bound.Core_Bound,19.79,% Slots,,,0.00,5.2,
96.4353327,S1-C6,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.2,
96.4353327,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.40,% Clocks,,idq.ms_switches,0.00,5.21,
96.4353327,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
96.4353327,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.68,% Clocks,,,0.00,5.34,
96.4353327,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C7,Frontend_Bound,34.43,% Slots,,,0.00,5.2,
96.4353327,S1-C7,Backend_Bound,30.13,% Slots,,,0.00,5.2,
96.4353327,S1-C7,Frontend_Bound.Frontend_Latency,36.25,% Slots,,rs_events.empty_end,0.00,5.2,
96.4353327,S1-C7,Backend_Bound.Memory_Bound,56.85,% Slots,,,0.00,5.2,
96.4353327,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.34,% Clocks,,,0.00,5.21,
96.4353327,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
96.4353327,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
96.4353327,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
96.4353327,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
96.4353327,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
96.4353327,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
96.4353327,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
97.919951157,S0-C0,Frontend_Bound,36.93,% Slots,,,0.00,5.11,
97.919951157,S0-C0,Bad_Speculation,10.31,% Slots,,,0.00,5.11,
97.919951157,S0-C0,Backend_Bound,15.83,% Slots,,,0.00,5.11,
97.919951157,S0-C0,Frontend_Bound.Frontend_Latency,25.57,% Slots,,rs_events.empty_end,0.00,5.11,<==
97.919951157,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.15,% Slots,,,0.00,5.11,
97.919951157,S0-C0,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,0.00,5.38,
97.919951157,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
97.919951157,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.15,% Core_Clocks,,,0.00,5.38,
97.919951157,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.30,% Core_Clocks,,,0.00,5.11,
97.919951157,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S0-C1,Frontend_Bound,31.58,% Slots,,,0.00,5.11,
97.919951157,S0-C1,Bad_Speculation,13.07,% Slots,,,0.00,5.11,
97.919951157,S0-C1,Backend_Bound,25.80,% Slots,,,0.00,5.11,
97.919951157,S0-C1,Retiring,10.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
97.919951157,S0-C1,Frontend_Bound.Frontend_Latency,36.75,% Slots,,rs_events.empty_end,0.00,5.11,
97.919951157,S0-C1,Bad_Speculation.Branch_Mispredicts,12.42,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S0-C1,Backend_Bound.Memory_Bound,17.53,% Slots,,,0.00,5.11,
97.919951157,S0-C1,Retiring.Microcode_Sequencer,4.72,% Slots,,idq.ms_uops,0.00,5.37,
97.919951157,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.38,
97.919951157,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,<==
97.919951157,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.27,% Clocks,,idq.ms_switches,0.00,5.38,
97.919951157,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
97.919951157,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
97.919951157,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S0-C2,Frontend_Bound,36.63,% Slots,,,0.00,5.11,
97.919951157,S0-C2,Bad_Speculation,25.45,% Slots,,,0.00,5.11,
97.919951157,S0-C2,Frontend_Bound.Frontend_Latency,24.86,% Slots,,rs_events.empty_end,0.00,5.11,
97.919951157,S0-C2,Bad_Speculation.Branch_Mispredicts,24.89,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.23,% Clocks,,,0.00,5.37,
97.919951157,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,<==
97.919951157,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S0-C3,Frontend_Bound,30.67,% Slots,,,0.00,5.11,
97.919951157,S0-C3,Bad_Speculation,21.34,% Slots,,,0.00,5.11,
97.919951157,S0-C3,Frontend_Bound.Frontend_Latency,26.05,% Slots,,rs_events.empty_end,0.00,5.11,
97.919951157,S0-C3,Bad_Speculation.Branch_Mispredicts,21.09,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,<==
97.919951157,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S0-C4,Frontend_Bound,35.06,% Slots,,,0.00,5.11,
97.919951157,S0-C4,Bad_Speculation,16.26,% Slots,,,0.00,5.11,
97.919951157,S0-C4,Backend_Bound,18.42,% Slots,,,0.00,5.11,
97.919951157,S0-C4,Frontend_Bound.Frontend_Latency,21.17,% Slots,,rs_events.empty_end,0.00,5.11,
97.919951157,S0-C4,Bad_Speculation.Branch_Mispredicts,15.98,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.62,% Clocks,,,0.00,5.38,
97.919951157,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
97.919951157,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
97.919951157,S0-C5,Frontend_Bound,23.77,% Slots,,,0.00,5.11,
97.919951157,S0-C5,Bad_Speculation,16.96,% Slots,,,0.00,5.11,
97.919951157,S0-C5,Backend_Bound,25.06,% Slots,,,0.00,5.11,
97.919951157,S0-C5,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,0.00,5.11,
97.919951157,S0-C5,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S0-C5,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.11,
97.919951157,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
97.919951157,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.30,% Clocks,,,0.00,5.11,<==
97.919951157,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
97.919951157,S0-C6,Frontend_Bound,24.77,% Slots,,,0.00,5.1,
97.919951157,S0-C6,Bad_Speculation,18.38,% Slots,,,0.00,5.1,
97.919951157,S0-C6,Backend_Bound,18.47,% Slots,,,0.00,5.1,
97.919951157,S0-C6,Frontend_Bound.Frontend_Latency,15.39,% Slots,,rs_events.empty_end,0.00,5.1,
97.919951157,S0-C6,Bad_Speculation.Branch_Mispredicts,18.00,% Slots,,br_misp_retired.all_branches,0.00,5.1,
97.919951157,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
97.919951157,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S0-C7,Frontend_Bound,43.56,% Slots,,,0.00,5.11,
97.919951157,S0-C7,Bad_Speculation,17.86,% Slots,,,0.00,5.11,
97.919951157,S0-C7,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.11,
97.919951157,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.09,% Slots,,,0.00,5.1,
97.919951157,S0-C7,Bad_Speculation.Branch_Mispredicts,17.59,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.38,
97.919951157,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
97.919951157,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.64,% Core_Clocks,,,0.00,5.11,
97.919951157,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
97.919951157,S1-C0,Frontend_Bound,40.17,% Slots,,,0.00,5.11,
97.919951157,S1-C0,Bad_Speculation,15.44,% Slots,,,0.00,5.11,
97.919951157,S1-C0,Backend_Bound,19.73,% Slots,,,0.00,5.11,
97.919951157,S1-C0,Retiring,26.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
97.919951157,S1-C0,Frontend_Bound.Frontend_Latency,31.91,% Slots,,rs_events.empty_end,0.00,5.11,
97.919951157,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.61,% Slots,,,0.00,5.11,
97.919951157,S1-C0,Bad_Speculation.Branch_Mispredicts,15.28,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S1-C0,Backend_Bound.Memory_Bound,16.75,% Slots,,,0.00,5.11,
97.919951157,S1-C0,Retiring.Microcode_Sequencer,2.34,% Slots,,idq.ms_uops,0.00,5.38,
97.919951157,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.38,
97.919951157,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
97.919951157,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.34,% Clocks,,idq.ms_switches,0.00,5.38,
97.919951157,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.54,% Core_Clocks,,,0.00,5.11,
97.919951157,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.72,% Core_Clocks,,,0.00,10.23,
97.919951157,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
97.919951157,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
97.919951157,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S1-C1,Frontend_Bound,25.42,% Slots,,,0.00,5.11,
97.919951157,S1-C1,Bad_Speculation,13.89,% Slots,,,0.00,5.11,
97.919951157,S1-C1,Backend_Bound,36.90,% Slots,,,0.00,5.11,
97.919951157,S1-C1,Retiring,31.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
97.919951157,S1-C1,Frontend_Bound.Frontend_Latency,23.48,% Slots,,rs_events.empty_end,0.00,5.1,
97.919951157,S1-C1,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S1-C1,Backend_Bound.Core_Bound,74.02,% Slots,,,0.00,5.1,<==
97.919951157,S1-C1,Retiring.Microcode_Sequencer,2.35,% Slots,,idq.ms_uops,0.00,5.38,
97.919951157,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
97.919951157,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.39,
97.919951157,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
97.919951157,S1-C2,Frontend_Bound,35.93,% Slots,,,0.00,5.11,
97.919951157,S1-C2,Bad_Speculation,12.41,% Slots,,,0.00,5.11,
97.919951157,S1-C2,Backend_Bound,20.67,% Slots,,,0.00,5.11,
97.919951157,S1-C2,Retiring,23.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
97.919951157,S1-C2,Frontend_Bound.Frontend_Latency,22.34,% Slots,,rs_events.empty_end,0.00,5.1,<==
97.919951157,S1-C2,Bad_Speculation.Branch_Mispredicts,12.18,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S1-C2,Backend_Bound.Memory_Bound,21.71,% Slots,,,0.00,5.1,
97.919951157,S1-C2,Retiring.Microcode_Sequencer,3.52,% Slots,,idq.ms_uops,0.00,5.39,
97.919951157,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
97.919951157,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.38,
97.919951157,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
97.919951157,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
97.919951157,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
97.919951157,S1-C3,Frontend_Bound,51.55,% Slots,,,0.00,5.11,<==
97.919951157,S1-C3,Bad_Speculation,20.36,% Slots,,,0.00,5.11,
97.919951157,S1-C3,Retiring,33.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
97.919951157,S1-C3,Frontend_Bound.Frontend_Latency,22.68,% Slots,,rs_events.empty_end,0.00,5.11,
97.919951157,S1-C3,Frontend_Bound.Frontend_Bandwidth,25.45,% Slots,,,0.00,5.11,
97.919951157,S1-C3,Bad_Speculation.Branch_Mispredicts,20.12,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S1-C3,Retiring.Microcode_Sequencer,1.64,% Slots,,idq.ms_uops,0.00,5.39,
97.919951157,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
97.919951157,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.42,% Clocks,,idq.ms_switches,0.00,5.38,
97.919951157,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.04,% Core_Clocks,,,0.00,5.11,
97.919951157,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S1-C4,Frontend_Bound,24.62,% Slots,,,0.00,5.11,
97.919951157,S1-C4,Bad_Speculation,10.94,% Slots,,,0.00,5.11,
97.919951157,S1-C4,Backend_Bound,51.72,% Slots,,,0.00,5.11,
97.919951157,S1-C4,Retiring,31.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
97.919951157,S1-C4,Frontend_Bound.Frontend_Latency,44.39,% Slots,,rs_events.empty_end,0.00,5.11,
97.919951157,S1-C4,Bad_Speculation.Branch_Mispredicts,10.79,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S1-C4,Backend_Bound.Memory_Bound,34.23,% Slots,,,0.00,5.11,
97.919951157,S1-C4,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.11,
97.919951157,S1-C4,Retiring.Microcode_Sequencer,3.38,% Slots,,idq.ms_uops,0.00,5.38,
97.919951157,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
97.919951157,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.38,% Clocks,,idq.ms_switches,0.00,5.38,
97.919951157,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
97.919951157,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
97.919951157,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S1-C5,Frontend_Bound,29.98,% Slots,,,0.00,5.11,
97.919951157,S1-C5,Bad_Speculation,14.82,% Slots,,,0.00,5.11,
97.919951157,S1-C5,Backend_Bound,16.20,% Slots,,,0.00,5.11,
97.919951157,S1-C5,Frontend_Bound.Frontend_Latency,29.13,% Slots,,rs_events.empty_end,0.00,5.1,
97.919951157,S1-C5,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S1-C5,Backend_Bound.Memory_Bound,103.51,% Slots,,,0.00,5.1,
97.919951157,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.74,% Clocks,,,0.00,5.38,
97.919951157,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
97.919951157,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
97.919951157,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
97.919951157,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S1-C6,Frontend_Bound,21.09,% Slots,,,0.00,5.11,
97.919951157,S1-C6,Bad_Speculation,18.30,% Slots,,,0.00,5.11,
97.919951157,S1-C6,Backend_Bound,36.21,% Slots,,,0.00,5.11,<==
97.919951157,S1-C6,Retiring,25.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
97.919951157,S1-C6,Frontend_Bound.Frontend_Latency,29.85,% Slots,,rs_events.empty_end,0.00,5.11,
97.919951157,S1-C6,Bad_Speculation.Branch_Mispredicts,17.85,% Slots,,br_misp_retired.all_branches,0.00,5.11,
97.919951157,S1-C6,Retiring.Microcode_Sequencer,4.73,% Slots,,idq.ms_uops,0.00,5.38,
97.919951157,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.38,
97.919951157,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
97.919951157,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.38,
97.919951157,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S1-C7,Frontend_Bound,32.09,% Slots,,,0.00,5.1,<==
97.919951157,S1-C7,Bad_Speculation,14.37,% Slots,,,0.00,5.1,
97.919951157,S1-C7,Backend_Bound,27.77,% Slots,,,0.00,5.1,
97.919951157,S1-C7,Retiring,30.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
97.919951157,S1-C7,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.1,
97.919951157,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.1,
97.919951157,S1-C7,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,5.1,
97.919951157,S1-C7,Backend_Bound.Memory_Bound,16.25,% Slots,,,0.00,5.1,
97.919951157,S1-C7,Backend_Bound.Core_Bound,11.53,% Slots,,,0.00,5.1,
97.919951157,S1-C7,Retiring.Microcode_Sequencer,3.24,% Slots,,idq.ms_uops,0.00,5.38,
97.919951157,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
97.919951157,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.87,% Clocks,,idq.ms_switches,0.00,5.38,
97.919951157,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.77,% Core_Clocks,,,0.00,5.11,
97.919951157,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.24,% Core_Clocks,,,0.00,5.11,
97.919951157,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
97.919951157,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
97.919951157,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.52,% Clocks,,,0.00,5.11,
97.919951157,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
97.919951157,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
97.919951157,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
97.919951157,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
97.919951157,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
97.919951157,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
97.919951157,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
97.919951157,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
97.919951157,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
97.919951157,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
97.919951157,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
97.919951157,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
97.919951157,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
97.919951157,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
97.919951157,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
97.919951157,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
97.919951157,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C0,Frontend_Bound,34.61,% Slots,,,0.00,5.38,<==
99.408914484,S0-C0,Bad_Speculation,11.09,% Slots,,,0.00,5.38,
99.408914484,S0-C0,Backend_Bound,13.86,% Slots,,,0.00,5.38,
99.408914484,S0-C0,Frontend_Bound.Frontend_Latency,19.25,% Slots,,rs_events.empty_end,0.00,5.38,
99.408914484,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.78,% Slots,,,0.00,5.37,
99.408914484,S0-C0,Bad_Speculation.Branch_Mispredicts,10.72,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S0-C0,Backend_Bound.Memory_Bound,11.38,% Slots,,,0.00,5.11,
99.408914484,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.1,
99.408914484,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.75,
99.408914484,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.61,% Core_Clocks,,,0.00,5.1,
99.408914484,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C1,Frontend_Bound,33.16,% Slots,,,0.00,5.38,
99.408914484,S0-C1,Bad_Speculation,17.62,% Slots,,,0.00,5.38,
99.408914484,S0-C1,Backend_Bound,22.43,% Slots,,,0.00,5.38,
99.408914484,S0-C1,Retiring,27.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
99.408914484,S0-C1,Frontend_Bound.Frontend_Bandwidth,55.13,% Slots,,,0.00,5.38,
99.408914484,S0-C1,Bad_Speculation.Branch_Mispredicts,16.76,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S0-C1,Backend_Bound.Memory_Bound,83.27,% Slots,,,0.00,5.11,
99.408914484,S0-C1,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.11,
99.408914484,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.22,% Clocks,,idq.ms_switches,0.00,5.11,
99.408914484,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.88,% Core_Clocks,,,0.00,5.1,<==
99.408914484,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
99.408914484,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
99.408914484,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C2,Frontend_Bound,34.90,% Slots,,,0.00,5.38,
99.408914484,S0-C2,Backend_Bound,42.14,% Slots,,,0.00,5.38,
99.408914484,S0-C2,Frontend_Bound.Frontend_Latency,30.21,% Slots,,rs_events.empty_end,0.00,5.38,
99.408914484,S0-C2,Backend_Bound.Memory_Bound,47.72,% Slots,,,0.00,5.11,<==
99.408914484,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.11,
99.408914484,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,
99.408914484,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.11,
99.408914484,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
99.408914484,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C3,Frontend_Bound,61.05,% Slots,,,0.00,5.38,
99.408914484,S0-C3,Bad_Speculation,18.71,% Slots,,,0.00,5.38,
99.408914484,S0-C3,Frontend_Bound.Frontend_Latency,15.03,% Slots,,rs_events.empty_end,0.00,5.38,
99.408914484,S0-C3,Bad_Speculation.Branch_Mispredicts,18.48,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.11,
99.408914484,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,<==
99.408914484,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C4,Frontend_Bound,54.03,% Slots,,,0.00,5.38,
99.408914484,S0-C4,Bad_Speculation,21.20,% Slots,,,0.00,5.38,
99.408914484,S0-C4,Retiring,20.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
99.408914484,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.25,% Slots,,,0.00,5.38,
99.408914484,S0-C4,Bad_Speculation.Branch_Mispredicts,20.93,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S0-C4,Retiring.Microcode_Sequencer,7.74,% Slots,,idq.ms_uops,0.00,5.33,
99.408914484,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.49,% Clocks,,idq.ms_switches,0.00,5.11,
99.408914484,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.13,% Core_Clocks,,,0.00,5.37,<==
99.408914484,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C5,Frontend_Bound,43.41,% Slots,,,0.00,5.38,<==
99.408914484,S0-C5,Bad_Speculation,17.83,% Slots,,,0.00,5.38,
99.408914484,S0-C5,Backend_Bound,13.11,% Slots,,,0.00,5.38,
99.408914484,S0-C5,Frontend_Bound.Frontend_Latency,18.17,% Slots,,rs_events.empty_end,0.00,5.37,
99.408914484,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.66,% Slots,,,0.00,5.38,
99.408914484,S0-C5,Bad_Speculation.Branch_Mispredicts,17.62,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
99.408914484,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.52,% Core_Clocks,,,0.00,5.37,
99.408914484,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C6,Frontend_Bound,31.12,% Slots,,,0.00,5.38,
99.408914484,S0-C6,Bad_Speculation,11.66,% Slots,,,0.00,5.38,
99.408914484,S0-C6,Backend_Bound,33.22,% Slots,,,0.00,5.38,<==
99.408914484,S0-C6,Frontend_Bound.Frontend_Latency,26.11,% Slots,,rs_events.empty_end,0.00,5.38,
99.408914484,S0-C6,Bad_Speculation.Branch_Mispredicts,11.48,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.11,
99.408914484,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
99.408914484,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C7,Frontend_Bound,33.50,% Slots,,,0.00,5.38,
99.408914484,S0-C7,Bad_Speculation,10.57,% Slots,,,0.00,5.38,
99.408914484,S0-C7,Backend_Bound,42.93,% Slots,,,0.00,5.38,
99.408914484,S0-C7,Frontend_Bound.Frontend_Latency,38.58,% Slots,,rs_events.empty_end,0.00,5.38,
99.408914484,S0-C7,Bad_Speculation.Branch_Mispredicts,9.85,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S0-C7,Backend_Bound.Memory_Bound,12.70,% Slots,,,0.00,5.11,
99.408914484,S0-C7,Backend_Bound.Core_Bound,30.23,% Slots,,,0.00,5.11,
99.408914484,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
99.408914484,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
99.408914484,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.41,% Clocks,,,0.00,5.37,<==
99.408914484,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C0,Frontend_Bound,33.57,% Slots,,,0.00,5.38,
99.408914484,S1-C0,Bad_Speculation,19.21,% Slots,,,0.00,5.38,
99.408914484,S1-C0,Frontend_Bound.Frontend_Bandwidth,25.93,% Slots,,,0.00,5.38,
99.408914484,S1-C0,Bad_Speculation.Branch_Mispredicts,19.02,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.08,% Core_Clocks,,,0.00,5.37,<==
99.408914484,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.01,% Core_Clocks,,,0.00,10.74,
99.408914484,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C1,Frontend_Bound,36.94,% Slots,,,0.00,5.38,<==
99.408914484,S1-C1,Bad_Speculation,16.25,% Slots,,,0.00,5.38,
99.408914484,S1-C1,Frontend_Bound.Frontend_Latency,17.25,% Slots,,rs_events.empty_end,0.00,5.38,
99.408914484,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.40,% Slots,,,0.00,5.37,
99.408914484,S1-C1,Bad_Speculation.Branch_Mispredicts,16.02,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.28,% Clocks,,,0.00,5.1,
99.408914484,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
99.408914484,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.69,% Core_Clocks,,,0.00,5.37,
99.408914484,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.44,% Core_Clocks,,,0.00,10.74,
99.408914484,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C2,Frontend_Bound,32.99,% Slots,,,0.00,5.38,<==
99.408914484,S1-C2,Bad_Speculation,18.44,% Slots,,,0.00,5.38,
99.408914484,S1-C2,Backend_Bound,11.26,% Slots,,,0.00,5.38,
99.408914484,S1-C2,Frontend_Bound.Frontend_Latency,21.36,% Slots,,rs_events.empty_end,0.00,5.38,
99.408914484,S1-C2,Frontend_Bound.Frontend_Bandwidth,20.72,% Slots,,,0.00,5.37,
99.408914484,S1-C2,Bad_Speculation.Branch_Mispredicts,18.18,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.1,
99.408914484,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
99.408914484,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.86,% Core_Clocks,,,0.00,5.37,
99.408914484,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C3,Frontend_Bound,38.17,% Slots,,,0.00,5.37,<==
99.408914484,S1-C3,Bad_Speculation,17.47,% Slots,,,0.00,5.37,
99.408914484,S1-C3,Backend_Bound,15.93,% Slots,,,0.00,5.37,
99.408914484,S1-C3,Frontend_Bound.Frontend_Latency,21.22,% Slots,,rs_events.empty_end,0.00,5.37,
99.408914484,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.92,% Slots,,,0.00,5.37,
99.408914484,S1-C3,Bad_Speculation.Branch_Mispredicts,17.32,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S1-C3,Backend_Bound.Memory_Bound,10.53,% Slots,,,0.00,5.11,
99.408914484,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.1,
99.408914484,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
99.408914484,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.45,% Core_Clocks,,,0.00,5.37,
99.408914484,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
99.408914484,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C4,Frontend_Bound,29.89,% Slots,,,0.00,5.38,
99.408914484,S1-C4,Bad_Speculation,13.73,% Slots,,,0.00,5.38,
99.408914484,S1-C4,Backend_Bound,26.27,% Slots,,,0.00,5.38,
99.408914484,S1-C4,Frontend_Bound.Frontend_Latency,22.63,% Slots,,rs_events.empty_end,0.00,5.38,
99.408914484,S1-C4,Bad_Speculation.Branch_Mispredicts,13.56,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S1-C4,Backend_Bound.Memory_Bound,18.07,% Slots,,,0.00,5.11,
99.408914484,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.11,
99.408914484,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
99.408914484,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
99.408914484,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C5,Frontend_Bound,24.29,% Slots,,,0.00,5.38,
99.408914484,S1-C5,Bad_Speculation,16.16,% Slots,,,0.00,5.38,
99.408914484,S1-C5,Backend_Bound,29.23,% Slots,,,0.00,5.38,
99.408914484,S1-C5,Bad_Speculation.Branch_Mispredicts,15.99,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S1-C5,Backend_Bound.Core_Bound,21.54,% Slots,,,0.00,5.11,
99.408914484,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.58,% Clocks,,,0.00,5.37,<==
99.408914484,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C6,Frontend_Bound,35.39,% Slots,,,0.00,5.38,
99.408914484,S1-C6,Bad_Speculation,22.44,% Slots,,,0.00,5.38,
99.408914484,S1-C6,Backend_Bound,11.82,% Slots,,,0.00,5.38,
99.408914484,S1-C6,Frontend_Bound.Frontend_Latency,24.71,% Slots,,rs_events.empty_end,0.00,5.37,
99.408914484,S1-C6,Bad_Speculation.Branch_Mispredicts,21.96,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.1,
99.408914484,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
99.408914484,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C7,Frontend_Bound,48.11,% Slots,,,0.00,5.38,
99.408914484,S1-C7,Bad_Speculation,19.85,% Slots,,,0.00,5.38,
99.408914484,S1-C7,Frontend_Bound.Frontend_Bandwidth,32.90,% Slots,,,0.00,5.38,
99.408914484,S1-C7,Bad_Speculation.Branch_Mispredicts,19.65,% Slots,,br_misp_retired.all_branches,0.00,5.11,
99.408914484,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.24,% Core_Clocks,,,0.00,5.37,<==
99.408914484,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
99.408914484,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
99.408914484,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
99.408914484,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
99.408914484,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
100.909653271,S0-C0,Frontend_Bound,35.20,% Slots,,,0.00,5.05,
100.909653271,S0-C0,Bad_Speculation,11.67,% Slots,,,0.00,5.05,
100.909653271,S0-C0,Backend_Bound,12.95,% Slots,,,0.00,5.05,
100.909653271,S0-C0,Frontend_Bound.Frontend_Latency,19.77,% Slots,,rs_events.empty_end,0.00,5.05,<==
100.909653271,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.05,
100.909653271,S0-C0,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.31,
100.909653271,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
100.909653271,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.74,% Core_Clocks,,,0.00,5.33,
100.909653271,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C1,Frontend_Bound,24.54,% Slots,,,0.00,5.05,<==
100.909653271,S0-C1,Bad_Speculation,21.63,% Slots,,,0.00,5.05,
100.909653271,S0-C1,Backend_Bound,19.98,% Slots,,,0.00,5.05,
100.909653271,S0-C1,Frontend_Bound.Frontend_Latency,17.80,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.34,% Slots,,,0.00,5.05,
100.909653271,S0-C1,Bad_Speculation.Branch_Mispredicts,21.30,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S0-C1,Backend_Bound.Core_Bound,10.55,% Slots,,,0.00,5.05,
100.909653271,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.32,
100.909653271,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
100.909653271,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.72,% Core_Clocks,,,0.00,5.33,
100.909653271,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.61,% Clocks,,,0.00,5.07,
100.909653271,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C2,Frontend_Bound,27.95,% Slots,,,0.00,5.05,
100.909653271,S0-C2,Backend_Bound,32.58,% Slots,,,0.00,5.05,
100.909653271,S0-C2,Backend_Bound.Memory_Bound,19.55,% Slots,,,0.00,5.05,
100.909653271,S0-C2,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.05,
100.909653271,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
100.909653271,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.99,% Clocks,,,0.00,5.06,
100.909653271,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C3,Frontend_Bound,28.35,% Slots,,,0.00,5.05,
100.909653271,S0-C3,Bad_Speculation,18.41,% Slots,,,0.00,5.05,
100.909653271,S0-C3,Frontend_Bound.Frontend_Bandwidth,23.81,% Slots,,,0.00,5.05,<==
100.909653271,S0-C3,Bad_Speculation.Branch_Mispredicts,18.13,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.66,% Core_Clocks,,,0.00,5.32,
100.909653271,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.46,% Core_Clocks,,,0.00,10.65,
100.909653271,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C4,Frontend_Bound,40.31,% Slots,,,0.00,5.05,
100.909653271,S0-C4,Bad_Speculation,17.59,% Slots,,,0.00,5.05,
100.909653271,S0-C4,Backend_Bound,12.93,% Slots,,,0.00,5.05,
100.909653271,S0-C4,Frontend_Bound.Frontend_Latency,25.66,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.78,% Slots,,,0.00,5.05,
100.909653271,S0-C4,Bad_Speculation.Branch_Mispredicts,17.32,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
100.909653271,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C5,Frontend_Bound,20.68,% Slots,,,0.00,5.05,
100.909653271,S0-C5,Bad_Speculation,19.58,% Slots,,,0.00,5.05,
100.909653271,S0-C5,Backend_Bound,18.50,% Slots,,,0.00,5.05,
100.909653271,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.05,<==
100.909653271,S0-C5,Bad_Speculation.Branch_Mispredicts,19.36,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S0-C5,Backend_Bound.Memory_Bound,14.10,% Slots,,,0.00,5.05,
100.909653271,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.62,% Core_Clocks,,,0.00,5.33,
100.909653271,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.74,% Core_Clocks,,,0.00,10.66,
100.909653271,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
100.909653271,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
100.909653271,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C6,Frontend_Bound,29.65,% Slots,,,0.00,5.05,<==
100.909653271,S0-C6,Bad_Speculation,14.41,% Slots,,,0.00,5.05,
100.909653271,S0-C6,Backend_Bound,28.97,% Slots,,,0.00,5.05,
100.909653271,S0-C6,Frontend_Bound.Frontend_Latency,28.12,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S0-C6,Frontend_Bound.Frontend_Bandwidth,27.34,% Slots,,,0.00,5.05,
100.909653271,S0-C6,Bad_Speculation.Branch_Mispredicts,14.12,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S0-C6,Backend_Bound.Memory_Bound,29.08,% Slots,,,0.00,5.05,
100.909653271,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.31,
100.909653271,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
100.909653271,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C7,Frontend_Bound,32.46,% Slots,,,0.00,5.05,
100.909653271,S0-C7,Bad_Speculation,13.84,% Slots,,,0.00,5.05,
100.909653271,S0-C7,Backend_Bound,23.19,% Slots,,,0.00,5.05,
100.909653271,S0-C7,Frontend_Bound.Frontend_Latency,20.17,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.38,% Slots,,,0.00,5.05,
100.909653271,S0-C7,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S0-C7,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.05,
100.909653271,S0-C7,Backend_Bound.Core_Bound,11.24,% Slots,,,0.00,5.05,
100.909653271,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.32,
100.909653271,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
100.909653271,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.70,% Core_Clocks,,,0.00,5.32,
100.909653271,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.26,% Core_Clocks,,,0.00,10.66,
100.909653271,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
100.909653271,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
100.909653271,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.74,% Clocks,,,0.00,5.06,
100.909653271,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C0,Frontend_Bound,30.67,% Slots,,,0.00,5.05,
100.909653271,S1-C0,Bad_Speculation,14.38,% Slots,,,0.00,5.05,
100.909653271,S1-C0,Backend_Bound,33.27,% Slots,,,0.00,5.05,
100.909653271,S1-C0,Frontend_Bound.Frontend_Latency,22.49,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S1-C0,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S1-C0,Backend_Bound.Memory_Bound,20.61,% Slots,,,0.00,5.05,
100.909653271,S1-C0,Backend_Bound.Core_Bound,12.66,% Slots,,,0.00,5.05,
100.909653271,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
100.909653271,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
100.909653271,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.32,% Clocks,,,0.00,5.06,
100.909653271,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C1,Frontend_Bound,25.82,% Slots,,,0.00,5.05,
100.909653271,S1-C1,Backend_Bound,40.59,% Slots,,,0.00,5.05,
100.909653271,S1-C1,Frontend_Bound.Frontend_Latency,18.38,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S1-C1,Backend_Bound.Memory_Bound,27.71,% Slots,,,0.00,5.05,<==
100.909653271,S1-C1,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.05,
100.909653271,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.32,
100.909653271,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
100.909653271,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
100.909653271,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
100.909653271,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.36,% Clocks,,,0.00,5.06,
100.909653271,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C2,Frontend_Bound,35.81,% Slots,,,0.00,5.05,
100.909653271,S1-C2,Bad_Speculation,11.61,% Slots,,,0.00,5.05,
100.909653271,S1-C2,Backend_Bound,24.01,% Slots,,,0.00,5.05,
100.909653271,S1-C2,Frontend_Bound.Frontend_Latency,19.49,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.00,% Slots,,,0.00,5.05,
100.909653271,S1-C2,Bad_Speculation.Branch_Mispredicts,11.46,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S1-C2,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.05,
100.909653271,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.33,
100.909653271,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
100.909653271,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.20,% Core_Clocks,,,0.00,5.32,
100.909653271,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.48,% Core_Clocks,,,0.00,10.65,
100.909653271,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
100.909653271,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
100.909653271,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C3,Frontend_Bound,30.10,% Slots,,,0.00,5.05,
100.909653271,S1-C3,Bad_Speculation,11.29,% Slots,,,0.00,5.05,
100.909653271,S1-C3,Backend_Bound,28.25,% Slots,,,0.00,5.05,
100.909653271,S1-C3,Frontend_Bound.Frontend_Latency,20.62,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.05,
100.909653271,S1-C3,Bad_Speculation.Branch_Mispredicts,11.14,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S1-C3,Backend_Bound.Memory_Bound,15.40,% Slots,,,0.00,5.05,
100.909653271,S1-C3,Backend_Bound.Core_Bound,12.85,% Slots,,,0.00,5.05,
100.909653271,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.87,% Clocks,,,0.00,5.32,
100.909653271,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
100.909653271,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.29,% Core_Clocks,,,0.00,5.33,
100.909653271,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
100.909653271,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
100.909653271,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C4,Frontend_Bound,33.80,% Slots,,,0.00,5.05,
100.909653271,S1-C4,Backend_Bound,41.99,% Slots,,,0.00,5.05,
100.909653271,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.59,% Slots,,,0.00,5.05,
100.909653271,S1-C4,Backend_Bound.Memory_Bound,17.83,% Slots,,,0.00,5.05,
100.909653271,S1-C4,Backend_Bound.Core_Bound,24.16,% Slots,,,0.00,5.05,<==
100.909653271,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.27,% Core_Clocks,,,0.00,5.33,
100.909653271,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
100.909653271,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C5,Frontend_Bound,25.11,% Slots,,,0.00,5.05,
100.909653271,S1-C5,Backend_Bound,49.71,% Slots,,,0.00,5.05,
100.909653271,S1-C5,Retiring,25.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
100.909653271,S1-C5,Frontend_Bound.Frontend_Latency,20.59,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S1-C5,Backend_Bound.Memory_Bound,34.71,% Slots,,,0.00,5.05,<==
100.909653271,S1-C5,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.05,
100.909653271,S1-C5,Retiring.Microcode_Sequencer,2.63,% Slots,,idq.ms_uops,0.00,5.05,
100.909653271,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.32,
100.909653271,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
100.909653271,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.11,% Clocks,,idq.ms_switches,0.00,5.32,
100.909653271,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
100.909653271,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
100.909653271,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C6,Frontend_Bound,37.47,% Slots,,,0.00,5.05,<==
100.909653271,S1-C6,Bad_Speculation,24.36,% Slots,,,0.00,5.05,
100.909653271,S1-C6,Frontend_Bound.Frontend_Latency,20.07,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.42,% Slots,,,0.00,5.05,
100.909653271,S1-C6,Bad_Speculation.Branch_Mispredicts,23.05,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
100.909653271,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.04,% Core_Clocks,,,0.00,5.32,
100.909653271,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.85,% Core_Clocks,,,0.00,5.33,
100.909653271,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C7,Frontend_Bound,29.59,% Slots,,,0.00,5.05,<==
100.909653271,S1-C7,Bad_Speculation,21.80,% Slots,,,0.00,5.05,
100.909653271,S1-C7,Backend_Bound,14.98,% Slots,,,0.00,5.05,
100.909653271,S1-C7,Frontend_Bound.Frontend_Latency,18.80,% Slots,,rs_events.empty_end,0.00,5.05,
100.909653271,S1-C7,Frontend_Bound.Frontend_Bandwidth,22.57,% Slots,,,0.00,5.05,
100.909653271,S1-C7,Bad_Speculation.Branch_Mispredicts,21.54,% Slots,,br_misp_retired.all_branches,0.00,5.05,
100.909653271,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
100.909653271,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.50,% Core_Clocks,,,0.00,5.33,
100.909653271,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.13,% Core_Clocks,,,0.00,5.32,
100.909653271,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
100.909653271,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
102.40408311,S0-C0,Frontend_Bound,29.87,% Slots,,,0.00,5.36,
102.40408311,S0-C0,Backend_Bound,28.15,% Slots,,,0.00,5.36,
102.40408311,S0-C0,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.09,<==
102.40408311,S0-C0,Backend_Bound.Memory_Bound,18.59,% Slots,,,0.00,5.09,
102.40408311,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.36,
102.40408311,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
102.40408311,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
102.40408311,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
102.40408311,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
102.40408311,S0-C1,Backend_Bound,54.05,% Slots,,,0.00,5.36,
102.40408311,S0-C1,Backend_Bound.Memory_Bound,42.75,% Slots,,,0.00,5.09,<==
102.40408311,S0-C1,Backend_Bound.Core_Bound,11.30,% Slots,,,0.00,5.09,
102.40408311,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
102.40408311,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
102.40408311,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
102.40408311,S0-C2,Backend_Bound,54.67,% Slots,,,0.00,5.09,
102.40408311,S0-C2,Backend_Bound.Memory_Bound,32.66,% Slots,,,0.00,5.09,
102.40408311,S0-C2,Backend_Bound.Core_Bound,22.02,% Slots,,,0.00,5.09,
102.40408311,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
102.40408311,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
102.40408311,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
102.40408311,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
102.40408311,S0-C3,Frontend_Bound,27.01,% Slots,,,0.00,5.09,
102.40408311,S0-C3,Bad_Speculation,14.26,% Slots,,,0.00,5.09,
102.40408311,S0-C3,Backend_Bound,29.77,% Slots,,,0.00,5.09,
102.40408311,S0-C3,Retiring,23.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
102.40408311,S0-C3,Frontend_Bound.Frontend_Latency,21.14,% Slots,,rs_events.empty_end,0.00,5.09,
102.40408311,S0-C3,Bad_Speculation.Branch_Mispredicts,14.12,% Slots,,br_misp_retired.all_branches,0.00,5.09,
102.40408311,S0-C3,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.09,
102.40408311,S0-C3,Backend_Bound.Core_Bound,17.72,% Slots,,,0.00,5.09,<==
102.40408311,S0-C3,Retiring.Microcode_Sequencer,4.27,% Slots,,idq.ms_uops,0.00,5.36,
102.40408311,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.35,
102.40408311,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
102.40408311,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.65,% Clocks,,idq.ms_switches,0.00,5.35,
102.40408311,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
102.40408311,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
102.40408311,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
102.40408311,S0-C4,Backend_Bound,61.12,% Slots,,,0.00,5.09,
102.40408311,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
102.40408311,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
102.40408311,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
102.40408311,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
102.40408311,S0-C5,Frontend_Bound,21.67,% Slots,,,0.00,5.09,
102.40408311,S0-C5,Backend_Bound,46.81,% Slots,,,0.00,5.09,
102.40408311,S0-C5,Backend_Bound.Memory_Bound,83.39,% Slots,,,0.00,5.09,<==
102.40408311,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
102.40408311,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
102.40408311,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
102.40408311,S0-C6,Bad_Speculation,11.79,% Slots,,,0.00,5.09,
102.40408311,S0-C6,Bad_Speculation.Branch_Mispredicts,11.63,% Slots,,br_misp_retired.all_branches,0.00,5.09,
102.40408311,S0-C6,Backend_Bound,38.16,% Slots,,,0.00,5.09,
102.40408311,S0-C6,Backend_Bound.Memory_Bound,28.16,% Slots,,,0.00,5.09,
102.40408311,S0-C6,Backend_Bound.Core_Bound,10.00,% Slots,,,0.00,5.09,
102.40408311,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
102.40408311,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,18.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
102.40408311,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,24.01,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
102.40408311,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
102.40408311,S0-C7,Backend_Bound,51.21,% Slots,,,0.00,5.09,
102.40408311,S0-C7,Backend_Bound.Memory_Bound,35.68,% Slots,,,0.00,5.09,<==
102.40408311,S0-C7,Backend_Bound.Core_Bound,15.54,% Slots,,,0.00,5.09,
102.40408311,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
102.40408311,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
102.40408311,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
102.40408311,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.06,% Clocks,,,0.00,5.09,
102.40408311,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C0,Backend_Bound,56.81,% Slots,,,0.00,5.09,
102.40408311,S1-C0,Retiring,22.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
102.40408311,S1-C0,Backend_Bound.Memory_Bound,39.25,% Slots,,,0.00,5.09,<==
102.40408311,S1-C0,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.09,
102.40408311,S1-C0,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.35,
102.40408311,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.36,
102.40408311,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
102.40408311,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
102.40408311,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C1,Backend_Bound,52.29,% Slots,,,0.00,5.09,<==
102.40408311,S1-C1,Backend_Bound.Memory_Bound,27.64,% Slots,,,0.00,5.09,
102.40408311,S1-C1,Backend_Bound.Core_Bound,24.65,% Slots,,,0.00,5.09,
102.40408311,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
102.40408311,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
102.40408311,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C2,Frontend_Bound,23.95,% Slots,,,0.00,5.1,
102.40408311,S1-C2,Backend_Bound,50.79,% Slots,,,0.00,5.1,
102.40408311,S1-C2,Retiring,22.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
102.40408311,S1-C2,Frontend_Bound.Frontend_Latency,29.63,% Slots,,rs_events.empty_end,0.00,5.09,
102.40408311,S1-C2,Backend_Bound.Memory_Bound,28.76,% Slots,,,0.00,5.09,
102.40408311,S1-C2,Backend_Bound.Core_Bound,22.02,% Slots,,,0.00,5.09,
102.40408311,S1-C2,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.35,
102.40408311,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.36,
102.40408311,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.18,% Clocks,,idq.ms_switches,0.00,5.36,
102.40408311,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
102.40408311,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
102.40408311,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
102.40408311,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,23.22,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
102.40408311,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C3,Frontend_Bound,21.56,% Slots,,,0.00,5.1,
102.40408311,S1-C3,Backend_Bound,53.86,% Slots,,,0.00,5.1,
102.40408311,S1-C3,Retiring,24.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
102.40408311,S1-C3,Frontend_Bound.Frontend_Latency,15.66,% Slots,,rs_events.empty_end,0.00,5.09,
102.40408311,S1-C3,Backend_Bound.Memory_Bound,38.86,% Slots,,,0.00,5.09,
102.40408311,S1-C3,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.09,
102.40408311,S1-C3,Retiring.Microcode_Sequencer,6.86,% Slots,,idq.ms_uops,0.00,5.35,
102.40408311,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.23,% Clocks,,idq.ms_switches,0.00,5.36,
102.40408311,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
102.40408311,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
102.40408311,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
102.40408311,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,28.26,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
102.40408311,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.01,% Clocks,,,0.00,5.09,
102.40408311,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C4,Backend_Bound,62.51,% Slots,,,0.00,5.1,
102.40408311,S1-C4,Retiring,22.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
102.40408311,S1-C4,Backend_Bound.Memory_Bound,52.58,% Slots,,,0.00,5.09,
102.40408311,S1-C4,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.36,
102.40408311,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.57,% Clocks,,idq.ms_switches,0.00,5.36,
102.40408311,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
102.40408311,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.27,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.72,
102.40408311,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
102.40408311,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,28.57,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
102.40408311,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C5,Backend_Bound,58.41,% Slots,,,0.00,5.09,
102.40408311,S1-C5,Retiring,22.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
102.40408311,S1-C5,Backend_Bound.Memory_Bound,37.15,% Slots,,,0.00,5.09,<==
102.40408311,S1-C5,Backend_Bound.Core_Bound,21.26,% Slots,,,0.00,5.09,
102.40408311,S1-C5,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.35,
102.40408311,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.85,% Clocks,,idq.ms_switches,0.00,5.36,
102.40408311,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
102.40408311,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
102.40408311,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
102.40408311,S1-C6,Backend_Bound,64.50,% Slots,,,0.00,5.09,
102.40408311,S1-C6,Retiring,31.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
102.40408311,S1-C6,Backend_Bound.Memory_Bound,42.01,% Slots,,,0.00,5.09,<==
102.40408311,S1-C6,Backend_Bound.Core_Bound,22.49,% Slots,,,0.00,5.09,
102.40408311,S1-C6,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.36,
102.40408311,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.62,% Clocks,,idq.ms_switches,0.00,5.36,
102.40408311,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
102.40408311,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
102.40408311,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
102.40408311,S1-C7,Backend_Bound,47.12,% Slots,,,0.00,5.09,
102.40408311,S1-C7,Retiring,27.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
102.40408311,S1-C7,Backend_Bound.Memory_Bound,43.39,% Slots,,,0.00,5.09,
102.40408311,S1-C7,Retiring.Microcode_Sequencer,5.90,% Slots,,idq.ms_uops,0.00,5.35,
102.40408311,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.36,
102.40408311,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,<==
102.40408311,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
102.40408311,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
102.40408311,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
102.40408311,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
102.40408311,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
102.40408311,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
102.40408311,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
102.40408311,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
102.40408311,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
102.40408311,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
102.40408311,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
102.40408311,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
102.40408311,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
103.900032205,S0-C0,Frontend_Bound,31.32,% Slots,,,0.00,5.35,
103.900032205,S0-C0,Backend_Bound,24.55,% Slots,,,0.00,5.35,
103.900032205,S0-C0,Frontend_Bound.Frontend_Latency,18.52,% Slots,,rs_events.empty_end,0.00,5.35,<==
103.900032205,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.91,% Slots,,,0.00,5.35,
103.900032205,S0-C0,Backend_Bound.Memory_Bound,22.09,% Slots,,,0.00,5.08,
103.900032205,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.34,
103.900032205,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
103.900032205,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.61,% Core_Clocks,,,0.00,5.08,
103.900032205,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C1,Backend_Bound,57.39,% Slots,,,0.00,5.35,
103.900032205,S0-C1,Backend_Bound.Memory_Bound,43.64,% Slots,,,0.00,5.08,<==
103.900032205,S0-C1,Backend_Bound.Core_Bound,13.75,% Slots,,,0.00,5.08,
103.900032205,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
103.900032205,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
103.900032205,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.91,% Clocks,,,0.00,5.35,
103.900032205,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C2,Frontend_Bound,21.56,% Slots,,,0.00,5.35,
103.900032205,S0-C2,Backend_Bound,54.15,% Slots,,,0.00,5.35,
103.900032205,S0-C2,Retiring,21.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
103.900032205,S0-C2,Frontend_Bound.Frontend_Latency,15.57,% Slots,,rs_events.empty_end,0.00,5.35,
103.900032205,S0-C2,Backend_Bound.Memory_Bound,54.15,% Slots,,,0.00,5.08,
103.900032205,S0-C2,Retiring.Microcode_Sequencer,4.88,% Slots,,idq.ms_uops,0.00,5.1,
103.900032205,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.35,
103.900032205,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.69,
103.900032205,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.21,% Clocks,,idq.ms_switches,0.00,5.35,
103.900032205,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
103.900032205,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
103.900032205,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,25.68,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
103.900032205,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C3,Backend_Bound,57.71,% Slots,,,0.00,5.35,
103.900032205,S0-C3,Backend_Bound.Memory_Bound,47.20,% Slots,,,0.00,5.07,
103.900032205,S0-C3,Backend_Bound.Core_Bound,10.51,% Slots,,,0.00,5.07,
103.900032205,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,<==
103.900032205,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C4,Backend_Bound,60.99,% Slots,,,0.00,5.35,
103.900032205,S0-C4,Backend_Bound.Memory_Bound,59.09,% Slots,,,0.00,5.08,
103.900032205,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
103.900032205,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
103.900032205,S0-C5,Backend_Bound,61.95,% Slots,,,0.00,5.34,
103.900032205,S0-C5,Retiring,22.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
103.900032205,S0-C5,Backend_Bound.Memory_Bound,60.75,% Slots,,,0.00,5.08,
103.900032205,S0-C5,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.34,
103.900032205,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.71,% Clocks,,idq.ms_switches,0.00,5.34,
103.900032205,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
103.900032205,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,24.90,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
103.900032205,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C6,Backend_Bound,57.04,% Slots,,,0.00,5.34,
103.900032205,S0-C6,Backend_Bound.Memory_Bound,57.09,% Slots,,,0.00,5.08,
103.900032205,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
103.900032205,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,21.74,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
103.900032205,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C7,Backend_Bound,76.77,% Slots,,,0.00,5.35,<==
103.900032205,S0-C7,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
103.900032205,S0-C7,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.35,
103.900032205,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.47,% Clocks,,idq.ms_switches,0.00,5.35,
103.900032205,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C0,Backend_Bound,46.79,% Slots,,,0.00,5.35,
103.900032205,S1-C0,Backend_Bound.Memory_Bound,46.96,% Slots,,,0.00,5.07,
103.900032205,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
103.900032205,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
103.900032205,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,29.84,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.08,<==
103.900032205,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C1,Frontend_Bound,28.77,% Slots,,,0.00,5.35,
103.900032205,S1-C1,Backend_Bound,37.64,% Slots,,,0.00,5.35,
103.900032205,S1-C1,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.34,
103.900032205,S1-C1,Backend_Bound.Memory_Bound,24.22,% Slots,,,0.00,5.07,<==
103.900032205,S1-C1,Backend_Bound.Core_Bound,13.42,% Slots,,,0.00,5.07,
103.900032205,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.35,
103.900032205,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
103.900032205,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.50,% Clocks,,,0.00,5.35,
103.900032205,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C2,Frontend_Bound,23.32,% Slots,,,0.00,5.34,
103.900032205,S1-C2,Backend_Bound,50.03,% Slots,,,0.00,5.34,
103.900032205,S1-C2,Retiring,22.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
103.900032205,S1-C2,Backend_Bound.Core_Bound,56.97,% Slots,,,0.00,5.07,
103.900032205,S1-C2,Retiring.Microcode_Sequencer,7.99,% Slots,,idq.ms_uops,0.00,5.35,
103.900032205,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.34,% Clocks,,idq.ms_switches,0.00,5.34,
103.900032205,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.11,% Clocks,,,0.00,5.35,<==
103.900032205,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C3,Backend_Bound,67.16,% Slots,,,0.00,5.35,<==
103.900032205,S1-C3,Retiring,20.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
103.900032205,S1-C3,Retiring.Microcode_Sequencer,6.09,% Slots,,idq.ms_uops,0.00,5.35,
103.900032205,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.47,% Clocks,,idq.ms_switches,0.00,5.34,
103.900032205,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C4,Backend_Bound,55.87,% Slots,,,0.00,5.35,
103.900032205,S1-C4,Retiring,24.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
103.900032205,S1-C4,Backend_Bound.Memory_Bound,45.63,% Slots,,,0.00,5.07,
103.900032205,S1-C4,Backend_Bound.Core_Bound,10.24,% Slots,,,0.00,5.07,
103.900032205,S1-C4,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.35,
103.900032205,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.74,% Clocks,,idq.ms_switches,0.00,5.35,
103.900032205,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
103.900032205,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.09,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.36,
103.900032205,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
103.900032205,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,28.71,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.08,<==
103.900032205,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.22,% Clocks,,,0.00,5.35,
103.900032205,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C5,Frontend_Bound,29.89,% Slots,,,0.00,5.35,
103.900032205,S1-C5,Backend_Bound,45.16,% Slots,,,0.00,5.35,
103.900032205,S1-C5,Frontend_Bound.Frontend_Latency,24.98,% Slots,,rs_events.empty_end,0.00,5.34,
103.900032205,S1-C5,Backend_Bound.Memory_Bound,46.09,% Slots,,,0.00,5.07,
103.900032205,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.55,% Clocks,,,0.00,5.35,
103.900032205,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
103.900032205,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
103.900032205,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.21,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.36,
103.900032205,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
103.900032205,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
103.900032205,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,34.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.08,<==
103.900032205,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C6,Backend_Bound,50.59,% Slots,,,0.00,5.35,
103.900032205,S1-C6,Retiring,22.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
103.900032205,S1-C6,Backend_Bound.Memory_Bound,43.46,% Slots,,,0.00,5.07,
103.900032205,S1-C6,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.35,
103.900032205,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.34,
103.900032205,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
103.900032205,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C7,Backend_Bound,64.11,% Slots,,,0.00,5.35,
103.900032205,S1-C7,Retiring,19.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
103.900032205,S1-C7,Backend_Bound.Memory_Bound,46.04,% Slots,,,0.00,5.07,<==
103.900032205,S1-C7,Backend_Bound.Core_Bound,18.07,% Slots,,,0.00,5.07,
103.900032205,S1-C7,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.35,
103.900032205,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.29,% Clocks,,idq.ms_switches,0.00,5.34,
103.900032205,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
103.900032205,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
103.900032205,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.50,% Clocks,,,0.00,5.35,
103.900032205,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
103.900032205,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
103.900032205,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
103.900032205,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
103.900032205,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
105.394168178,S0-C0,Frontend_Bound,27.39,% Slots,,,0.00,5.08,
105.394168178,S0-C0,Backend_Bound,30.59,% Slots,,,0.00,5.08,
105.394168178,S0-C0,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.08,
105.394168178,S0-C0,Backend_Bound.Memory_Bound,24.66,% Slots,,,0.00,5.08,<==
105.394168178,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.17,
105.394168178,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C1,Frontend_Bound,30.49,% Slots,,,0.00,5.08,
105.394168178,S0-C1,Backend_Bound,47.72,% Slots,,,0.00,5.08,
105.394168178,S0-C1,Retiring,19.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
105.394168178,S0-C1,Frontend_Bound.Frontend_Latency,53.58,% Slots,,rs_events.empty_end,0.00,5.08,
105.394168178,S0-C1,Backend_Bound.Memory_Bound,36.75,% Slots,,,0.00,5.08,
105.394168178,S0-C1,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.08,
105.394168178,S0-C1,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.08,
105.394168178,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.66,% Clocks,,,0.00,5.09,
105.394168178,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.16,
105.394168178,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.46,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
105.394168178,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
105.394168178,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
105.394168178,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,24.06,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
105.394168178,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C2,Backend_Bound,72.83,% Slots,,,0.00,5.08,
105.394168178,S0-C2,Backend_Bound.Memory_Bound,90.32,% Slots,,,0.00,5.08,
105.394168178,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
105.394168178,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
105.394168178,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.28,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
105.394168178,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C3,Backend_Bound,56.84,% Slots,,,0.00,5.08,
105.394168178,S0-C3,Retiring,19.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
105.394168178,S0-C3,Backend_Bound.Memory_Bound,53.50,% Slots,,,0.00,5.08,
105.394168178,S0-C3,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.08,
105.394168178,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
105.394168178,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
105.394168178,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,24.32,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
105.394168178,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C4,Frontend_Bound,21.69,% Slots,,,0.00,5.08,
105.394168178,S0-C4,Backend_Bound,64.65,% Slots,,,0.00,5.08,
105.394168178,S0-C4,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
105.394168178,S0-C4,Frontend_Bound.Frontend_Latency,30.78,% Slots,,rs_events.empty_end,0.00,5.08,
105.394168178,S0-C4,Backend_Bound.Memory_Bound,52.65,% Slots,,,0.00,5.08,<==
105.394168178,S0-C4,Backend_Bound.Core_Bound,12.00,% Slots,,,0.00,5.08,
105.394168178,S0-C4,Retiring.Microcode_Sequencer,5.83,% Slots,,idq.ms_uops,0.00,5.08,
105.394168178,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.98,% Clocks,,,0.00,5.09,
105.394168178,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
105.394168178,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.63,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
105.394168178,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
105.394168178,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
105.394168178,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,26.48,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,
105.394168178,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.79,% Clocks,,,0.00,5.09,
105.394168178,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C5,Backend_Bound,63.83,% Slots,,,0.00,5.08,
105.394168178,S0-C5,Retiring,21.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
105.394168178,S0-C5,Backend_Bound.Memory_Bound,67.98,% Slots,,,0.00,5.08,
105.394168178,S0-C5,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.08,
105.394168178,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.11,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
105.394168178,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
105.394168178,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,28.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
105.394168178,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C6,Frontend_Bound,21.22,% Slots,,,0.00,5.08,
105.394168178,S0-C6,Backend_Bound,51.04,% Slots,,,0.00,5.08,
105.394168178,S0-C6,Retiring,22.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
105.394168178,S0-C6,Backend_Bound.Memory_Bound,53.10,% Slots,,,0.00,5.08,
105.394168178,S0-C6,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.08,
105.394168178,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.63,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
105.394168178,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
105.394168178,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
105.394168178,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,24.81,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
105.394168178,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C7,Frontend_Bound,25.47,% Slots,,,0.00,5.08,
105.394168178,S0-C7,Backend_Bound,44.72,% Slots,,,0.00,5.08,
105.394168178,S0-C7,Retiring,21.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
105.394168178,S0-C7,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.08,
105.394168178,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
105.394168178,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
105.394168178,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C0,Backend_Bound,57.26,% Slots,,,0.00,5.08,
105.394168178,S1-C0,Retiring,24.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
105.394168178,S1-C0,Backend_Bound.Memory_Bound,47.48,% Slots,,,0.00,5.08,<==
105.394168178,S1-C0,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.09,
105.394168178,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.84,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,20.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
105.394168178,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
105.394168178,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.40,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,
105.394168178,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C1,Frontend_Bound,29.73,% Slots,,,0.00,5.08,
105.394168178,S1-C1,Backend_Bound,41.23,% Slots,,,0.00,5.08,
105.394168178,S1-C1,Retiring,22.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
105.394168178,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.08,
105.394168178,S1-C1,Backend_Bound.Memory_Bound,36.03,% Slots,,,0.00,5.08,<==
105.394168178,S1-C1,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.08,
105.394168178,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.46,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.98,% Core_Clocks,,,0.00,5.35,
105.394168178,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.20,% Core_Clocks,,,0.00,10.71,
105.394168178,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
105.394168178,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
105.394168178,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C2,Backend_Bound,55.49,% Slots,,,0.00,5.08,<==
105.394168178,S1-C2,Retiring,24.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
105.394168178,S1-C2,Backend_Bound.Memory_Bound,30.22,% Slots,,,0.00,5.08,
105.394168178,S1-C2,Backend_Bound.Core_Bound,25.27,% Slots,,,0.00,5.08,
105.394168178,S1-C2,Retiring.Microcode_Sequencer,6.06,% Slots,,idq.ms_uops,0.00,5.08,
105.394168178,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.53,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
105.394168178,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
105.394168178,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,22.61,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,
105.394168178,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C3,Frontend_Bound,23.84,% Slots,,,0.00,5.08,
105.394168178,S1-C3,Backend_Bound,49.33,% Slots,,,0.00,5.08,
105.394168178,S1-C3,Retiring,22.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
105.394168178,S1-C3,Backend_Bound.Memory_Bound,67.51,% Slots,,,0.00,5.08,<==
105.394168178,S1-C3,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.09,
105.394168178,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.09,% Clocks,,idq.ms_switches,0.00,5.08,
105.394168178,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
105.394168178,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
105.394168178,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C4,Frontend_Bound,21.77,% Slots,,,0.00,5.08,
105.394168178,S1-C4,Backend_Bound,58.75,% Slots,,,0.00,5.08,
105.394168178,S1-C4,Retiring,19.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
105.394168178,S1-C4,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.08,
105.394168178,S1-C4,Backend_Bound.Memory_Bound,35.92,% Slots,,,0.00,5.08,
105.394168178,S1-C4,Backend_Bound.Core_Bound,22.83,% Slots,,,0.00,5.08,
105.394168178,S1-C4,Retiring.Microcode_Sequencer,5.82,% Slots,,idq.ms_uops,0.00,5.08,
105.394168178,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.08,
105.394168178,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
105.394168178,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.77,% Clocks,,idq.ms_switches,0.00,5.08,
105.394168178,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
105.394168178,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
105.394168178,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
105.394168178,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C5,Frontend_Bound,20.38,% Slots,,,0.00,5.08,
105.394168178,S1-C5,Backend_Bound,61.34,% Slots,,,0.00,5.08,
105.394168178,S1-C5,Retiring,16.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
105.394168178,S1-C5,Backend_Bound.Memory_Bound,37.81,% Slots,,,0.00,5.08,
105.394168178,S1-C5,Backend_Bound.Core_Bound,23.54,% Slots,,,0.00,5.08,
105.394168178,S1-C5,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.09,
105.394168178,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.33,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
105.394168178,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
105.394168178,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C6,Backend_Bound,52.59,% Slots,,,0.00,5.08,
105.394168178,S1-C6,Retiring,23.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
105.394168178,S1-C6,Backend_Bound.Memory_Bound,35.42,% Slots,,,0.00,5.08,
105.394168178,S1-C6,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.08,
105.394168178,S1-C6,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.09,
105.394168178,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.68,% Clocks,,idq.ms_switches,0.00,5.09,
105.394168178,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
105.394168178,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.03,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.45,
105.394168178,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
105.394168178,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,25.60,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
105.394168178,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C7,Frontend_Bound,33.99,% Slots,,,0.00,5.08,
105.394168178,S1-C7,Backend_Bound,41.69,% Slots,,,0.00,5.08,
105.394168178,S1-C7,Retiring,21.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
105.394168178,S1-C7,Frontend_Bound.Frontend_Latency,25.91,% Slots,,rs_events.empty_end,0.00,5.08,
105.394168178,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.31,% Slots,,,0.00,5.08,
105.394168178,S1-C7,Backend_Bound.Memory_Bound,40.06,% Slots,,,0.00,5.08,
105.394168178,S1-C7,Retiring.Microcode_Sequencer,6.53,% Slots,,idq.ms_uops,0.00,5.09,
105.394168178,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.08,
105.394168178,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
105.394168178,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.54,% Clocks,,idq.ms_switches,0.00,5.08,
105.394168178,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.08,% Core_Clocks,,,0.00,5.35,
105.394168178,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
105.394168178,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
105.394168178,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.01,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.35,<==
105.394168178,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
105.394168178,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
106.899824377,S0-C0,Frontend_Bound,33.00,% Slots,,,0.00,5.32,<==
106.899824377,S0-C0,Backend_Bound,19.94,% Slots,,,0.00,5.32,
106.899824377,S0-C0,Frontend_Bound.Frontend_Latency,16.11,% Slots,,rs_events.empty_end,0.00,5.05,
106.899824377,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.21,% Slots,,,0.00,5.31,
106.899824377,S0-C0,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.05,
106.899824377,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.32,
106.899824377,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
106.899824377,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.56,% Core_Clocks,,,0.00,5.31,
106.899824377,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.98,% Core_Clocks,,,0.00,5.05,
106.899824377,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.69,% Clocks,,,0.00,5.05,
106.899824377,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C1,Backend_Bound,61.25,% Slots,,,0.00,5.32,<==
106.899824377,S0-C1,Backend_Bound.Memory_Bound,28.24,% Slots,,,0.00,5.05,
106.899824377,S0-C1,Backend_Bound.Core_Bound,33.00,% Slots,,,0.00,5.05,
106.899824377,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
106.899824377,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
106.899824377,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.77,% Clocks,,,0.00,5.05,
106.899824377,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C2,Frontend_Bound,24.90,% Slots,,,0.00,5.17,
106.899824377,S0-C2,Backend_Bound,43.14,% Slots,,,0.00,5.17,<==
106.899824377,S0-C2,Retiring,22.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
106.899824377,S0-C2,Retiring.Microcode_Sequencer,8.00,% Slots,,idq.ms_uops,0.00,5.32,
106.899824377,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.31,
106.899824377,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C3,Frontend_Bound,24.01,% Slots,,,0.00,5.17,
106.899824377,S0-C3,Backend_Bound,43.38,% Slots,,,0.00,5.17,
106.899824377,S0-C3,Retiring,29.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
106.899824377,S0-C3,Frontend_Bound.Frontend_Latency,23.59,% Slots,,rs_events.empty_end,0.00,5.05,
106.899824377,S0-C3,Backend_Bound.Core_Bound,61.99,% Slots,,,0.00,5.05,<==
106.899824377,S0-C3,Retiring.Microcode_Sequencer,11.50,% Slots,,idq.ms_uops,0.00,5.31,
106.899824377,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.61,% Clocks,,,0.00,5.32,
106.899824377,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
106.899824377,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.46,% Clocks,,idq.ms_switches,0.00,5.32,
106.899824377,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C4,Bad_Speculation,14.12,% Slots,,,0.00,5.17,
106.899824377,S0-C4,Bad_Speculation.Branch_Mispredicts,13.82,% Slots,,br_misp_retired.all_branches,0.00,5.17,
106.899824377,S0-C4,Backend_Bound,30.70,% Slots,,,0.00,5.17,
106.899824377,S0-C4,Backend_Bound.Memory_Bound,42.26,% Slots,,,0.00,5.08,
106.899824377,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
106.899824377,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C5,Bad_Speculation,13.45,% Slots,,,0.00,5.17,
106.899824377,S0-C5,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.17,
106.899824377,S0-C5,Backend_Bound,31.43,% Slots,,,0.00,5.17,<==
106.899824377,S0-C5,Backend_Bound.Memory_Bound,13.28,% Slots,,,0.00,5.11,
106.899824377,S0-C5,Backend_Bound.Core_Bound,18.15,% Slots,,,0.00,5.11,
106.899824377,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.66,% Clocks,,,0.00,5.05,
106.899824377,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C6,Frontend_Bound,20.02,% Slots,,,0.00,5.17,
106.899824377,S0-C6,Backend_Bound,49.70,% Slots,,,0.00,5.17,
106.899824377,S0-C6,Retiring,24.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
106.899824377,S0-C6,Frontend_Bound.Frontend_Latency,22.69,% Slots,,rs_events.empty_end,0.00,5.1,
106.899824377,S0-C6,Backend_Bound.Memory_Bound,33.06,% Slots,,,0.00,5.08,
106.899824377,S0-C6,Backend_Bound.Core_Bound,16.64,% Slots,,,0.00,5.08,
106.899824377,S0-C6,Retiring.Microcode_Sequencer,2.93,% Slots,,idq.ms_uops,0.00,5.32,
106.899824377,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.32,
106.899824377,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
106.899824377,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.74,% Clocks,,idq.ms_switches,0.00,5.32,
106.899824377,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
106.899824377,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C7,Backend_Bound,52.15,% Slots,,,0.00,5.18,
106.899824377,S0-C7,Retiring,14.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
106.899824377,S0-C7,Backend_Bound.Memory_Bound,11.08,% Slots,,,0.00,5.11,
106.899824377,S0-C7,Backend_Bound.Core_Bound,41.07,% Slots,,,0.00,5.11,<==
106.899824377,S0-C7,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.32,
106.899824377,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.64,% Clocks,,idq.ms_switches,0.00,5.32,
106.899824377,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
106.899824377,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C0,Frontend_Bound,38.39,% Slots,,,0.00,5.18,
106.899824377,S1-C0,Backend_Bound,43.70,% Slots,,,0.00,5.18,
106.899824377,S1-C0,Retiring,15.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
106.899824377,S1-C0,Frontend_Bound.Frontend_Latency,40.19,% Slots,,rs_events.empty_end,0.00,5.11,
106.899824377,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.24,% Slots,,,0.00,5.05,
106.899824377,S1-C0,Backend_Bound.Memory_Bound,25.99,% Slots,,,0.00,5.09,
106.899824377,S1-C0,Backend_Bound.Core_Bound,17.71,% Slots,,,0.00,5.09,
106.899824377,S1-C0,Retiring.Microcode_Sequencer,4.75,% Slots,,idq.ms_uops,0.00,5.32,
106.899824377,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.51,% Clocks,,,0.00,5.32,
106.899824377,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.06,% Clocks,,itlb_misses.walk_completed,0.00,5.31,
106.899824377,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
106.899824377,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.58,% Clocks,,idq.ms_switches,0.00,5.32,
106.899824377,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.72,% Core_Clocks,,,0.00,5.31,
106.899824377,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
106.899824377,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
106.899824377,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C1,Backend_Bound,58.61,% Slots,,,0.00,5.18,
106.899824377,S1-C1,Backend_Bound.Memory_Bound,39.01,% Slots,,,0.00,5.09,<==
106.899824377,S1-C1,Backend_Bound.Core_Bound,19.61,% Slots,,,0.00,5.09,
106.899824377,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
106.899824377,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
106.899824377,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
106.899824377,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C2,Frontend_Bound,22.48,% Slots,,,0.00,5.19,
106.899824377,S1-C2,Backend_Bound,42.87,% Slots,,,0.00,5.19,
106.899824377,S1-C2,Retiring,23.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
106.899824377,S1-C2,Frontend_Bound.Frontend_Latency,19.48,% Slots,,rs_events.empty_end,0.00,5.11,
106.899824377,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.46,% Slots,,,0.00,5.05,
106.899824377,S1-C2,Backend_Bound.Memory_Bound,24.99,% Slots,,,0.00,5.1,
106.899824377,S1-C2,Backend_Bound.Core_Bound,17.88,% Slots,,,0.00,5.1,
106.899824377,S1-C2,Retiring.Microcode_Sequencer,3.77,% Slots,,idq.ms_uops,0.00,5.32,
106.899824377,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.32,
106.899824377,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
106.899824377,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.25,% Clocks,,idq.ms_switches,0.00,5.32,
106.899824377,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.73,% Core_Clocks,,,0.00,5.32,
106.899824377,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.22,% Core_Clocks,,,0.00,10.1,
106.899824377,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
106.899824377,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C3,Backend_Bound,59.65,% Slots,,,0.00,5.18,
106.899824377,S1-C3,Retiring,21.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
106.899824377,S1-C3,Backend_Bound.Memory_Bound,39.60,% Slots,,,0.00,5.1,
106.899824377,S1-C3,Backend_Bound.Core_Bound,20.05,% Slots,,,0.00,5.1,
106.899824377,S1-C3,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.32,
106.899824377,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.47,% Clocks,,idq.ms_switches,0.00,5.32,
106.899824377,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
106.899824377,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
106.899824377,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.91,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
106.899824377,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C4,Backend_Bound,64.36,% Slots,,,0.00,5.18,
106.899824377,S1-C4,Retiring,23.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
106.899824377,S1-C4,Backend_Bound.Memory_Bound,52.86,% Slots,,,0.00,5.05,
106.899824377,S1-C4,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.05,
106.899824377,S1-C4,Retiring.Microcode_Sequencer,5.62,% Slots,,idq.ms_uops,0.00,5.32,
106.899824377,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.32,
106.899824377,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
106.899824377,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.29,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.63,
106.899824377,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
106.899824377,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,25.70,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
106.899824377,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.77,% Clocks,,,0.00,5.04,
106.899824377,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
106.899824377,S1-C5,Backend_Bound,63.22,% Slots,,,0.00,5.19,
106.899824377,S1-C5,Retiring,23.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
106.899824377,S1-C5,Backend_Bound.Memory_Bound,36.64,% Slots,,,0.00,5.05,
106.899824377,S1-C5,Backend_Bound.Core_Bound,26.57,% Slots,,,0.00,5.05,
106.899824377,S1-C5,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.32,
106.899824377,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.57,% Clocks,,idq.ms_switches,0.00,5.32,
106.899824377,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
106.899824377,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
106.899824377,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,26.03,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
106.899824377,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.38,% Clocks,,,0.00,5.05,
106.899824377,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C6,Frontend_Bound,26.36,% Slots,,,0.00,5.19,
106.899824377,S1-C6,Backend_Bound,52.80,% Slots,,,0.00,5.19,
106.899824377,S1-C6,Retiring,20.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
106.899824377,S1-C6,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.05,
106.899824377,S1-C6,Backend_Bound.Memory_Bound,32.22,% Slots,,,0.00,5.05,
106.899824377,S1-C6,Backend_Bound.Core_Bound,20.58,% Slots,,,0.00,5.05,
106.899824377,S1-C6,Retiring.Microcode_Sequencer,4.85,% Slots,,idq.ms_uops,0.00,5.32,
106.899824377,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.93,% Clocks,,,0.00,5.32,
106.899824377,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
106.899824377,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.98,% Clocks,,idq.ms_switches,0.00,5.32,
106.899824377,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
106.899824377,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.44,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.63,
106.899824377,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,15.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
106.899824377,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,24.92,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.32,<==
106.899824377,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
106.899824377,S1-C7,Backend_Bound,61.83,% Slots,,,0.00,5.18,<==
106.899824377,S1-C7,Retiring,21.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
106.899824377,S1-C7,Backend_Bound.Memory_Bound,31.91,% Slots,,,0.00,5.05,
106.899824377,S1-C7,Backend_Bound.Core_Bound,29.92,% Slots,,,0.00,5.05,
106.899824377,S1-C7,Retiring.Microcode_Sequencer,5.62,% Slots,,idq.ms_uops,0.00,5.32,
106.899824377,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.66,% Clocks,,idq.ms_switches,0.00,5.32,
106.899824377,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
106.899824377,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
106.899824377,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
106.899824377,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
106.899824377,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
106.899824377,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
106.899824377,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
108.408941644,S0-C0,Frontend_Bound,29.38,% Slots,,,0.00,5.29,<==
108.408941644,S0-C0,Backend_Bound,27.95,% Slots,,,0.00,5.29,
108.408941644,S0-C0,Frontend_Bound.Frontend_Latency,16.58,% Slots,,rs_events.empty_end,0.00,5.03,
108.408941644,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.03,
108.408941644,S0-C0,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.03,
108.408941644,S0-C0,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.03,
108.408941644,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,0.00,5.3,
108.408941644,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
108.408941644,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.49,% Core_Clocks,,,0.00,5.3,
108.408941644,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
108.408941644,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C1,Backend_Bound,62.29,% Slots,,,0.00,5.29,
108.408941644,S0-C1,Retiring,22.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
108.408941644,S0-C1,Backend_Bound.Memory_Bound,46.12,% Slots,,,0.00,5.03,<==
108.408941644,S0-C1,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.03,
108.408941644,S0-C1,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.29,
108.408941644,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.37,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
108.408941644,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
108.408941644,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C2,Backend_Bound,54.29,% Slots,,,0.00,5.09,
108.408941644,S0-C2,Retiring,24.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
108.408941644,S0-C2,Backend_Bound.Memory_Bound,37.76,% Slots,,,0.00,5.03,<==
108.408941644,S0-C2,Backend_Bound.Core_Bound,16.52,% Slots,,,0.00,5.03,
108.408941644,S0-C2,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.29,
108.408941644,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.84,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
108.408941644,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
108.408941644,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.08,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
108.408941644,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C3,Backend_Bound,64.08,% Slots,,,0.00,5.09,
108.408941644,S0-C3,Retiring,18.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
108.408941644,S0-C3,Backend_Bound.Memory_Bound,57.51,% Slots,,,0.00,5.03,
108.408941644,S0-C3,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.29,
108.408941644,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.98,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
108.408941644,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
108.408941644,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
108.408941644,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,27.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
108.408941644,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C4,Frontend_Bound,29.05,% Slots,,,0.00,5.16,
108.408941644,S0-C4,Bad_Speculation,12.65,% Slots,,,0.00,5.09,
108.408941644,S0-C4,Backend_Bound,25.91,% Slots,,,0.00,5.09,
108.408941644,S0-C4,Retiring,15.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
108.408941644,S0-C4,Frontend_Bound.Frontend_Latency,27.29,% Slots,,rs_events.empty_end,0.00,5.03,
108.408941644,S0-C4,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.09,
108.408941644,S0-C4,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.03,
108.408941644,S0-C4,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.03,
108.408941644,S0-C4,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.29,
108.408941644,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.17,% Clocks,,idq.ms_switches,0.00,5.3,<==
108.408941644,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
108.408941644,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C5,Frontend_Bound,28.29,% Slots,,,0.00,5.16,
108.408941644,S0-C5,Bad_Speculation,13.32,% Slots,,,0.00,5.09,
108.408941644,S0-C5,Backend_Bound,25.56,% Slots,,,0.00,5.09,
108.408941644,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.65,% Slots,,,0.00,5.16,
108.408941644,S0-C5,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.09,
108.408941644,S0-C5,Backend_Bound.Core_Bound,17.68,% Slots,,,0.00,5.03,
108.408941644,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.60,% Core_Clocks,,,0.00,5.03,
108.408941644,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.83,% Core_Clocks,,,0.00,10.6,<==
108.408941644,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.19,% Clocks,,,0.00,5.3,
108.408941644,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C6,Frontend_Bound,22.85,% Slots,,,0.00,5.16,
108.408941644,S0-C6,Backend_Bound,46.20,% Slots,,,0.00,5.08,<==
108.408941644,S0-C6,Retiring,20.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
108.408941644,S0-C6,Frontend_Bound.Frontend_Latency,27.51,% Slots,,rs_events.empty_end,0.00,5.04,
108.408941644,S0-C6,Backend_Bound.Memory_Bound,22.21,% Slots,,,0.00,5.04,
108.408941644,S0-C6,Backend_Bound.Core_Bound,24.00,% Slots,,,0.00,5.04,
108.408941644,S0-C6,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.3,
108.408941644,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.73,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
108.408941644,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C7,Backend_Bound,68.32,% Slots,,,0.00,5.08,<==
108.408941644,S0-C7,Retiring,22.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
108.408941644,S0-C7,Backend_Bound.Memory_Bound,33.56,% Slots,,,0.00,5.04,
108.408941644,S0-C7,Backend_Bound.Core_Bound,34.76,% Slots,,,0.00,5.04,
108.408941644,S0-C7,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.29,
108.408941644,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.39,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
108.408941644,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C0,Frontend_Bound,20.16,% Slots,,,0.00,5.15,
108.408941644,S1-C0,Backend_Bound,58.12,% Slots,,,0.00,5.08,
108.408941644,S1-C0,Retiring,22.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
108.408941644,S1-C0,Backend_Bound.Memory_Bound,46.57,% Slots,,,0.00,5.03,
108.408941644,S1-C0,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.03,
108.408941644,S1-C0,Retiring.Microcode_Sequencer,5.37,% Slots,,idq.ms_uops,0.00,5.3,
108.408941644,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.01,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
108.408941644,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
108.408941644,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,24.25,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
108.408941644,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C1,Frontend_Bound,27.84,% Slots,,,0.00,5.15,
108.408941644,S1-C1,Backend_Bound,51.44,% Slots,,,0.00,5.08,<==
108.408941644,S1-C1,Retiring,16.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
108.408941644,S1-C1,Frontend_Bound.Frontend_Latency,21.82,% Slots,,rs_events.empty_end,0.00,5.04,
108.408941644,S1-C1,Backend_Bound.Memory_Bound,26.17,% Slots,,,0.00,5.04,
108.408941644,S1-C1,Backend_Bound.Core_Bound,25.27,% Slots,,,0.00,5.04,
108.408941644,S1-C1,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.3,
108.408941644,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.3,
108.408941644,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.31,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
108.408941644,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
108.408941644,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
108.408941644,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
108.408941644,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.18,% Clocks,,,0.00,5.3,
108.408941644,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C2,Backend_Bound,63.06,% Slots,,,0.00,5.08,
108.408941644,S1-C2,Retiring,22.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
108.408941644,S1-C2,Backend_Bound.Memory_Bound,56.71,% Slots,,,0.00,5.03,
108.408941644,S1-C2,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.3,
108.408941644,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.37,% Clocks,,idq.ms_switches,0.00,5.31,
108.408941644,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
108.408941644,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
108.408941644,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.75,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
108.408941644,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C3,Frontend_Bound,36.70,% Slots,,,0.00,5.15,
108.408941644,S1-C3,Backend_Bound,39.18,% Slots,,,0.00,5.08,
108.408941644,S1-C3,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
108.408941644,S1-C3,Frontend_Bound.Frontend_Latency,24.64,% Slots,,rs_events.empty_end,0.00,5.04,
108.408941644,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.10,% Slots,,,0.00,5.15,
108.408941644,S1-C3,Backend_Bound.Memory_Bound,14.59,% Slots,,,0.00,5.04,
108.408941644,S1-C3,Backend_Bound.Core_Bound,24.59,% Slots,,,0.00,5.04,
108.408941644,S1-C3,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.29,
108.408941644,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.94,% Clocks,,,0.00,5.3,
108.408941644,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
108.408941644,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.28,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.31,% Core_Clocks,,,0.00,5.03,
108.408941644,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
108.408941644,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
108.408941644,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.11,% Clocks,,,0.00,5.3,<==
108.408941644,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C4,Frontend_Bound,20.42,% Slots,,,0.00,5.14,
108.408941644,S1-C4,Backend_Bound,60.38,% Slots,,,0.00,5.07,
108.408941644,S1-C4,Retiring,20.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
108.408941644,S1-C4,Backend_Bound.Memory_Bound,34.91,% Slots,,,0.00,5.07,
108.408941644,S1-C4,Backend_Bound.Core_Bound,25.46,% Slots,,,0.00,5.07,
108.408941644,S1-C4,Retiring.Microcode_Sequencer,5.64,% Slots,,idq.ms_uops,0.00,5.29,
108.408941644,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.03,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
108.408941644,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
108.408941644,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,20.42,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
108.408941644,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C5,Frontend_Bound,21.29,% Slots,,,0.00,5.14,
108.408941644,S1-C5,Backend_Bound,52.26,% Slots,,,0.00,5.07,
108.408941644,S1-C5,Retiring,22.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
108.408941644,S1-C5,Backend_Bound.Memory_Bound,42.62,% Slots,,,0.00,5.07,
108.408941644,S1-C5,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.29,
108.408941644,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.25,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
108.408941644,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
108.408941644,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
108.408941644,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,30.09,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
108.408941644,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C6,Frontend_Bound,25.64,% Slots,,,0.00,5.14,
108.408941644,S1-C6,Backend_Bound,55.48,% Slots,,,0.00,5.07,
108.408941644,S1-C6,Retiring,20.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
108.408941644,S1-C6,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,0.00,5.16,
108.408941644,S1-C6,Backend_Bound.Memory_Bound,93.43,% Slots,,,0.00,5.07,
108.408941644,S1-C6,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.3,
108.408941644,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.62,% Clocks,,,0.00,5.3,
108.408941644,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
108.408941644,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.64,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
108.408941644,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.44,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.6,
108.408941644,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
108.408941644,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C7,Frontend_Bound,21.03,% Slots,,,0.00,5.14,
108.408941644,S1-C7,Backend_Bound,57.78,% Slots,,,0.00,5.07,
108.408941644,S1-C7,Retiring,22.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
108.408941644,S1-C7,Frontend_Bound.Frontend_Latency,16.92,% Slots,,rs_events.empty_end,0.00,5.16,
108.408941644,S1-C7,Backend_Bound.Memory_Bound,49.28,% Slots,,,0.00,5.07,
108.408941644,S1-C7,Retiring.Microcode_Sequencer,5.69,% Slots,,idq.ms_uops,0.00,5.29,
108.408941644,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.3,
108.408941644,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
108.408941644,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.89,% Clocks,,idq.ms_switches,0.00,5.3,
108.408941644,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
108.408941644,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.51,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.59,
108.408941644,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
108.408941644,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,23.14,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
108.408941644,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
108.408941644,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
108.408941644,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
108.408941644,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
109.908505953,S0-C0,Backend_Bound,58.21,% Slots,,,0.00,5.33,
109.908505953,S0-C0,Retiring,21.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S0-C0,Backend_Bound.Memory_Bound,46.05,% Slots,,,0.00,5.06,
109.908505953,S0-C0,Backend_Bound.Core_Bound,12.16,% Slots,,,0.00,5.06,
109.908505953,S0-C0,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.11,% Clocks,,idq.ms_switches,0.00,5.34,
109.908505953,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
109.908505953,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
109.908505953,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,26.12,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
109.908505953,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.83,% Clocks,,,0.00,5.33,
109.908505953,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.33,
109.908505953,S0-C1,Backend_Bound.Memory_Bound,57.93,% Slots,,,0.00,5.06,
109.908505953,S0-C1,Retiring.Microcode_Sequencer,6.56,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S0-C1,Backend_Bound,64.56,% Slots,,,0.00,5.33,
109.908505953,S0-C1,Retiring,18.34,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.72,% Clocks,,idq.ms_switches,0.00,5.34,
109.908505953,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.77,% Core_Clocks,,,0.00,5.06,
109.908505953,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.09,% Core_Clocks,,,0.00,5.33,
109.908505953,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
109.908505953,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
109.908505953,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.35,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
109.908505953,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C2,Frontend_Bound,33.53,% Slots,,,0.00,5.33,<==
109.908505953,S0-C2,Backend_Bound,15.68,% Slots,,,0.00,5.33,
109.908505953,S0-C2,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.33,
109.908505953,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.33,
109.908505953,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.34,
109.908505953,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.66,
109.908505953,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.13,% Core_Clocks,,,0.00,5.07,
109.908505953,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C3,Backend_Bound,44.41,% Slots,,,0.00,5.33,
109.908505953,S0-C3,Retiring,20.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S0-C3,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.06,
109.908505953,S0-C3,Backend_Bound.Core_Bound,25.76,% Slots,,,0.00,5.06,
109.908505953,S0-C3,Retiring.Microcode_Sequencer,7.08,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.57,% Clocks,,idq.ms_switches,0.00,5.34,
109.908505953,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
109.908505953,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
109.908505953,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.53,% Clocks,,,0.00,5.33,<==
109.908505953,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C4,Backend_Bound,52.39,% Slots,,,0.00,5.33,
109.908505953,S0-C4,Retiring,23.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S0-C4,Backend_Bound.Memory_Bound,36.17,% Slots,,,0.00,5.06,
109.908505953,S0-C4,Backend_Bound.Core_Bound,16.22,% Slots,,,0.00,5.06,
109.908505953,S0-C4,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.46,% Clocks,,idq.ms_switches,0.00,5.34,
109.908505953,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
109.908505953,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.56,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
109.908505953,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
109.908505953,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,28.29,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
109.908505953,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.25,% Clocks,,,0.00,5.33,
109.908505953,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C5,Backend_Bound,59.65,% Slots,,,0.00,5.33,<==
109.908505953,S0-C5,Retiring,22.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S0-C5,Backend_Bound.Memory_Bound,30.39,% Slots,,,0.00,5.06,
109.908505953,S0-C5,Backend_Bound.Core_Bound,29.26,% Slots,,,0.00,5.06,
109.908505953,S0-C5,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.95,% Clocks,,idq.ms_switches,0.00,5.34,
109.908505953,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
109.908505953,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
109.908505953,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,20.82,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,
109.908505953,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.21,% Clocks,,,0.00,5.33,
109.908505953,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C6,Backend_Bound,51.03,% Slots,,,0.00,5.33,
109.908505953,S0-C6,Retiring,24.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S0-C6,Backend_Bound.Memory_Bound,42.03,% Slots,,,0.00,5.06,<==
109.908505953,S0-C6,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.00,% Clocks,,idq.ms_switches,0.00,5.33,
109.908505953,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
109.908505953,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
109.908505953,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C7,Backend_Bound,54.70,% Slots,,,0.00,5.33,
109.908505953,S0-C7,Retiring,25.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S0-C7,Backend_Bound.Memory_Bound,43.93,% Slots,,,0.00,5.06,
109.908505953,S0-C7,Backend_Bound.Core_Bound,10.77,% Slots,,,0.00,5.06,
109.908505953,S0-C7,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.34,
109.908505953,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
109.908505953,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.15,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
109.908505953,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,16.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
109.908505953,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,28.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
109.908505953,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.86,% Clocks,,,0.00,5.33,
109.908505953,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C0,Backend_Bound,58.57,% Slots,,,0.00,5.33,
109.908505953,S1-C0,Retiring,23.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S1-C0,Backend_Bound.Memory_Bound,43.60,% Slots,,,0.00,5.06,
109.908505953,S1-C0,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.06,
109.908505953,S1-C0,Retiring.Microcode_Sequencer,5.96,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.31,% Clocks,,idq.ms_switches,0.00,5.34,
109.908505953,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
109.908505953,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.04,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
109.908505953,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
109.908505953,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
109.908505953,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,29.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
109.908505953,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C1,Backend_Bound,52.58,% Slots,,,0.00,5.33,
109.908505953,S1-C1,Retiring,20.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S1-C1,Backend_Bound.Memory_Bound,30.69,% Slots,,,0.00,5.07,
109.908505953,S1-C1,Backend_Bound.Core_Bound,21.89,% Slots,,,0.00,5.07,
109.908505953,S1-C1,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.45,% Clocks,,idq.ms_switches,0.00,5.34,
109.908505953,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
109.908505953,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
109.908505953,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,25.04,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.06,<==
109.908505953,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C2,Backend_Bound,58.49,% Slots,,,0.00,5.33,
109.908505953,S1-C2,Retiring,22.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S1-C2,Backend_Bound.Memory_Bound,42.92,% Slots,,,0.00,5.07,
109.908505953,S1-C2,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.07,
109.908505953,S1-C2,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.72,% Clocks,,idq.ms_switches,0.00,5.33,
109.908505953,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
109.908505953,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
109.908505953,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,23.52,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
109.908505953,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.00,% Clocks,,,0.00,5.33,
109.908505953,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C3,Backend_Bound,61.61,% Slots,,,0.00,5.33,
109.908505953,S1-C3,Retiring,19.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S1-C3,Backend_Bound.Memory_Bound,49.73,% Slots,,,0.00,5.07,
109.908505953,S1-C3,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.07,
109.908505953,S1-C3,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.34,
109.908505953,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
109.908505953,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
109.908505953,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,27.94,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.06,<==
109.908505953,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C4,Backend_Bound,59.24,% Slots,,,0.00,5.33,
109.908505953,S1-C4,Retiring,23.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S1-C4,Backend_Bound.Memory_Bound,50.62,% Slots,,,0.00,5.07,
109.908505953,S1-C4,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.18,% Clocks,,idq.ms_switches,0.00,5.33,
109.908505953,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
109.908505953,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.64,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.68,
109.908505953,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,17.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
109.908505953,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,29.58,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
109.908505953,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
109.908505953,S1-C5,Frontend_Bound,29.52,% Slots,,,0.00,5.33,
109.908505953,S1-C5,Backend_Bound,39.25,% Slots,,,0.00,5.33,
109.908505953,S1-C5,Retiring,22.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S1-C5,Frontend_Bound.Frontend_Latency,21.24,% Slots,,rs_events.empty_end,0.00,5.33,
109.908505953,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.86,% Slots,,,0.00,5.33,
109.908505953,S1-C5,Backend_Bound.Memory_Bound,65.71,% Slots,,,0.00,5.07,<==
109.908505953,S1-C5,Retiring.Microcode_Sequencer,5.83,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.33,
109.908505953,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
109.908505953,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.58,% Clocks,,idq.ms_switches,0.00,5.33,
109.908505953,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.49,% Core_Clocks,,,0.00,5.33,
109.908505953,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
109.908505953,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
109.908505953,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C6,Backend_Bound,54.93,% Slots,,,0.00,5.33,
109.908505953,S1-C6,Retiring,24.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S1-C6,Backend_Bound.Memory_Bound,53.24,% Slots,,,0.00,5.07,
109.908505953,S1-C6,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.25,% Clocks,,idq.ms_switches,0.00,5.33,
109.908505953,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
109.908505953,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.38,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
109.908505953,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
109.908505953,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,29.77,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.06,<==
109.908505953,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C7,Backend_Bound,59.36,% Slots,,,0.00,5.33,
109.908505953,S1-C7,Retiring,21.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
109.908505953,S1-C7,Backend_Bound.Memory_Bound,58.22,% Slots,,,0.00,5.06,
109.908505953,S1-C7,Retiring.Microcode_Sequencer,5.87,% Slots,,idq.ms_uops,0.00,5.33,
109.908505953,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.33,
109.908505953,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
109.908505953,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
109.908505953,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,23.81,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.06,<==
109.908505953,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
109.908505953,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
110.524585829,S0-C0,Frontend_Bound,27.26,% Slots,,,0.00,5.25,
110.524585829,S0-C0,Backend_Bound,41.58,% Slots,,,0.00,5.25,<==
110.524585829,S0-C0,Retiring,22.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S0-C0,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.22,
110.524585829,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
110.524585829,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.75,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C1,Frontend_Bound,36.10,% Slots,,,0.00,5.25,
110.524585829,S0-C1,Backend_Bound,30.11,% Slots,,,0.00,5.25,
110.524585829,S0-C1,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S0-C1,Frontend_Bound.Frontend_Latency,55.20,% Slots,,rs_events.empty_end,0.00,5.21,<==
110.524585829,S0-C1,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.21,
110.524585829,S0-C1,Backend_Bound.Core_Bound,18.04,% Slots,,,0.00,5.21,
110.524585829,S0-C1,Retiring.Microcode_Sequencer,15.05,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.22,
110.524585829,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
110.524585829,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
110.524585829,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C2,Frontend_Bound,37.54,% Slots,,,0.00,5.24,
110.524585829,S0-C2,Backend_Bound,32.92,% Slots,,,0.00,5.24,
110.524585829,S0-C2,Retiring,19.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S0-C2,Frontend_Bound.Frontend_Latency,22.87,% Slots,,rs_events.empty_end,0.00,5.22,
110.524585829,S0-C2,Frontend_Bound.Frontend_Bandwidth,29.32,% Slots,,,0.00,5.24,<==
110.524585829,S0-C2,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.22,
110.524585829,S0-C2,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,5.22,
110.524585829,S0-C2,Retiring.Microcode_Sequencer,15.51,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.22,
110.524585829,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
110.524585829,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.41,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
110.524585829,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.39,% Clocks,,,0.00,5.19,
110.524585829,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C3,Backend_Bound,84.47,% Slots,,,0.00,5.24,
110.524585829,S0-C3,Retiring,18.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S0-C3,Backend_Bound.Memory_Bound,70.48,% Slots,,,0.00,5.22,
110.524585829,S0-C3,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.22,
110.524585829,S0-C3,Retiring.Microcode_Sequencer,8.76,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
110.524585829,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C4,Frontend_Bound,31.36,% Slots,,,0.00,5.24,
110.524585829,S0-C4,Backend_Bound,39.55,% Slots,,,0.00,5.24,
110.524585829,S0-C4,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S0-C4,Frontend_Bound.Frontend_Latency,24.52,% Slots,,rs_events.empty_end,0.00,5.22,
110.524585829,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.58,% Slots,,,0.00,5.24,
110.524585829,S0-C4,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.22,
110.524585829,S0-C4,Backend_Bound.Core_Bound,25.28,% Slots,,,0.00,5.22,<==
110.524585829,S0-C4,Retiring.Microcode_Sequencer,14.48,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.21,
110.524585829,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
110.524585829,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.27,% Clocks,,idq.ms_switches,0.00,5.21,
110.524585829,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
110.524585829,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C5,Frontend_Bound.Frontend_Bandwidth,30.74,% Slots,,,0.00,5.25,
110.524585829,S0-C5,Retiring.Microcode_Sequencer,16.04,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S0-C5,Backend_Bound,76.42,% Slots,,,0.00,5.25,
110.524585829,S0-C5,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
110.524585829,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
110.524585829,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C6,Frontend_Bound,35.12,% Slots,,,0.00,5.25,<==
110.524585829,S0-C6,Backend_Bound,11.80,% Slots,,,0.00,5.25,
110.524585829,S0-C6,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.22,
110.524585829,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.56,% Slots,,,0.00,5.25,
110.524585829,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.22,
110.524585829,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
110.524585829,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.36,% Core_Clocks,,,0.00,5.2,
110.524585829,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C7,Frontend_Bound,32.51,% Slots,,,0.00,5.24,
110.524585829,S0-C7,Backend_Bound,35.23,% Slots,,,0.00,5.24,
110.524585829,S0-C7,Retiring,16.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S0-C7,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.22,
110.524585829,S0-C7,Frontend_Bound.Frontend_Bandwidth,26.48,% Slots,,,0.00,5.24,
110.524585829,S0-C7,Backend_Bound.Memory_Bound,27.75,% Slots,,,0.00,5.22,
110.524585829,S0-C7,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.22,
110.524585829,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
110.524585829,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
110.524585829,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C0,Backend_Bound,66.66,% Slots,,,0.00,5.24,
110.524585829,S1-C0,Retiring,25.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S1-C0,Backend_Bound.Memory_Bound,53.32,% Slots,,,0.00,5.22,
110.524585829,S1-C0,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.22,
110.524585829,S1-C0,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
110.524585829,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.79,% Clocks,,,0.00,5.19,
110.524585829,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C1,Frontend_Bound,38.84,% Slots,,,0.00,5.25,
110.524585829,S1-C1,Bad_Speculation,13.68,% Slots,,,0.00,5.25,
110.524585829,S1-C1,Retiring,15.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S1-C1,Frontend_Bound.Frontend_Latency,21.81,% Slots,,rs_events.empty_end,0.00,5.22,
110.524585829,S1-C1,Frontend_Bound.Frontend_Bandwidth,100.14,% Slots,,,0.00,5.25,
110.524585829,S1-C1,Bad_Speculation.Branch_Mispredicts,13.47,% Slots,,br_misp_retired.all_branches,0.00,5.24,
110.524585829,S1-C1,Retiring.Microcode_Sequencer,11.30,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.21,
110.524585829,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
110.524585829,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.81,% Clocks,,idq.ms_switches,0.00,5.21,
110.524585829,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.36,% Core_Clocks,,,0.00,5.2,<==
110.524585829,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C2,Backend_Bound,36.66,% Slots,,,0.00,5.25,<==
110.524585829,S1-C2,Backend_Bound.Memory_Bound,17.82,% Slots,,,0.00,5.22,
110.524585829,S1-C2,Backend_Bound.Core_Bound,18.84,% Slots,,,0.00,5.22,
110.524585829,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
110.524585829,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,14.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
110.524585829,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,25.29,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,
110.524585829,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.64,% Clocks,,,0.00,5.2,
110.524585829,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C3,Frontend_Bound,27.54,% Slots,,,0.00,5.24,
110.524585829,S1-C3,Backend_Bound,55.06,% Slots,,,0.00,5.24,
110.524585829,S1-C3,Retiring,18.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S1-C3,Frontend_Bound.Frontend_Latency,25.37,% Slots,,rs_events.empty_end,0.00,5.22,
110.524585829,S1-C3,Backend_Bound.Memory_Bound,32.18,% Slots,,,0.00,5.22,
110.524585829,S1-C3,Backend_Bound.Core_Bound,22.88,% Slots,,,0.00,5.22,
110.524585829,S1-C3,Retiring.Microcode_Sequencer,4.87,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.22,
110.524585829,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
110.524585829,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.40,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
110.524585829,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.17,% Clocks,,,0.00,5.2,
110.524585829,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
110.524585829,S1-C4,Frontend_Bound,20.08,% Slots,,,0.00,5.24,
110.524585829,S1-C4,Backend_Bound,51.78,% Slots,,,0.00,5.24,
110.524585829,S1-C4,Retiring,26.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S1-C4,Backend_Bound.Memory_Bound,47.00,% Slots,,,0.00,5.22,
110.524585829,S1-C4,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.02,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
110.524585829,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.22,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.4,
110.524585829,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
110.524585829,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,30.02,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
110.524585829,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C5,Backend_Bound,69.40,% Slots,,,0.00,5.25,
110.524585829,S1-C5,Retiring,18.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S1-C5,Backend_Bound.Memory_Bound,20.23,% Slots,,,0.00,5.22,
110.524585829,S1-C5,Backend_Bound.Core_Bound,49.17,% Slots,,,0.00,5.22,
110.524585829,S1-C5,Retiring.Microcode_Sequencer,6.81,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.67,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,19.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
110.524585829,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.14,% Clocks,,,0.00,5.19,<==
110.524585829,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C6,Frontend_Bound,36.05,% Slots,,,0.00,5.24,
110.524585829,S1-C6,Backend_Bound,40.02,% Slots,,,0.00,5.24,<==
110.524585829,S1-C6,Retiring,20.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S1-C6,Frontend_Bound.Frontend_Latency,17.27,% Slots,,rs_events.empty_end,0.00,5.21,
110.524585829,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.35,% Slots,,,0.00,5.24,
110.524585829,S1-C6,Backend_Bound.Memory_Bound,19.51,% Slots,,,0.00,5.21,
110.524585829,S1-C6,Backend_Bound.Core_Bound,20.52,% Slots,,,0.00,5.21,
110.524585829,S1-C6,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.22,
110.524585829,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
110.524585829,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.73,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
110.524585829,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C7,Frontend_Bound,21.51,% Slots,,,0.00,5.24,
110.524585829,S1-C7,Backend_Bound,64.51,% Slots,,,0.00,5.24,
110.524585829,S1-C7,Retiring,16.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
110.524585829,S1-C7,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.22,
110.524585829,S1-C7,Backend_Bound.Memory_Bound,87.83,% Slots,,,0.00,5.22,
110.524585829,S1-C7,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.24,
110.524585829,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.48,% Clocks,,,0.00,5.22,
110.524585829,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
110.524585829,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.49,% Clocks,,idq.ms_switches,0.00,5.22,
110.524585829,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
110.524585829,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,7.58,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.4,
110.524585829,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,20.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
110.524585829,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,35.89,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
110.524585829,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
110.524585829,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
110.524585829,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
# 4.0-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
