{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Running the test suite"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "You might have to clean the cache from a previous test run (when you get failures with respect to local conftest.py configurations). This can happen when you run the notebooks in a locally mounted directory (i.e. shared by different environments)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "metadata": {},
   "outputs": [],
   "source": [
    "! cd ../../myhdl/ && py3clean ."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 78,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "py.test-3\n",
      "\u001b[1m============================= test session starts ==============================\u001b[0m\n",
      "platform linux -- Python 3.7.3, pytest-3.10.1, py-1.7.0, pluggy-0.8.0\n",
      "rootdir: /home/pyosys/src/myhdl/myhdl-local, inifile:\n",
      "plugins: notebook-0.6.0\n",
      "collected 83 items                                                             \u001b[0m\u001b[1m\n",
      "\n",
      "test_arith.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                      [  6%]\u001b[0m\n",
      "test_array.py \u001b[32m.\u001b[0m\u001b[31mF\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                                       [ 10%]\u001b[0m\n",
      "test_blackbox.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[31mF\u001b[0m\u001b[36m                                                   [ 16%]\u001b[0m\n",
      "test_fsm.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                                        [ 22%]\u001b[0m\n",
      "test_general.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[33ms\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                                   [ 30%]\u001b[0m\n",
      "test_hierarchy.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[31mF\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[31mF\u001b[0m\u001b[33ms\u001b[0m\u001b[36m                                               [ 39%]\u001b[0m\n",
      "test_interface.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                    [ 43%]\u001b[0m\n",
      "test_memory.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[31mF\u001b[0m\u001b[33ms\u001b[0m\u001b[36m                                                    [ 50%]\u001b[0m\n",
      "test_mux.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                         [ 55%]\u001b[0m\n",
      "test_resize.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                             [ 71%]\u001b[0m\n",
      "test_shadowsignals.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                 [ 73%]\u001b[0m\n",
      "test_simple.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[33mx\u001b[0m\u001b[36m                                      [ 97%]\u001b[0m\n",
      "test_stimulus.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[36m                                                      [100%]\u001b[0m\n",
      "\n",
      "=================================== FAILURES ===================================\n",
      "\u001b[31m\u001b[1m____________________________ test_mapped_uut[uut1] _____________________________\u001b[0m\n",
      "\n",
      "uut = <myhdl._block.block object at 0x7f4ca4b58b70>\n",
      "\n",
      "\u001b[1m    @pytest.mark.parametrize(\"uut\", UUT_LIST)\u001b[0m\n",
      "\u001b[1m    def test_mapped_uut(uut):\u001b[0m\n",
      "\u001b[1m    \tarst = False\u001b[0m\n",
      "\u001b[1m    \trun_conversion(uut, arst, None, False) # No wrapper, no display\u001b[0m\n",
      "\u001b[1m>   \trun_tb(tb_unit(uut, mapped_uut, arst), 2000)\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_array.py\u001b[0m:141: \n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:198: in __call__\n",
      "\u001b[1m    self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:220: in __init__\n",
      "\u001b[1m    self.subs = _flatten(func(*args, **kwargs))\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:57: in tb_unit\n",
      "\u001b[1m    inst_syn = uut_syn(uut, clk, ce, reset, do_syn, debug_syn)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:198: in __call__\n",
      "\u001b[1m    self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:220: in __init__\n",
      "\u001b[1m    self.subs = _flatten(func(*args, **kwargs))\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:90: in mapped_uut\n",
      "\u001b[1m    return setupCosimulation(name, False, args)\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:34: in setupCosimulation\n",
      "\u001b[1m    c = Cosimulation(simulate_cmd, **interface)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:218: in __init__\n",
      "\u001b[1m    CosimulationPipe.__init__(self, exe, False, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:103: in __init__\n",
      "\u001b[1m    self.run_cosim(**kwargs)\u001b[0m\n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\n",
      "self = <myhdl._Cosimulation.Cosimulation object at 0x7f4ca4918e10>\n",
      "kwargs = {'ce': Signal(False), 'clk': Signal(False), 'debug': Signal(False), 'dout': Signal(modbv(0)), ...}\n",
      "s = ''\n",
      "\n",
      "\u001b[1m    def run_cosim(self, **kwargs):\u001b[0m\n",
      "\u001b[1m        while 1:\u001b[0m\n",
      "\u001b[1m            s = to_str(os.read(self._rt, _MAXLINE))\u001b[0m\n",
      "\u001b[1m            if not s:\u001b[0m\n",
      "\u001b[1m                self.dump_output()\u001b[0m\n",
      "\u001b[1m>               raise CosimulationError(_error.SimulationEnd)\u001b[0m\n",
      "\u001b[1m\u001b[31mE               myhdl.CosimulationError: Premature simulation end\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:110: CosimulationError\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "===== Analyze signals for < Instance class_array_workaround > =====\n",
      "\u001b[7;34mNEW WIRE reset := class_array_workaround_reset\u001b[0m\n",
      "\u001b[7;34mNEW WIRE ce := class_array_workaround_ce\u001b[0m\n",
      "\u001b[7;34mNEW WIRE ce_d0 := class_array_workaround_ce_d0\u001b[0m\n",
      "\u001b[7;34mNEW WIRE ce_d1 := class_array_workaround_ce_d1\u001b[0m\n",
      "\u001b[7;34mNEW WIRE clk := class_array_workaround_clk\u001b[0m\n",
      "\u001b[7;34mNEW WIRE counter := class_array_workaround_counter\u001b[0m\n",
      "\u001b[7;34mNEW WIRE debug := class_array_workaround_debug\u001b[0m\n",
      "\u001b[7;34mNEW WIRE dout := class_array_workaround_dout\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem0_data := class_array_workaround_mem0_data\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem1_data := class_array_workaround_mem1_data\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem0_en := class_array_workaround_mem0_en\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem1_en := class_array_workaround_mem1_en\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem0_addr := class_array_workaround_mem0_addr\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem1_addr := class_array_workaround_mem1_addr\u001b[0m\n",
      "===== Analyze signals for < Instance up_counter_1_0 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := class_array_workaround_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE reset <--- <reset> := class_array_workaround_reset\u001b[0m\n",
      "\u001b[32mREUSE WIRE ce <--- <ce> := class_array_workaround_ce\u001b[0m\n",
      "\u001b[32mREUSE WIRE counter <--- <counter> := class_array_workaround_counter\u001b[0m\n",
      "===== Analyze signals for < Instance simple_lut_0 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := class_array_workaround_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_en <--- <mem0_en> := class_array_workaround_mem0_en\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_data <--- <mem0_data> := class_array_workaround_mem0_data\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_addr <--- <mem0_addr> := class_array_workaround_mem0_addr\u001b[0m\n",
      "===== Analyze signals for < Instance simple_lut_1 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := class_array_workaround_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_en <--- <mem1_en> := class_array_workaround_mem1_en\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_data <--- <mem1_data> := class_array_workaround_mem1_data\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_addr <--- <mem1_addr> := class_array_workaround_mem1_addr\u001b[0m\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'class_array_workaround'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m class_array_workaround_1_1_1_8_1\n",
      "CONVERT_RTL tree >>>>>> 'CLASS_ARRAY_WORKAROUND_DELAY' \n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:118 <_ast.Assign object at 0x7f4ca493f0b8>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:118 <_ast.Name object at 0x7f4ca493f208>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:118 sig: ce_d0/ce_d0\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:118 assign 'ce_d0' to preassigned Port ce_d0 size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:118 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:119 <_ast.Assign object at 0x7f4ca493f2b0>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:119 <_ast.Name object at 0x7f4ca493f358>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:119 sig: ce_d1/ce_d1\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:119 assign 'ce_d1' to preassigned Port ce_d1 size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:119 RHS type <class '_ast.Name'>\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:115 ce_d0\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:116 ce_d0\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:115 ce_d1\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:116 ce_d1\n",
      "CONVERT_RTL tree >>>>>> 'CLASS_ARRAY_WORKAROUND_ASSIGN' \n",
      "Sensitivity list for assign:\n",
      "\t counter\n",
      "\t ce\n",
      "\t mem1_data\n",
      "\t ce_d0\n",
      "\t mem0_data\n",
      "\t ce_d1\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:124 <_ast.Name object at 0x7f4ca493f3c8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:124 sig: dout/dout\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:124 assign 'dout' to preassigned Port dout size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:124 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:126 <_ast.Name object at 0x7f4ca493f748>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:126 sig: dout/dout\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:126 assign 'dout' to preassigned Port dout size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:126 RHS type <class '_ast.Num'>\n",
      "\u001b[7;34mEXTENSION\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:126 signed: False\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:124 dout\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:126 dout\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:123 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:127 <_ast.Name object at 0x7f4ca493f940>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:127 sig: debug/debug\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:127 assign 'debug' to preassigned Port debug size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:127 RHS type <class '_ast.Num'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:127 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:128 <_ast.Name object at 0x7f4ca493f978>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:128 sig: mem0_en/mem0_en\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:128 assign 'mem0_en' to preassigned Port mem0_en size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:128 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:128 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:129 <_ast.Name object at 0x7f4ca493fb38>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:129 sig: mem1_en/mem1_en\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:129 assign 'mem1_en' to preassigned Port mem1_en size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:129 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:129 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:130 <_ast.Name object at 0x7f4ca493fbe0>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:130 sig: mem0_addr/mem0_addr\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:130 assign 'mem0_addr' to preassigned Port mem0_addr size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:130 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:130 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:131 <_ast.Name object at 0x7f4ca493fcf8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:131 sig: mem1_addr/mem1_addr\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:131 assign 'mem1_addr' to preassigned Port mem1_addr size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:131 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:131 async\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:120 debug\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:120 mem0_en\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:120 mem1_en\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:120 mem0_addr\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:120 mem1_addr\n",
      "============================================================================\n",
      "++++++++  up_counter_1_1_1_8  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> reset\u001b[0m\n",
      "\u001b[7;34m>> ce\u001b[0m\n",
      "\u001b[7;34m>> counter\u001b[0m\n",
      "REMAINING\n",
      "Legacy class bus\n",
      "++++++++  simple_lut_1  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> bus_en\u001b[0m\n",
      "\u001b[7;34m>> bus_data\u001b[0m\n",
      "\u001b[7;34m>> bus_addr\u001b[0m\n",
      "REMAINING\n",
      "Legacy class bus\n",
      "++++++++  simple_lut_1  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> bus_en\u001b[0m\n",
      "\u001b[7;34m>> bus_data\u001b[0m\n",
      "\u001b[7;34m>> bus_addr\u001b[0m\n",
      "REMAINING\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'up_counter_1_0'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m up_counter_1_1_1_8\n",
      "CONVERT_RTL tree >>>>>> 'CLASS_ARRAY_WORKAROUND_UP_COUNTER_1_0_WORKER' \n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:15 <_ast.If object at 0x7f4ca4938f60>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 <_ast.Name object at 0x7f4ca4938cc0>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 sig: counter/counter\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 assign 'counter' to preassigned Port counter size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;31mTRUNC\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 Implicit carry truncate: counter[8:], src[9:]\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 counter\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:13 counter\n",
      "============================================================================\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'simple_lut_0'\u001b[0m\n",
      "Legacy class bus\n",
      "\u001b[32mAdding module with name:\u001b[0m simple_lut_1\n",
      "CONVERT_RTL tree >>>>>> 'CLASS_ARRAY_WORKAROUND_SIMPLE_LUT_0_WORKER' \n",
      "\u001b[7;35mPROCESS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:19 CLASS_ARRAY_WORKAROUND_SIMPLE_LUT_0_WORKER():class_array_workaround_clk Single edge:\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:22 <_ast.Name object at 0x7f4ca48d8748>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:22 sig: bus_data/bus_data\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:22 assign 'bus_data' to preassigned Port bus_data size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:22 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:22 bus_data\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:21 async\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_array.py:19 bus_data\n",
      "============================================================================\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'simple_lut_1'\u001b[0m\n",
      "Dumping module `$up_counter_1_1_1_8'.\n",
      "Dumping module `\\flipflop_chain'.\n",
      "\n",
      "-- Running command `hierarchy -top $class_array_workaround_1_1_1_8_1' --\n",
      "\n",
      "34. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "34.1. Analyzing design hierarchy..\n",
      "Top module:  $class_array_workaround_1_1_1_8_1\n",
      "Used module:     $simple_lut_1\n",
      "Used module:     $up_counter_1_1_1_8\n",
      "\n",
      "34.2. Analyzing design hierarchy..\n",
      "Top module:  $class_array_workaround_1_1_1_8_1\n",
      "Used module:     $simple_lut_1\n",
      "Used module:     $up_counter_1_1_1_8\n",
      "Removed 0 unused modules.\n",
      "\n",
      "-- Running command `hierarchy -check' --\n",
      "\n",
      "35. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "-- Running command `write_verilog class_array_workaround_mapped.v' --\n",
      "\n",
      "36. Executing Verilog backend.\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "class_array_workaround_mapped.v:68: error: port ``bus_addr'' is not a port of _16_.\n",
      "class_array_workaround_mapped.v:68: error: port ``bus_data'' is not a port of _16_.\n",
      "class_array_workaround_mapped.v:68: error: port ``bus_en'' is not a port of _16_.\n",
      "class_array_workaround_mapped.v:74: error: port ``bus_addr'' is not a port of _17_.\n",
      "class_array_workaround_mapped.v:74: error: port ``bus_data'' is not a port of _17_.\n",
      "class_array_workaround_mapped.v:74: error: port ``bus_en'' is not a port of _17_.\n",
      "6 error(s) during elaboration.\n",
      "class_array_workaround_mapped.o: Unable to open input file.\n",
      "\u001b[31m\u001b[1m____________________________ test_blackbox_classarg ____________________________\u001b[0m\n",
      "\n",
      "\u001b[1m    def test_blackbox_classarg():\u001b[0m\n",
      "\u001b[1m    \tUNIT = inst_classarg_blackbox\u001b[0m\n",
      "\u001b[1m    \tarst = False\u001b[0m\n",
      "\u001b[1m    \tdesign = design_from_entity(UNIT, arst)\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m    \tdesign.write_verilog(\"inst_classarg_blackbox\", True)\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m>   \trun_tb(tb_unit(UNIT, mapped_uut, arst), 2000)\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_blackbox.py\u001b[0m:353: \n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:198: in __call__\n",
      "\u001b[1m    self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:220: in __init__\n",
      "\u001b[1m    self.subs = _flatten(func(*args, **kwargs))\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:57: in tb_unit\n",
      "\u001b[1m    inst_syn = uut_syn(uut, clk, ce, reset, do_syn, debug_syn)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:198: in __call__\n",
      "\u001b[1m    self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:220: in __init__\n",
      "\u001b[1m    self.subs = _flatten(func(*args, **kwargs))\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:90: in mapped_uut\n",
      "\u001b[1m    return setupCosimulation(name, False, args)\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:34: in setupCosimulation\n",
      "\u001b[1m    c = Cosimulation(simulate_cmd, **interface)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:218: in __init__\n",
      "\u001b[1m    CosimulationPipe.__init__(self, exe, False, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:103: in __init__\n",
      "\u001b[1m    self.run_cosim(**kwargs)\u001b[0m\n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\n",
      "self = <myhdl._Cosimulation.Cosimulation object at 0x7f4ca48bbb00>\n",
      "kwargs = {'ce': Signal(False), 'clk': Signal(False), 'debug': Signal(False), 'dout': Signal(modbv(0)), ...}\n",
      "s = ''\n",
      "\n",
      "\u001b[1m    def run_cosim(self, **kwargs):\u001b[0m\n",
      "\u001b[1m        while 1:\u001b[0m\n",
      "\u001b[1m            s = to_str(os.read(self._rt, _MAXLINE))\u001b[0m\n",
      "\u001b[1m            if not s:\u001b[0m\n",
      "\u001b[1m                self.dump_output()\u001b[0m\n",
      "\u001b[1m>               raise CosimulationError(_error.SimulationEnd)\u001b[0m\n",
      "\u001b[1m\u001b[31mE               myhdl.CosimulationError: Premature simulation end\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:110: CosimulationError\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "===== Analyze signals for < Instance inst_classarg_blackbox > =====\n",
      "\u001b[7;34mNEW WIRE clk := inst_classarg_blackbox_clk\u001b[0m\n",
      "\u001b[7;34mNEW WIRE ce := inst_classarg_blackbox_ce\u001b[0m\n",
      "\u001b[7;34mNEW WIRE reset := inst_classarg_blackbox_reset\u001b[0m\n",
      "\u001b[7;34mNEW WIRE debug := inst_classarg_blackbox_debug\u001b[0m\n",
      "\u001b[7;34mNEW WIRE dout := inst_classarg_blackbox_dout\u001b[0m\n",
      "\u001b[7;34mNEW WIRE q_data := inst_classarg_blackbox_q_data\u001b[0m\n",
      "\u001b[7;34mNEW WIRE q_en := inst_classarg_blackbox_q_en\u001b[0m\n",
      "===== Analyze signals for < Instance lfsr8_3_0_1_2_3 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := inst_classarg_blackbox_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE reset <--- <reset> := inst_classarg_blackbox_reset\u001b[0m\n",
      "\u001b[32mREUSE WIRE ce <--- <ce> := inst_classarg_blackbox_ce\u001b[0m\n",
      "\u001b[7;34mNEW WIRE dout := lfsr8_3_0_1_2_3_dout\u001b[0m\n",
      "\u001b[7;34mNEW WIRE fb := lfsr8_3_0_1_2_3_fb\u001b[0m\n",
      "\u001b[7;34mNEW WIRE v := lfsr8_3_0_1_2_3_v\u001b[0m\n",
      "===== Analyze signals for < Instance lfsr8_4_0_1_2 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := inst_classarg_blackbox_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE reset <--- <reset> := inst_classarg_blackbox_reset\u001b[0m\n",
      "\u001b[32mREUSE WIRE ce <--- <ce> := inst_classarg_blackbox_ce\u001b[0m\n",
      "\u001b[7;34mNEW WIRE dout := lfsr8_4_0_1_2_dout\u001b[0m\n",
      "\u001b[7;34mNEW WIRE fb := lfsr8_4_0_1_2_fb\u001b[0m\n",
      "\u001b[7;34mNEW WIRE v := lfsr8_4_0_1_2_v\u001b[0m\n",
      "===== Analyze signals for < Instance ext_xor_cls_0 > =====\n",
      "\u001b[32mREUSE WIRE q_data <--- <q_data> := inst_classarg_blackbox_q_data\u001b[0m\n",
      "\u001b[32mREUSE WIRE a_data <--- <dout> := lfsr8_3_0_1_2_3_dout\u001b[0m\n",
      "\u001b[32mREUSE WIRE b_data <--- <dout> := lfsr8_4_0_1_2_dout\u001b[0m\n",
      "\u001b[32mREUSE WIRE q_en <--- <q_en> := inst_classarg_blackbox_q_en\u001b[0m\n",
      "\u001b[7;34mNEW WIRE a_en := ext_xor_cls_0_a_en\u001b[0m\n",
      "\u001b[7;34mNEW WIRE b_en := ext_xor_cls_0_b_en\u001b[0m\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'inst_classarg_blackbox'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m inst_classarg_blackbox_1_1_1_8_1\n",
      "CONVERT_RTL tree >>>>>> 'INST_CLASSARG_BLACKBOX_ASSIGN' \n",
      "\u001b[32mSTMT_SIMPLE\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_blackbox.py:288 <_ast.Assign object at 0x7f4ca48898d0>\n",
      "\u001b[32mPORT ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_blackbox.py:288 PORT local: 'dout', sig: IdString \"\\dout\"\n",
      "\u001b[32mSTMT_SIMPLE\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_blackbox.py:289 <_ast.Assign object at 0x7f4ca4889b38>\n",
      "\u001b[32mPORT ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_blackbox.py:289 PORT local: 'debug', sig: IdString \"\\debug\"\n",
      "============================================================================\n",
      "++++++++  lfsr8_1_1_1_c5_8  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> reset\u001b[0m\n",
      "\u001b[7;34m>> ce\u001b[0m\n",
      "\u001b[7;34m>> dout\u001b[0m\n",
      "\u001b[7;34m>> fb\u001b[0m\n",
      "Internal\n",
      "\u001b[7;34m>> v\u001b[0m\n",
      "Internal\n",
      "REMAINING\n",
      "++++++++  lfsr8_1_1_1_c0_8  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> reset\u001b[0m\n",
      "\u001b[7;34m>> ce\u001b[0m\n",
      "\u001b[7;34m>> dout\u001b[0m\n",
      "\u001b[7;34m>> fb\u001b[0m\n",
      "Internal\n",
      "\u001b[7;34m>> v\u001b[0m\n",
      "Internal\n",
      "REMAINING\n",
      "Legacy class a\n",
      "Legacy class b\n",
      "Legacy class q\n",
      "++++++++  ext_xor_cls  ++++++++\n",
      "\u001b[7;34m>> q_data\u001b[0m\n",
      "\u001b[7;34m>> a_data\u001b[0m\n",
      "\u001b[7;34m>> b_data\u001b[0m\n",
      "\u001b[7;34m>> q_en\u001b[0m\n",
      "\u001b[7;34m>> a_en\u001b[0m\n",
      "\u001b[7;34m>> b_en\u001b[0m\n",
      "REMAINING\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'lfsr8_3_0_1_2_3'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m lfsr8_1_1_1_c5_8\n",
      "CONVERT_RTL tree >>>>>> 'INST_CLASSARG_BLACKBOX_LFSR8_3_0_1_2_3_WORKER' \n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:31 <_ast.If object at 0x7f4ca4889e48>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 <_ast.Name object at 0x7f4ca48a7cf8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 sig: v/v\n",
      "\u001b[32mCONCAT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 \n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 assign 'v' to preassigned Port v size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 RHS type <class '_ast.Call'>\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 v\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:29 v\n",
      "CONVERT_RTL tree >>>>>> 'INST_CLASSARG_BLACKBOX_LFSR8_3_0_1_2_3_ASSIGN' \n",
      "Sensitivity list for assign:\n",
      "\t v\n",
      "\u001b[7;34mVAR_INIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:36 Init variable e\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:36 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:37 <_ast.Name object at 0x7f4ca48b31d0>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:37 sig: fb/fb\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:37 assign 'fb' to preassigned Port fb size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:37 RHS type <class '_ast.BinOp'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:37 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:38 <_ast.Name object at 0x7f4ca48b33c8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:38 sig: dout/a_data\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:38 assign 'dout' to preassigned Port dout size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:38 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:38 async\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:33 e\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:33 fb\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:33 dout\n",
      "============================================================================\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'lfsr8_4_0_1_2'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m lfsr8_1_1_1_c0_8\n",
      "CONVERT_RTL tree >>>>>> 'INST_CLASSARG_BLACKBOX_LFSR8_4_0_1_2_WORKER' \n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:31 <_ast.If object at 0x7f4ca48b36d8>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 <_ast.Name object at 0x7f4ca48b37f0>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 sig: v/v\n",
      "\u001b[32mCONCAT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 \n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 assign 'v' to preassigned Port v size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 RHS type <class '_ast.Call'>\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:32 v\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:29 v\n",
      "CONVERT_RTL tree >>>>>> 'INST_CLASSARG_BLACKBOX_LFSR8_4_0_1_2_ASSIGN' \n",
      "Sensitivity list for assign:\n",
      "\t v\n",
      "\u001b[7;34mVAR_INIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:36 Init variable e\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:36 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:37 <_ast.Name object at 0x7f4ca48af4a8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:37 sig: fb/fb\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:37 assign 'fb' to preassigned Port fb size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:37 RHS type <class '_ast.BinOp'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:37 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:38 <_ast.Name object at 0x7f4ca48af6a0>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:38 sig: dout/b_data\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:38 assign 'dout' to preassigned Port dout size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:38 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:38 async\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:33 e\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:33 fb\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/lfsr8.py:33 dout\n",
      "============================================================================\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'ext_xor_cls_0'\u001b[0m\n",
      "\u001b[7;34m\tInfer blackbox: 'ext_xor_cls_0'\u001b[0m\n",
      "Legacy class a\n",
      "Legacy class b\n",
      "Legacy class q\n",
      "\u001b[32mAdding module with name:\u001b[0m ext_xor_cls\n",
      "Output filename: ext_xor_mapped.il\n",
      "\n",
      "-- Running command `hierarchy -top $inst_classarg_blackbox_1_1_1_8_1' --\n",
      "\n",
      "55. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "55.1. Analyzing design hierarchy..\n",
      "Top module:  $inst_classarg_blackbox_1_1_1_8_1\n",
      "Used module:     $ext_xor_cls\n",
      "Used module:     $lfsr8_1_1_1_c0_8\n",
      "Used module:     $lfsr8_1_1_1_c5_8\n",
      "\n",
      "55.2. Analyzing design hierarchy..\n",
      "Top module:  $inst_classarg_blackbox_1_1_1_8_1\n",
      "Used module:     $ext_xor_cls\n",
      "Used module:     $lfsr8_1_1_1_c0_8\n",
      "Used module:     $lfsr8_1_1_1_c5_8\n",
      "Removed 0 unused modules.\n",
      "\n",
      "-- Running command `hierarchy -check' --\n",
      "\n",
      "56. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "-- Running command `write_verilog inst_classarg_blackbox_mapped.v' --\n",
      "\n",
      "57. Executing Verilog backend.\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "inst_classarg_blackbox_mapped.v:103: error: port ``a_data'' is not a port of _6_.\n",
      "inst_classarg_blackbox_mapped.v:103: error: port ``a_en'' is not a port of _6_.\n",
      "inst_classarg_blackbox_mapped.v:103: error: port ``b_data'' is not a port of _6_.\n",
      "inst_classarg_blackbox_mapped.v:103: error: port ``b_en'' is not a port of _6_.\n",
      "inst_classarg_blackbox_mapped.v:103: error: port ``q_data'' is not a port of _6_.\n",
      "inst_classarg_blackbox_mapped.v:103: error: port ``q_en'' is not a port of _6_.\n",
      "6 error(s) during elaboration.\n",
      "inst_classarg_blackbox_mapped.o: Unable to open input file.\n",
      "\u001b[31m\u001b[1m____________________________ test_mapped_uut[uut2] _____________________________\u001b[0m\n",
      "\n",
      "uut = <myhdl._block.block object at 0x7f4ca4ad3240>\n",
      "\n",
      "\u001b[1m    @pytest.mark.parametrize(\"uut\", UUT_LIST)\u001b[0m\n",
      "\u001b[1m    def test_mapped_uut(uut):\u001b[0m\n",
      "\u001b[1m    \tarst = False\u001b[0m\n",
      "\u001b[1m    \trun_conversion(uut, arst, None, False) # No wrapper, no display\u001b[0m\n",
      "\u001b[1m>   \trun_tb(tb_unit(uut, mapped_uut, arst), 20000)\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_hierarchy.py\u001b[0m:258: \n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:198: in __call__\n",
      "\u001b[1m    self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:220: in __init__\n",
      "\u001b[1m    self.subs = _flatten(func(*args, **kwargs))\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:57: in tb_unit\n",
      "\u001b[1m    inst_syn = uut_syn(uut, clk, ce, reset, do_syn, debug_syn)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:198: in __call__\n",
      "\u001b[1m    self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:220: in __init__\n",
      "\u001b[1m    self.subs = _flatten(func(*args, **kwargs))\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:90: in mapped_uut\n",
      "\u001b[1m    return setupCosimulation(name, False, args)\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:34: in setupCosimulation\n",
      "\u001b[1m    c = Cosimulation(simulate_cmd, **interface)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:218: in __init__\n",
      "\u001b[1m    CosimulationPipe.__init__(self, exe, False, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:103: in __init__\n",
      "\u001b[1m    self.run_cosim(**kwargs)\u001b[0m\n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\n",
      "self = <myhdl._Cosimulation.Cosimulation object at 0x7f4ca452fd30>\n",
      "kwargs = {'ce': Signal(False), 'clk': Signal(False), 'debug': Signal(False), 'dout': Signal(modbv(0)), ...}\n",
      "s = ''\n",
      "\n",
      "\u001b[1m    def run_cosim(self, **kwargs):\u001b[0m\n",
      "\u001b[1m        while 1:\u001b[0m\n",
      "\u001b[1m            s = to_str(os.read(self._rt, _MAXLINE))\u001b[0m\n",
      "\u001b[1m            if not s:\u001b[0m\n",
      "\u001b[1m                self.dump_output()\u001b[0m\n",
      "\u001b[1m>               raise CosimulationError(_error.SimulationEnd)\u001b[0m\n",
      "\u001b[1m\u001b[31mE               myhdl.CosimulationError: Premature simulation end\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:110: CosimulationError\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "===== Analyze signals for < Instance sig_classes > =====\n",
      "\u001b[7;34mNEW WIRE clk := sig_classes_clk\u001b[0m\n",
      "\u001b[7;34mNEW WIRE reset := sig_classes_reset\u001b[0m\n",
      "\u001b[7;34mNEW WIRE ce := sig_classes_ce\u001b[0m\n",
      "\u001b[7;34mNEW WIRE ce_d0 := sig_classes_ce_d0\u001b[0m\n",
      "\u001b[7;34mNEW WIRE ce_d1 := sig_classes_ce_d1\u001b[0m\n",
      "\u001b[7;34mNEW WIRE counter := sig_classes_counter\u001b[0m\n",
      "\u001b[7;34mNEW WIRE debug := sig_classes_debug\u001b[0m\n",
      "\u001b[7;34mNEW WIRE dout := sig_classes_dout\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem0_data := sig_classes_mem0_data\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem1_data := sig_classes_mem1_data\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem0_en := sig_classes_mem0_en\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem1_en := sig_classes_mem1_en\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem0_addr := sig_classes_mem0_addr\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem1_addr := sig_classes_mem1_addr\u001b[0m\n",
      "===== Analyze signals for < Instance up_counter_0_0_1_2_3_4_5_6_7_8_9_10_11 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := sig_classes_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE reset <--- <reset> := sig_classes_reset\u001b[0m\n",
      "\u001b[32mREUSE WIRE ce <--- <ce> := sig_classes_ce\u001b[0m\n",
      "\u001b[32mREUSE WIRE counter <--- <counter> := sig_classes_counter\u001b[0m\n",
      "===== Analyze signals for < Instance simple_lut_0_0_1_2 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := sig_classes_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_en <--- <mem0_en> := sig_classes_mem0_en\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_data <--- <mem0_data> := sig_classes_mem0_data\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_addr <--- <mem0_addr> := sig_classes_mem0_addr\u001b[0m\n",
      "===== Analyze signals for < Instance simple_lut_1_0_1_2 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := sig_classes_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_en <--- <mem1_en> := sig_classes_mem1_en\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_data <--- <mem1_data> := sig_classes_mem1_data\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_addr <--- <mem1_addr> := sig_classes_mem1_addr\u001b[0m\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'sig_classes'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m sig_classes_1_1_1_8_1\n",
      "CONVERT_RTL tree >>>>>> 'SIG_CLASSES_DELAY' \n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:83 <_ast.Assign object at 0x7f4ca46c6b00>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:83 <_ast.Name object at 0x7f4ca44ed978>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:83 sig: ce_d0/ce_d0\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:83 assign 'ce_d0' to preassigned Port ce_d0 size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:83 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:84 <_ast.Assign object at 0x7f4ca44eda20>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:84 <_ast.Name object at 0x7f4ca471e6d8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:84 sig: ce_d1/ce_d1\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:84 assign 'ce_d1' to preassigned Port ce_d1 size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:84 RHS type <class '_ast.Name'>\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:80 ce_d0\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:81 ce_d0\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:80 ce_d1\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:81 ce_d1\n",
      "CONVERT_RTL tree >>>>>> 'SIG_CLASSES_ASSIGN' \n",
      "Sensitivity list for assign:\n",
      "\t counter\n",
      "\t ce\n",
      "\t mem1_data\n",
      "\t ce_d0\n",
      "\t mem0_data\n",
      "\t ce_d1\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:89 <_ast.Name object at 0x7f4ca4708550>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:89 sig: dout/dout\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:89 assign 'dout' to preassigned Port dout size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:89 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:91 <_ast.Name object at 0x7f4ca4708940>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:91 sig: dout/dout\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:91 assign 'dout' to preassigned Port dout size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:91 RHS type <class '_ast.Num'>\n",
      "\u001b[7;34mEXTENSION\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:91 signed: False\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:89 dout\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:91 dout\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:88 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:92 <_ast.Name object at 0x7f4ca44e9ef0>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:92 sig: debug/debug\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:92 assign 'debug' to preassigned Port debug size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:92 RHS type <class '_ast.Num'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:92 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:93 <_ast.Name object at 0x7f4ca47086d8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:93 sig: mem0_en/mem0_en\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:93 assign 'mem0_en' to preassigned Port mem0_en size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:93 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:93 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:94 <_ast.Name object at 0x7f4ca4708b38>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:94 sig: mem1_en/mem1_en\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:94 assign 'mem1_en' to preassigned Port mem1_en size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:94 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:94 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:95 <_ast.Name object at 0x7f4ca496a208>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:95 sig: mem0_addr/mem0_addr\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:95 assign 'mem0_addr' to preassigned Port mem0_addr size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:95 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:95 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:96 <_ast.Name object at 0x7f4ca497c358>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:96 sig: mem1_addr/mem1_addr\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:96 assign 'mem1_addr' to preassigned Port mem1_addr size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:96 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:96 async\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:85 debug\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:85 mem0_en\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:85 mem1_en\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:85 mem0_addr\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:85 mem1_addr\n",
      "============================================================================\n",
      "++++++++  up_counter_1_1_1_8  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> reset\u001b[0m\n",
      "\u001b[7;34m>> ce\u001b[0m\n",
      "\u001b[7;34m>> counter\u001b[0m\n",
      "REMAINING\n",
      "Legacy class bus\n",
      "++++++++  simple_lut_1  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> bus_en\u001b[0m\n",
      "\u001b[7;34m>> bus_data\u001b[0m\n",
      "\u001b[7;34m>> bus_addr\u001b[0m\n",
      "REMAINING\n",
      "Legacy class bus\n",
      "++++++++  simple_lut_1  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> bus_en\u001b[0m\n",
      "\u001b[7;34m>> bus_data\u001b[0m\n",
      "\u001b[7;34m>> bus_addr\u001b[0m\n",
      "REMAINING\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'up_counter_0_0_1_2_3_4_5_6_7_8_9_10_11'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m up_counter_1_1_1_8\n",
      "CONVERT_RTL tree >>>>>> 'SIG_CLASSES_UP_COUNTER_0_0_1_2_3_4_5_6_7_8_9_10_11_WORKER' \n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:15 <_ast.If object at 0x7f4ca4690898>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 <_ast.Name object at 0x7f4ca4784438>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 sig: counter/counter\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 assign 'counter' to preassigned Port counter size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;31mTRUNC\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 Implicit carry truncate: counter[8:], src[9:]\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 counter\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:13 counter\n",
      "============================================================================\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'simple_lut_0_0_1_2'\u001b[0m\n",
      "Legacy class bus\n",
      "\u001b[32mAdding module with name:\u001b[0m simple_lut_1\n",
      "CONVERT_RTL tree >>>>>> 'SIG_CLASSES_SIMPLE_LUT_0_0_1_2_WORKER' \n",
      "\u001b[7;35mPROCESS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:61 SIG_CLASSES_SIMPLE_LUT_0_0_1_2_WORKER():sig_classes_clk Single edge:\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:64 <_ast.Name object at 0x7f4ca4540240>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:64 sig: bus_data/bus_data\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:64 assign 'bus_data' to preassigned Port bus_data size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:64 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:64 bus_data\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:63 async\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:61 bus_data\n",
      "============================================================================\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'simple_lut_1_0_1_2'\u001b[0m\n",
      "Dumping module `$lfsr8_1_1_1_c2_8'.\n",
      "Dumping module `$lfsr8_1_c1_1_c0_8'.\n",
      "Dumping module `$wrapper_1_1_1_c2_8'.\n",
      "Dumping module `\\nested_hier'.\n",
      "\n",
      "-- Running command `hierarchy -top $sig_classes_1_1_1_8_1' --\n",
      "\n",
      "91. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "91.1. Analyzing design hierarchy..\n",
      "Top module:  $sig_classes_1_1_1_8_1\n",
      "Used module:     $simple_lut_1\n",
      "Used module:     $up_counter_1_1_1_8\n",
      "\n",
      "91.2. Analyzing design hierarchy..\n",
      "Top module:  $sig_classes_1_1_1_8_1\n",
      "Used module:     $simple_lut_1\n",
      "Used module:     $up_counter_1_1_1_8\n",
      "Removed 0 unused modules.\n",
      "\n",
      "-- Running command `hierarchy -check' --\n",
      "\n",
      "92. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "-- Running command `write_verilog sig_classes_mapped.v' --\n",
      "\n",
      "93. Executing Verilog backend.\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "sig_classes_mapped.v:68: error: port ``bus_addr'' is not a port of _16_.\n",
      "sig_classes_mapped.v:68: error: port ``bus_data'' is not a port of _16_.\n",
      "sig_classes_mapped.v:68: error: port ``bus_en'' is not a port of _16_.\n",
      "sig_classes_mapped.v:74: error: port ``bus_addr'' is not a port of _17_.\n",
      "sig_classes_mapped.v:74: error: port ``bus_data'' is not a port of _17_.\n",
      "sig_classes_mapped.v:74: error: port ``bus_en'' is not a port of _17_.\n",
      "6 error(s) during elaboration.\n",
      "sig_classes_mapped.o: Unable to open input file.\n",
      "\u001b[31m\u001b[1m____________________________ test_mapped_uut[uut6] _____________________________\u001b[0m\n",
      "\n",
      "uut = <myhdl._block.block object at 0x7f4ca4ad32e8>\n",
      "\n",
      "\u001b[1m    @pytest.mark.parametrize(\"uut\", UUT_LIST)\u001b[0m\n",
      "\u001b[1m    def test_mapped_uut(uut):\u001b[0m\n",
      "\u001b[1m    \tarst = False\u001b[0m\n",
      "\u001b[1m    \trun_conversion(uut, arst, None, False) # No wrapper, no display\u001b[0m\n",
      "\u001b[1m>   \trun_tb(tb_unit(uut, mapped_uut, arst), 20000)\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_hierarchy.py\u001b[0m:258: \n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:198: in __call__\n",
      "\u001b[1m    self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:220: in __init__\n",
      "\u001b[1m    self.subs = _flatten(func(*args, **kwargs))\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:57: in tb_unit\n",
      "\u001b[1m    inst_syn = uut_syn(uut, clk, ce, reset, do_syn, debug_syn)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:198: in __call__\n",
      "\u001b[1m    self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:220: in __init__\n",
      "\u001b[1m    self.subs = _flatten(func(*args, **kwargs))\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:90: in mapped_uut\n",
      "\u001b[1m    return setupCosimulation(name, False, args)\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:34: in setupCosimulation\n",
      "\u001b[1m    c = Cosimulation(simulate_cmd, **interface)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:218: in __init__\n",
      "\u001b[1m    CosimulationPipe.__init__(self, exe, False, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:103: in __init__\n",
      "\u001b[1m    self.run_cosim(**kwargs)\u001b[0m\n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\n",
      "self = <myhdl._Cosimulation.Cosimulation object at 0x7f4ca4336208>\n",
      "kwargs = {'ce': Signal(False), 'clk': Signal(False), 'debug': Signal(False), 'dout': Signal(modbv(0)), ...}\n",
      "s = ''\n",
      "\n",
      "\u001b[1m    def run_cosim(self, **kwargs):\u001b[0m\n",
      "\u001b[1m        while 1:\u001b[0m\n",
      "\u001b[1m            s = to_str(os.read(self._rt, _MAXLINE))\u001b[0m\n",
      "\u001b[1m            if not s:\u001b[0m\n",
      "\u001b[1m                self.dump_output()\u001b[0m\n",
      "\u001b[1m>               raise CosimulationError(_error.SimulationEnd)\u001b[0m\n",
      "\u001b[1m\u001b[31mE               myhdl.CosimulationError: Premature simulation end\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:110: CosimulationError\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "===== Analyze signals for < Instance sig_classes1 > =====\n",
      "\u001b[7;34mNEW WIRE clk := sig_classes1_clk\u001b[0m\n",
      "\u001b[7;34mNEW WIRE reset := sig_classes1_reset\u001b[0m\n",
      "\u001b[7;34mNEW WIRE ce := sig_classes1_ce\u001b[0m\n",
      "\u001b[7;34mNEW WIRE counter := sig_classes1_counter\u001b[0m\n",
      "\u001b[7;34mNEW WIRE debug := sig_classes1_debug\u001b[0m\n",
      "\u001b[7;34mNEW WIRE dout := sig_classes1_dout\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem0_data := sig_classes1_mem0_data\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem1_data := sig_classes1_mem1_data\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem0_en := sig_classes1_mem0_en\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem1_en := sig_classes1_mem1_en\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem0_addr := sig_classes1_mem0_addr\u001b[0m\n",
      "\u001b[7;34mNEW WIRE mem1_addr := sig_classes1_mem1_addr\u001b[0m\n",
      "===== Analyze signals for < Instance up_counter_0_0_1_2_3_4_5_6_7_8_9_10_11_12_13 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := sig_classes1_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE reset <--- <reset> := sig_classes1_reset\u001b[0m\n",
      "\u001b[32mREUSE WIRE ce <--- <ce> := sig_classes1_ce\u001b[0m\n",
      "\u001b[32mREUSE WIRE counter <--- <counter> := sig_classes1_counter\u001b[0m\n",
      "===== Analyze signals for < Instance simple_lut_0_0_1_2_3_4 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := sig_classes1_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_en <--- <mem0_en> := sig_classes1_mem0_en\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_data <--- <mem0_data> := sig_classes1_mem0_data\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_addr <--- <mem0_addr> := sig_classes1_mem0_addr\u001b[0m\n",
      "===== Analyze signals for < Instance simple_lut_1_0_1_2_3_4 > =====\n",
      "\u001b[32mREUSE WIRE clk <--- <clk> := sig_classes1_clk\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_en <--- <mem1_en> := sig_classes1_mem1_en\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_data <--- <mem1_data> := sig_classes1_mem1_data\u001b[0m\n",
      "\u001b[32mREUSE WIRE bus_addr <--- <mem1_addr> := sig_classes1_mem1_addr\u001b[0m\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'sig_classes1'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m sig_classes1_1_1_1_8_1\n",
      "MEMORY ce_d <myhdl._extractHierarchy._MemInfo object at 0x7f4ca4755ee8>\n",
      "CONVERT_RTL tree >>>>>> 'SIG_CLASSES1_DELAY' \n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:114 <_ast.Assign object at 0x7f4ca4440080>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:114 <_ast.Subscript object at 0x7f4ca44402b0>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:114 sig: ce_d[0]/None\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:114 assign 'ce_d[0]' to preassigned Port ce_d[0] size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:114 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:115 <_ast.Assign object at 0x7f4ca44405c0>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:115 <_ast.Subscript object at 0x7f4ca4440588>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:115 sig: ce_d[1]/None\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:115 assign 'ce_d[1]' to preassigned Port ce_d[1] size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:115 RHS type <class '_ast.Subscript'>\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:111 ce_d[0]\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:112 ce_d[0]\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:111 ce_d[1]\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:112 ce_d[1]\n",
      "CONVERT_RTL tree >>>>>> 'SIG_CLASSES1_ASSIGN' \n",
      "Sensitivity list for assign:\n",
      "\t counter\n",
      "\t ce\n",
      "\t mem1_data\n",
      "\t mem0_data\n",
      "\t False\n",
      "\t False\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:120 <_ast.Name object at 0x7f4ca4440cf8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:120 sig: dout/dout\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:120 assign 'dout' to preassigned Port dout size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:120 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:122 <_ast.Name object at 0x7f4ca44409e8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:122 sig: dout/dout\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:122 assign 'dout' to preassigned Port dout size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:122 RHS type <class '_ast.Num'>\n",
      "\u001b[7;34mEXTENSION\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:122 signed: False\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:120 dout\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:122 dout\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:119 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:123 <_ast.Name object at 0x7f4ca4440c18>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:123 sig: debug/debug\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:123 assign 'debug' to preassigned Port debug size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:123 RHS type <class '_ast.Num'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:123 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:124 <_ast.Name object at 0x7f4ca443bd68>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:124 sig: mem0_en/mem0_en\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:124 assign 'mem0_en' to preassigned Port mem0_en size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:124 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:124 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:125 <_ast.Name object at 0x7f4ca443bbe0>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:125 sig: mem1_en/mem1_en\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:125 assign 'mem1_en' to preassigned Port mem1_en size 1\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:125 RHS type <class '_ast.Subscript'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:125 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:126 <_ast.Name object at 0x7f4ca4440b38>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:126 sig: mem0_addr/mem0_addr\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:126 assign 'mem0_addr' to preassigned Port mem0_addr size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:126 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:126 async\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:127 <_ast.Name object at 0x7f4ca4440eb8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:127 sig: mem1_addr/mem1_addr\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:127 assign 'mem1_addr' to preassigned Port mem1_addr size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:127 RHS type <class '_ast.Name'>\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:127 async\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:116 debug\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:116 mem0_en\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:116 mem1_en\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:116 mem0_addr\n",
      "\u001b[7;34mFINAL ASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:116 mem1_addr\n",
      "============================================================================\n",
      "++++++++  up_counter_1_1_1_8  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> reset\u001b[0m\n",
      "\u001b[7;34m>> ce\u001b[0m\n",
      "\u001b[7;34m>> counter\u001b[0m\n",
      "REMAINING\n",
      "Legacy class bus\n",
      "++++++++  simple_lut_1  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> bus_en\u001b[0m\n",
      "\u001b[7;34m>> bus_data\u001b[0m\n",
      "\u001b[7;34m>> bus_addr\u001b[0m\n",
      "REMAINING\n",
      "Legacy class bus\n",
      "++++++++  simple_lut_1  ++++++++\n",
      "\u001b[7;34m>> clk\u001b[0m\n",
      "\u001b[7;34m>> bus_en\u001b[0m\n",
      "\u001b[7;34m>> bus_data\u001b[0m\n",
      "\u001b[7;34m>> bus_addr\u001b[0m\n",
      "REMAINING\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'up_counter_0_0_1_2_3_4_5_6_7_8_9_10_11_12_13'\u001b[0m\n",
      "\u001b[32mAdding module with name:\u001b[0m up_counter_1_1_1_8\n",
      "CONVERT_RTL tree >>>>>> 'SIG_CLASSES1_UP_COUNTER_0_0_1_2_3_4_5_6_7_8_9_10_11_12_13_WORKER' \n",
      "\u001b[32mSEQ_STMT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:15 <_ast.If object at 0x7f4ca443b978>\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 <_ast.Name object at 0x7f4ca443bf98>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 sig: counter/counter\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 assign 'counter' to preassigned Port counter size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;31mTRUNC\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 Implicit carry truncate: counter[8:], src[9:]\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:16 counter\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_simple.py:13 counter\n",
      "============================================================================\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'simple_lut_0_0_1_2_3_4'\u001b[0m\n",
      "Legacy class bus\n",
      "\u001b[32mAdding module with name:\u001b[0m simple_lut_1\n",
      "CONVERT_RTL tree >>>>>> 'SIG_CLASSES1_SIMPLE_LUT_0_0_1_2_3_4_WORKER' \n",
      "\u001b[7;35mPROCESS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:61 SIG_CLASSES1_SIMPLE_LUT_0_0_1_2_3_4_WORKER():sig_classes1_clk Single edge:\n",
      "\u001b[7;34mVISIT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:64 <_ast.Name object at 0x7f4ca44296d8>\n",
      "\u001b[7;34mPASS ON ASSIGN \u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:64 sig: bus_data/bus_data\n",
      "\u001b[7;34mASSIGN\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:64 assign 'bus_data' to preassigned Port bus_data size 8\n",
      "\u001b[7;34mOTHER RHS\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:64 RHS type <class '_ast.BinOp'>\n",
      "\u001b[7;34mSET DEFAULT\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:64 bus_data\n",
      "\u001b[32mSTMT_COMB\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:63 async\n",
      "\u001b[7;34mFLIPFLOP_REGISTER\u001b[0m: /home/pyosys/src/myhdl/myhdl-local/myhdl/test/conversion/toYosys/test_hierarchy.py:61 bus_data\n",
      "============================================================================\n",
      "DONE instancing submodules\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'simple_lut_1_0_1_2_3_4'\u001b[0m\n",
      "Dumping module `$lfsr8_1_1_1_c0_8'.\n",
      "Dumping module `$unit_1_c1_1_1_1_1'.\n",
      "Dumping module `\\unit_array'.\n",
      "\n",
      "-- Running command `hierarchy -top $sig_classes1_1_1_1_8_1' --\n",
      "\n",
      "103. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "103.1. Analyzing design hierarchy..\n",
      "Top module:  $sig_classes1_1_1_1_8_1\n",
      "Used module:     $simple_lut_1\n",
      "Used module:     $up_counter_1_1_1_8\n",
      "\n",
      "103.2. Analyzing design hierarchy..\n",
      "Top module:  $sig_classes1_1_1_1_8_1\n",
      "Used module:     $simple_lut_1\n",
      "Used module:     $up_counter_1_1_1_8\n",
      "Removed 0 unused modules.\n",
      "\n",
      "-- Running command `hierarchy -check' --\n",
      "\n",
      "104. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "-- Running command `write_verilog sig_classes1_mapped.v' --\n",
      "\n",
      "105. Executing Verilog backend.\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "sig_classes1_mapped.v:68: error: port ``bus_addr'' is not a port of _16_.\n",
      "sig_classes1_mapped.v:68: error: port ``bus_data'' is not a port of _16_.\n",
      "sig_classes1_mapped.v:68: error: port ``bus_en'' is not a port of _16_.\n",
      "sig_classes1_mapped.v:74: error: port ``bus_addr'' is not a port of _17_.\n",
      "sig_classes1_mapped.v:74: error: port ``bus_data'' is not a port of _17_.\n",
      "sig_classes1_mapped.v:74: error: port ``bus_en'' is not a port of _17_.\n",
      "6 error(s) during elaboration.\n",
      "sig_classes1_mapped.o: Unable to open input file.\n",
      "\u001b[31m\u001b[1m___________________________________ test_ram ___________________________________\u001b[0m\n",
      "\n",
      "\u001b[1m    def test_ram():\u001b[0m\n",
      "\u001b[1m    \t\"\"\"RAM unit test\"\"\"\u001b[0m\n",
      "\u001b[1m    \tdef convert(unit):\u001b[0m\n",
      "\u001b[1m    \t\ta, b = [ ram.RAMport(8, 8) for i in range(2) ]\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m    \t\tdpram = unit(a, b, None, True)\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m    \t\tdesign = yshelper.Design(\"dpram\")\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m    \t\tdpram.convert(\"yosys_module\", design, name=\"dpram\", trace=True)\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m    \t\treturn design\u001b[0m\n",
      "\u001b[1m    \tram_design = convert(ram.dpram_r1w1)\u001b[0m\n",
      "\u001b[1m    \u001b[0m\n",
      "\u001b[1m    \tram_design.test_synth()\u001b[0m\n",
      "\u001b[1m    \tram_design.write_verilog(ram_design.name, True)\u001b[0m\n",
      "\u001b[1m>   \ttb = tb_memory(ram.dpram_r1w1, ram_design.name)\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31mtest_memory.py\u001b[0m:272: \n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:198: in __call__\n",
      "\u001b[1m    self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:220: in __init__\n",
      "\u001b[1m    self.subs = _flatten(func(*args, **kwargs))\u001b[0m\n",
      "\u001b[1m\u001b[31mtest_memory.py\u001b[0m:160: in tb_memory\n",
      "\u001b[1m    None, False)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:198: in __call__\n",
      "\u001b[1m    self.srcline, *args, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_block.py\u001b[0m:220: in __init__\n",
      "\u001b[1m    self.subs = _flatten(func(*args, **kwargs))\u001b[0m\n",
      "\u001b[1m\u001b[31mtest_memory.py\u001b[0m:154: in dpram_mapped\n",
      "\u001b[1m    return setupCosimulation(name, use_assert=False, interface=args, debug=False)\u001b[0m\n",
      "\u001b[1m\u001b[31mcosim_common.py\u001b[0m:34: in setupCosimulation\n",
      "\u001b[1m    c = Cosimulation(simulate_cmd, **interface)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:218: in __init__\n",
      "\u001b[1m    CosimulationPipe.__init__(self, exe, False, **kwargs)\u001b[0m\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:103: in __init__\n",
      "\u001b[1m    self.run_cosim(**kwargs)\u001b[0m\n",
      "_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ \n",
      "\n",
      "self = <myhdl._Cosimulation.Cosimulation object at 0x7f4ca461fe80>\n",
      "kwargs = {'HEXFILE': None, 'USE_CE': False, 'a_addr': Signal(modbv(0)), 'a_ce': Signal(False), ...}\n",
      "s = ''\n",
      "\n",
      "\u001b[1m    def run_cosim(self, **kwargs):\u001b[0m\n",
      "\u001b[1m        while 1:\u001b[0m\n",
      "\u001b[1m            s = to_str(os.read(self._rt, _MAXLINE))\u001b[0m\n",
      "\u001b[1m            if not s:\u001b[0m\n",
      "\u001b[1m                self.dump_output()\u001b[0m\n",
      "\u001b[1m>               raise CosimulationError(_error.SimulationEnd)\u001b[0m\n",
      "\u001b[1m\u001b[31mE               myhdl.CosimulationError: Premature simulation end\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31m../../../_Cosimulation.py\u001b[0m:110: CosimulationError\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "Legacy class a\n",
      "Legacy class b\n",
      "===== Analyze signals for < Instance dpram > =====\n",
      "\u001b[32mSHADOW/CLASS WIRE a_ce <--- <a_ce> := dpram_a_ce\u001b[0m\n",
      "\u001b[32mSHADOW/CLASS WIRE a_we <--- <a_we> := dpram_a_we\u001b[0m\n",
      "\u001b[32mSHADOW/CLASS WIRE a_addr <--- <a_addr> := dpram_a_addr\u001b[0m\n",
      "\u001b[32mSHADOW/CLASS WIRE a_write <--- <a_write> := dpram_a_write\u001b[0m\n",
      "\u001b[32mSHADOW/CLASS WIRE a_clk <--- <a_clk> := dpram_a_clk\u001b[0m\n",
      "\u001b[32mSHADOW/CLASS WIRE b_ce <--- <b_ce> := dpram_b_ce\u001b[0m\n",
      "\u001b[32mSHADOW/CLASS WIRE b_read <--- <b_read> := dpram_b_read\u001b[0m\n",
      "\u001b[32mSHADOW/CLASS WIRE b_addr <--- <b_addr> := dpram_b_addr\u001b[0m\n",
      "\u001b[32mSHADOW/CLASS WIRE b_clk <--- <b_clk> := dpram_b_clk\u001b[0m\n",
      "\u001b[32m========================================================\u001b[0m\n",
      "\u001b[32mCREATE Module: 'dpram'\u001b[0m\n",
      "\u001b[7;34m\tInfer blackbox: 'dpram'\u001b[0m\n",
      "Legacy class a\n",
      "Legacy class b\n",
      "\u001b[32mAdding module with name:\u001b[0m dpram_r1w1_c1\n",
      "Create yosys implementation of module\n",
      "Dumping module `\\rom2'.\n",
      "\n",
      "-- Running command `hierarchy -top $dpram_r1w1_c1' --\n",
      "\n",
      "139. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "139.1. Analyzing design hierarchy..\n",
      "Top module:  $dpram_r1w1_c1\n",
      "\n",
      "139.2. Analyzing design hierarchy..\n",
      "Top module:  $dpram_r1w1_c1\n",
      "Removed 0 unused modules.\n",
      "\n",
      "-- Running command `memory_collect' --\n",
      "\n",
      "140. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "Collecting $memrd, $memwr and $meminit for memory `\\bb_dpram' in module `$dpram_r1w1_c1':\n",
      "  $bb_dpram_write0 ($memwr)\n",
      "  $bb_dpram_read0 ($memrd)\n",
      "\n",
      "-- Running command `write_ilang dpram_mapped.il' --\n",
      "\n",
      "141. Executing ILANG backend.\n",
      "Output filename: dpram_mapped.il\n",
      "\n",
      "-- Running command `hierarchy -check' --\n",
      "\n",
      "142. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "142.1. Analyzing design hierarchy..\n",
      "Top module:  $dpram_r1w1_c1\n",
      "\n",
      "142.2. Analyzing design hierarchy..\n",
      "Top module:  $dpram_r1w1_c1\n",
      "Removed 0 unused modules.\n",
      "\n",
      "-- Running command `hierarchy -check' --\n",
      "\n",
      "143. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "-- Running command `write_verilog dpram_mapped.v' --\n",
      "\n",
      "144. Executing Verilog backend.\n",
      "----------------------------- Captured stderr call -----------------------------\n",
      "tb_dpram_mapped.v:45: error: port ``a_clk'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``a_we'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``a_ce'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``a_addr'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``a_write'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``a_read'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``a_sel'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``b_clk'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``b_we'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``b_ce'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``b_addr'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``b_write'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``b_read'' is not a port of dut.\n",
      "tb_dpram_mapped.v:45: error: port ``b_sel'' is not a port of dut.\n",
      "14 error(s) during elaboration.\n",
      "dpram_mapped.o: Unable to open input file.\n",
      "\u001b[31m\u001b[1m========== 5 failed, 67 passed, 3 skipped, 8 xfailed in 17.68 seconds ==========\u001b[0m\n",
      "Dumping module `$dummy_driver_1_8'.\n",
      "Dumping module `\\stimulus_assert'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: *** [Makefile:4: yosys] Error 1\r\n"
     ]
    }
   ],
   "source": [
    "! export PYTHONPATH=`pwd`/../../ && cd ../../myhdl/test/conversion/toYosys && make"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 77,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[1m============================= test session starts ==============================\u001b[0m\n",
      "platform linux -- Python 3.7.3, pytest-3.10.1, py-1.7.0, pluggy-0.8.0\n",
      "rootdir: /home/pyosys/src/myhdl/myhdl-local, inifile:\n",
      "plugins: notebook-0.6.0\n",
      "collected 6 items                                                              \u001b[0m\n",
      "\n",
      "test_memory.py \u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[32m.\u001b[0m\u001b[33ms\u001b[0m\u001b[36m                                                    [100%]\u001b[0m\n",
      "\n",
      "\u001b[32m\u001b[1m===================== 5 passed, 1 skipped in 0.95 seconds ======================\u001b[0m\n",
      "Dumping module `\\dpram'.\n"
     ]
    }
   ],
   "source": [
    "! export PYTHONPATH=`pwd`/../../ && cd ../../myhdl/test/conversion/toYosys && py.test-3  test_memory.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
