Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 16 18:01:40 2025
| Host         : Mario running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Top_LIFT_timing_summary_routed.rpt -pb Top_LIFT_timing_summary_routed.pb -rpx Top_LIFT_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_LIFT
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         36          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.507        0.000                      0                  168        0.086        0.000                      0                  168        4.020        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.507        0.000                      0                  168        0.086        0.000                      0                  168        4.020        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.212ns (27.146%)  route 3.253ns (72.854%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  inst_Timer_Puerta/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  inst_Timer_Puerta/counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.437    inst_Timer_Puerta/counter_reg_n_0_[16]
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.297     6.734 r  inst_Timer_Puerta/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.404     7.138    inst_Timer_Puerta/counter[31]_i_9__0_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  inst_Timer_Puerta/counter[31]_i_7__0/O
                         net (fo=1, routed)           0.446     7.708    inst_Timer_Puerta/counter[31]_i_7__0_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.832 r  inst_Timer_Puerta/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.547     8.380    inst_Timer_Puerta/counter[31]_i_3__0_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.504 r  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.164     9.667    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X1Y54          LUT3 (Prop_lut3_I1_O)        0.124     9.791 r  inst_Timer_Puerta/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.791    inst_Timer_Puerta/counter[1]
    SLICE_X1Y54          FDCE                                         r  inst_Timer_Puerta/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.605    15.028    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  inst_Timer_Puerta/counter_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y54          FDCE (Setup_fdce_C_D)        0.031    15.298    inst_Timer_Puerta/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/tick_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.240ns (27.600%)  route 3.253ns (72.400%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  inst_Timer_Puerta/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  inst_Timer_Puerta/counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.437    inst_Timer_Puerta/counter_reg_n_0_[16]
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.297     6.734 f  inst_Timer_Puerta/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.404     7.138    inst_Timer_Puerta/counter[31]_i_9__0_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.262 f  inst_Timer_Puerta/counter[31]_i_7__0/O
                         net (fo=1, routed)           0.446     7.708    inst_Timer_Puerta/counter[31]_i_7__0_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.832 f  inst_Timer_Puerta/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.547     8.380    inst_Timer_Puerta/counter[31]_i_3__0_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.504 f  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.164     9.667    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X1Y54          LUT2 (Prop_lut2_I1_O)        0.152     9.819 r  inst_Timer_Puerta/tick_clk_i_1__0/O
                         net (fo=1, routed)           0.000     9.819    inst_Timer_Puerta/tick_clk_i_1__0_n_0
    SLICE_X1Y54          FDCE                                         r  inst_Timer_Puerta/tick_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.605    15.028    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  inst_Timer_Puerta/tick_clk_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y54          FDCE (Setup_fdce_C_D)        0.075    15.342    inst_Timer_Puerta/tick_clk_reg
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.090ns (24.403%)  route 3.377ns (75.597%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.725     5.328    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  inst_Timer_Lift/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  inst_Timer_Lift/counter_reg[12]/Q
                         net (fo=2, routed)           1.244     6.991    inst_Timer_Lift/counter_reg_n_0_[12]
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.299     7.290 r  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.443     7.733    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     7.857 r  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=1, routed)           0.489     8.346    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.470 r  inst_Timer_Lift/counter[31]_i_2/O
                         net (fo=33, routed)          1.200     9.670    inst_Timer_Lift/counter[31]_i_2_n_0
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.124     9.794 r  inst_Timer_Lift/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.794    inst_Timer_Lift/counter[0]
    SLICE_X2Y52          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606    15.029    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  inst_Timer_Lift/counter_reg[0]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.077    15.345    inst_Timer_Lift/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.116ns (24.841%)  route 3.377ns (75.159%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.725     5.328    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  inst_Timer_Lift/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  inst_Timer_Lift/counter_reg[12]/Q
                         net (fo=2, routed)           1.244     6.991    inst_Timer_Lift/counter_reg_n_0_[12]
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.299     7.290 r  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.443     7.733    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     7.857 r  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=1, routed)           0.489     8.346    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.470 r  inst_Timer_Lift/counter[31]_i_2/O
                         net (fo=33, routed)          1.200     9.670    inst_Timer_Lift/counter[31]_i_2_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.150     9.820 r  inst_Timer_Lift/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.820    inst_Timer_Lift/counter[5]
    SLICE_X2Y52          FDCE                                         r  inst_Timer_Lift/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606    15.029    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  inst_Timer_Lift/counter_reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.118    15.386    inst_Timer_Lift/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.212ns (28.164%)  route 3.091ns (71.836%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  inst_Timer_Puerta/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  inst_Timer_Puerta/counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.437    inst_Timer_Puerta/counter_reg_n_0_[16]
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.297     6.734 r  inst_Timer_Puerta/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.404     7.138    inst_Timer_Puerta/counter[31]_i_9__0_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  inst_Timer_Puerta/counter[31]_i_7__0/O
                         net (fo=1, routed)           0.446     7.708    inst_Timer_Puerta/counter[31]_i_7__0_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.832 r  inst_Timer_Puerta/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.547     8.380    inst_Timer_Puerta/counter[31]_i_3__0_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.504 r  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.002     9.506    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.124     9.630 r  inst_Timer_Puerta/counter[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.630    inst_Timer_Puerta/counter[26]
    SLICE_X1Y60          FDCE                                         r  inst_Timer_Puerta/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.603    15.026    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_Timer_Puerta/counter_reg[26]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.029    15.294    inst_Timer_Puerta/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 inst_Timer_Puerta/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Puerta/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.240ns (28.628%)  route 3.091ns (71.372%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.724     5.327    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  inst_Timer_Puerta/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  inst_Timer_Puerta/counter_reg[16]/Q
                         net (fo=2, routed)           0.692     6.437    inst_Timer_Puerta/counter_reg_n_0_[16]
    SLICE_X1Y57          LUT4 (Prop_lut4_I3_O)        0.297     6.734 r  inst_Timer_Puerta/counter[31]_i_9__0/O
                         net (fo=1, routed)           0.404     7.138    inst_Timer_Puerta/counter[31]_i_9__0_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.262 r  inst_Timer_Puerta/counter[31]_i_7__0/O
                         net (fo=1, routed)           0.446     7.708    inst_Timer_Puerta/counter[31]_i_7__0_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.832 r  inst_Timer_Puerta/counter[31]_i_3__0/O
                         net (fo=1, routed)           0.547     8.380    inst_Timer_Puerta/counter[31]_i_3__0_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     8.504 r  inst_Timer_Puerta/counter[31]_i_2__0/O
                         net (fo=33, routed)          1.002     9.506    inst_Timer_Puerta/counter[31]_i_2__0_n_0
    SLICE_X1Y60          LUT3 (Prop_lut3_I1_O)        0.152     9.658 r  inst_Timer_Puerta/counter[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.658    inst_Timer_Puerta/counter[29]
    SLICE_X1Y60          FDCE                                         r  inst_Timer_Puerta/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.603    15.026    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_Timer_Puerta/counter_reg[29]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)        0.075    15.340    inst_Timer_Puerta/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.090ns (25.508%)  route 3.183ns (74.492%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.725     5.328    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  inst_Timer_Lift/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  inst_Timer_Lift/counter_reg[12]/Q
                         net (fo=2, routed)           1.244     6.991    inst_Timer_Lift/counter_reg_n_0_[12]
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.299     7.290 r  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.443     7.733    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     7.857 r  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=1, routed)           0.489     8.346    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.470 r  inst_Timer_Lift/counter[31]_i_2/O
                         net (fo=33, routed)          1.007     9.477    inst_Timer_Lift/counter[31]_i_2_n_0
    SLICE_X1Y54          LUT3 (Prop_lut3_I1_O)        0.124     9.601 r  inst_Timer_Lift/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.601    inst_Timer_Lift/counter[7]
    SLICE_X1Y54          FDCE                                         r  inst_Timer_Lift/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.605    15.028    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  inst_Timer_Lift/counter_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y54          FDCE (Setup_fdce_C_D)        0.029    15.296    inst_Timer_Lift/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.090ns (25.405%)  route 3.200ns (74.594%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.725     5.328    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  inst_Timer_Lift/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  inst_Timer_Lift/counter_reg[12]/Q
                         net (fo=2, routed)           1.244     6.991    inst_Timer_Lift/counter_reg_n_0_[12]
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.299     7.290 r  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.443     7.733    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     7.857 r  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=1, routed)           0.489     8.346    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.470 r  inst_Timer_Lift/counter[31]_i_2/O
                         net (fo=33, routed)          1.024     9.494    inst_Timer_Lift/counter[31]_i_2_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.124     9.618 r  inst_Timer_Lift/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.618    inst_Timer_Lift/counter[1]
    SLICE_X2Y52          FDCE                                         r  inst_Timer_Lift/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606    15.029    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  inst_Timer_Lift/counter_reg[1]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.081    15.349    inst_Timer_Lift/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.084ns (25.403%)  route 3.183ns (74.597%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.725     5.328    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  inst_Timer_Lift/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  inst_Timer_Lift/counter_reg[12]/Q
                         net (fo=2, routed)           1.244     6.991    inst_Timer_Lift/counter_reg_n_0_[12]
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.299     7.290 r  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.443     7.733    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     7.857 r  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=1, routed)           0.489     8.346    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.470 r  inst_Timer_Lift/counter[31]_i_2/O
                         net (fo=33, routed)          1.007     9.477    inst_Timer_Lift/counter[31]_i_2_n_0
    SLICE_X1Y54          LUT3 (Prop_lut3_I1_O)        0.118     9.595 r  inst_Timer_Lift/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.595    inst_Timer_Lift/counter[8]
    SLICE_X1Y54          FDCE                                         r  inst_Timer_Lift/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.605    15.028    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X1Y54          FDCE                                         r  inst_Timer_Lift/counter_reg[8]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y54          FDCE (Setup_fdce_C_D)        0.075    15.342    inst_Timer_Lift/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 inst_Timer_Lift/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Timer_Lift/tick_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.083ns (25.284%)  route 3.200ns (74.716%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.725     5.328    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  inst_Timer_Lift/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.419     5.747 f  inst_Timer_Lift/counter_reg[12]/Q
                         net (fo=2, routed)           1.244     6.991    inst_Timer_Lift/counter_reg_n_0_[12]
    SLICE_X3Y55          LUT5 (Prop_lut5_I0_O)        0.299     7.290 f  inst_Timer_Lift/counter[31]_i_7/O
                         net (fo=1, routed)           0.443     7.733    inst_Timer_Lift/counter[31]_i_7_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.124     7.857 f  inst_Timer_Lift/counter[31]_i_3/O
                         net (fo=1, routed)           0.489     8.346    inst_Timer_Lift/counter[31]_i_3_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.470 f  inst_Timer_Lift/counter[31]_i_2/O
                         net (fo=33, routed)          1.024     9.494    inst_Timer_Lift/counter[31]_i_2_n_0
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.117     9.611 r  inst_Timer_Lift/tick_clk_i_1/O
                         net (fo=1, routed)           0.000     9.611    inst_Timer_Lift/tick_clk_i_1_n_0
    SLICE_X2Y52          FDCE                                         r  inst_Timer_Lift/tick_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.606    15.029    inst_Timer_Lift/CLK_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  inst_Timer_Lift/tick_clk_reg/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.118    15.386    inst_Timer_Lift/tick_clk_reg
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/SYNC_OUT_reg_inst_Entradas_Gen_Entradas_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.246ns (47.758%)  route 0.269ns (52.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.605     1.524    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/SYNC_OUT_reg_inst_Entradas_Gen_Entradas_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148     1.672 r  inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/SYNC_OUT_reg_inst_Entradas_Gen_Entradas_c_1/Q
                         net (fo=1, routed)           0.269     1.941    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador_n_0
    SLICE_X1Y49          LUT2 (Prop_lut2_I0_O)        0.098     2.039 r  inst_Entradas/Gen_Entradas_gate/O
                         net (fo=1, routed)           0.000     2.039    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]_0
    SLICE_X1Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.948     2.113    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
                         clock pessimism             -0.250     1.862    
    SLICE_X1Y49          FDCE (Hold_fdce_C_D)         0.091     1.953    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.671     1.591    inst_Entradas/Gen_Entradas[1].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.128     1.719 r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/Q
                         net (fo=4, routed)           0.059     1.778    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_1[0]
    SLICE_X0Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.948     2.113    inst_Entradas/Gen_Entradas[1].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]/C
                         clock pessimism             -0.509     1.604    
    SLICE_X0Y49          FDCE (Hold_fdce_C_D)         0.016     1.620    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_Visualizador/anim_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Visualizador/anim_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.671     1.591    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  inst_Visualizador/anim_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  inst_Visualizador/anim_counter_reg[6]/Q
                         net (fo=7, routed)           0.122     1.854    inst_Visualizador/anim_counter_reg[6]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.014 r  inst_Visualizador/anim_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    inst_Visualizador/anim_counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.068 r  inst_Visualizador/anim_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.068    inst_Visualizador/anim_counter_reg[8]_i_1_n_7
    SLICE_X3Y50          FDCE                                         r  inst_Visualizador/anim_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.878     2.043    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  inst_Visualizador/anim_counter_reg[8]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    inst_Visualizador/anim_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_Visualizador/anim_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Visualizador/anim_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.671     1.591    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  inst_Visualizador/anim_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  inst_Visualizador/anim_counter_reg[6]/Q
                         net (fo=7, routed)           0.122     1.854    inst_Visualizador/anim_counter_reg[6]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.014 r  inst_Visualizador/anim_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    inst_Visualizador/anim_counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.079 r  inst_Visualizador/anim_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.079    inst_Visualizador/anim_counter_reg[8]_i_1_n_5
    SLICE_X3Y50          FDCE                                         r  inst_Visualizador/anim_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.878     2.043    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  inst_Visualizador/anim_counter_reg[10]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    inst_Visualizador/anim_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_Visualizador/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Visualizador/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.246ns (37.716%)  route 0.406ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  inst_Visualizador/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.148     1.671 r  inst_Visualizador/refresh_counter_reg[0]/Q
                         net (fo=21, routed)          0.406     2.078    inst_Visualizador/refresh_counter_reg_n_0_[0]
    SLICE_X6Y48          LUT3 (Prop_lut3_I1_O)        0.098     2.176 r  inst_Visualizador/refresh_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.176    inst_Visualizador/refresh_counter[8]
    SLICE_X6Y48          FDCE                                         r  inst_Visualizador/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.947     2.112    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y48          FDCE                                         r  inst_Visualizador/refresh_counter_reg[8]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.131     1.992    inst_Visualizador/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_Visualizador/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Visualizador/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.245ns (37.334%)  route 0.411ns (62.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  inst_Visualizador/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.148     1.671 r  inst_Visualizador/refresh_counter_reg[0]/Q
                         net (fo=21, routed)          0.411     2.083    inst_Visualizador/refresh_counter_reg_n_0_[0]
    SLICE_X6Y48          LUT3 (Prop_lut3_I1_O)        0.097     2.180 r  inst_Visualizador/refresh_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.180    inst_Visualizador/refresh_counter[7]
    SLICE_X6Y48          FDCE                                         r  inst_Visualizador/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.947     2.112    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y48          FDCE                                         r  inst_Visualizador/refresh_counter_reg[7]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.131     1.992    inst_Visualizador/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inst_Visualizador/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Visualizador/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.246ns (37.716%)  route 0.406ns (62.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  inst_Visualizador/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.148     1.671 r  inst_Visualizador/refresh_counter_reg[0]/Q
                         net (fo=21, routed)          0.406     2.078    inst_Visualizador/refresh_counter_reg_n_0_[0]
    SLICE_X6Y48          LUT3 (Prop_lut3_I1_O)        0.098     2.176 r  inst_Visualizador/refresh_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.176    inst_Visualizador/refresh_counter[6]
    SLICE_X6Y48          FDCE                                         r  inst_Visualizador/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.947     2.112    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y48          FDCE                                         r  inst_Visualizador/refresh_counter_reg[6]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.121     1.982    inst_Visualizador/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_Visualizador/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Visualizador/refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.246ns (37.429%)  route 0.411ns (62.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  inst_Visualizador/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.148     1.671 r  inst_Visualizador/refresh_counter_reg[0]/Q
                         net (fo=21, routed)          0.411     2.083    inst_Visualizador/refresh_counter_reg_n_0_[0]
    SLICE_X6Y48          LUT3 (Prop_lut3_I1_O)        0.098     2.181 r  inst_Visualizador/refresh_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.181    inst_Visualizador/refresh_counter[5]
    SLICE_X6Y48          FDCE                                         r  inst_Visualizador/refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.947     2.112    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y48          FDCE                                         r  inst_Visualizador/refresh_counter_reg[5]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.120     1.981    inst_Visualizador/refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.433%)  route 0.144ns (50.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.671     1.591    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/Q
                         net (fo=3, routed)           0.144     1.876    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg[0]
    SLICE_X0Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.948     2.113    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/C
                         clock pessimism             -0.509     1.604    
    SLICE_X0Y49          FDCE (Hold_fdce_C_D)         0.070     1.674    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Controlador/r_piso_target_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.231ns (46.345%)  route 0.267ns (53.655%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.671     1.591    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/Q
                         net (fo=3, routed)           0.120     1.852    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_0[0]
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.045     1.897 f  inst_Entradas/Gen_Entradas[1].Inst_Detector/r_piso_target[1]_i_2/O
                         net (fo=1, routed)           0.148     2.044    inst_Controlador/r_piso_target_reg[1]_0
    SLICE_X0Y50          LUT6 (Prop_lut6_I3_O)        0.045     2.089 r  inst_Controlador/r_piso_target[1]_i_1/O
                         net (fo=1, routed)           0.000     2.089    inst_Controlador/r_piso_target[1]_i_1_n_0
    SLICE_X0Y50          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.878     2.043    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  inst_Controlador/r_piso_target_reg[1]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.092     1.884    inst_Controlador/r_piso_target_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y50     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y50     inst_Controlador/FSM_sequential_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y50     inst_Controlador/FSM_sequential_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y53     inst_Controlador/r_piso_actual_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y53     inst_Controlador/r_piso_actual_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y50     inst_Controlador/r_piso_target_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y50     inst_Controlador/r_piso_target_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y50     inst_Entradas/Gen_Entradas_c/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y50     inst_Entradas/Gen_Entradas_c_0/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y50     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y50     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50     inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y50     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y50     inst_Controlador/FSM_sequential_estado_actual_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Visualizador/anim_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.664ns  (logic 9.136ns (40.313%)  route 13.527ns (59.687%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.900     5.503    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  inst_Visualizador/anim_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 r  inst_Visualizador/anim_counter_reg[5]/Q
                         net (fo=8, routed)           1.495     7.454    inst_Visualizador/anim_counter_reg[5]
    SLICE_X4Y51          LUT3 (Prop_lut3_I1_O)        0.149     7.603 r  inst_Visualizador/seg_final3__0_carry__1_i_4/O
                         net (fo=2, routed)           0.999     8.602    inst_Visualizador/seg_final3__0_carry__1_i_4_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.332     8.934 r  inst_Visualizador/seg_final3__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.934    inst_Visualizador/seg_final3__0_carry__1_i_8_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.466 r  inst_Visualizador/seg_final3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    inst_Visualizador/seg_final3__0_carry__1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.580    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.694    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.808    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.142 r  inst_Visualizador/seg_final3__0_carry__5/O[1]
                         net (fo=26, routed)          1.580    11.723    inst_Visualizador/seg_final3__0_carry__5_n_6
    SLICE_X7Y52          LUT3 (Prop_lut3_I1_O)        0.303    12.026 r  inst_Visualizador/seg_final3__64_carry_i_8/O
                         net (fo=1, routed)           0.000    12.026    inst_Visualizador/seg_final3__64_carry_i_8_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.573 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.939    13.512    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.302    13.814 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           1.091    14.904    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.124    15.028 r  inst_Visualizador/seg_final3__99_carry_i_6/O
                         net (fo=1, routed)           0.000    15.028    inst_Visualizador/seg_final3__99_carry_i_6_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.408 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.525 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.525    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.642 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.642    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.965 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    16.780    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.306    17.086 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    17.086    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.636 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.884    18.519    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124    18.643 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.056    19.700    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I1_O)        0.124    19.824 r  inst_Visualizador/SEG_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.815    20.639    inst_Visualizador/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.124    20.763 r  inst_Visualizador/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.853    24.616    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    28.166 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.166    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anim_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.854ns  (logic 9.079ns (41.545%)  route 12.775ns (58.455%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.900     5.503    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  inst_Visualizador/anim_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 r  inst_Visualizador/anim_counter_reg[5]/Q
                         net (fo=8, routed)           1.495     7.454    inst_Visualizador/anim_counter_reg[5]
    SLICE_X4Y51          LUT3 (Prop_lut3_I1_O)        0.149     7.603 r  inst_Visualizador/seg_final3__0_carry__1_i_4/O
                         net (fo=2, routed)           0.999     8.602    inst_Visualizador/seg_final3__0_carry__1_i_4_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.332     8.934 r  inst_Visualizador/seg_final3__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.934    inst_Visualizador/seg_final3__0_carry__1_i_8_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.466 r  inst_Visualizador/seg_final3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    inst_Visualizador/seg_final3__0_carry__1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.580    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.694    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.808    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.142 r  inst_Visualizador/seg_final3__0_carry__5/O[1]
                         net (fo=26, routed)          1.580    11.723    inst_Visualizador/seg_final3__0_carry__5_n_6
    SLICE_X7Y52          LUT3 (Prop_lut3_I1_O)        0.303    12.026 r  inst_Visualizador/seg_final3__64_carry_i_8/O
                         net (fo=1, routed)           0.000    12.026    inst_Visualizador/seg_final3__64_carry_i_8_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.573 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.939    13.512    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.302    13.814 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           1.091    14.904    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.124    15.028 r  inst_Visualizador/seg_final3__99_carry_i_6/O
                         net (fo=1, routed)           0.000    15.028    inst_Visualizador/seg_final3__99_carry_i_6_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.408 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.525 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.525    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.642 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.642    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.965 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    16.780    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.306    17.086 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    17.086    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.636 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.884    18.519    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124    18.643 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.999    19.642    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124    19.766 r  inst_Visualizador/SEG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.675    20.441    inst_Visualizador/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y52          LUT6 (Prop_lut6_I0_O)        0.124    20.565 r  inst_Visualizador/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.299    23.863    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    27.356 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.356    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anim_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.035ns  (logic 9.120ns (43.354%)  route 11.916ns (56.646%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.900     5.503    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  inst_Visualizador/anim_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 r  inst_Visualizador/anim_counter_reg[5]/Q
                         net (fo=8, routed)           1.495     7.454    inst_Visualizador/anim_counter_reg[5]
    SLICE_X4Y51          LUT3 (Prop_lut3_I1_O)        0.149     7.603 r  inst_Visualizador/seg_final3__0_carry__1_i_4/O
                         net (fo=2, routed)           0.999     8.602    inst_Visualizador/seg_final3__0_carry__1_i_4_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.332     8.934 r  inst_Visualizador/seg_final3__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.934    inst_Visualizador/seg_final3__0_carry__1_i_8_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.466 r  inst_Visualizador/seg_final3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    inst_Visualizador/seg_final3__0_carry__1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.580    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.694    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.808    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.142 r  inst_Visualizador/seg_final3__0_carry__5/O[1]
                         net (fo=26, routed)          1.580    11.723    inst_Visualizador/seg_final3__0_carry__5_n_6
    SLICE_X7Y52          LUT3 (Prop_lut3_I1_O)        0.303    12.026 r  inst_Visualizador/seg_final3__64_carry_i_8/O
                         net (fo=1, routed)           0.000    12.026    inst_Visualizador/seg_final3__64_carry_i_8_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.573 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.939    13.512    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.302    13.814 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           1.091    14.904    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.124    15.028 r  inst_Visualizador/seg_final3__99_carry_i_6/O
                         net (fo=1, routed)           0.000    15.028    inst_Visualizador/seg_final3__99_carry_i_6_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.408 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.525 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.525    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.642 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.642    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.965 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    16.780    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.306    17.086 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    17.086    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.636 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.884    18.519    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124    18.643 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.056    19.700    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I1_O)        0.124    19.824 f  inst_Visualizador/SEG_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.739    20.563    inst_Visualizador/SEG_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.124    20.687 r  inst_Visualizador/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.317    23.004    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    26.538 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.538    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anim_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.613ns  (logic 9.410ns (45.650%)  route 11.203ns (54.350%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.900     5.503    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  inst_Visualizador/anim_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 r  inst_Visualizador/anim_counter_reg[5]/Q
                         net (fo=8, routed)           1.495     7.454    inst_Visualizador/anim_counter_reg[5]
    SLICE_X4Y51          LUT3 (Prop_lut3_I1_O)        0.149     7.603 r  inst_Visualizador/seg_final3__0_carry__1_i_4/O
                         net (fo=2, routed)           0.999     8.602    inst_Visualizador/seg_final3__0_carry__1_i_4_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.332     8.934 r  inst_Visualizador/seg_final3__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.934    inst_Visualizador/seg_final3__0_carry__1_i_8_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.466 r  inst_Visualizador/seg_final3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    inst_Visualizador/seg_final3__0_carry__1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.580    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.694    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.808    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.142 r  inst_Visualizador/seg_final3__0_carry__5/O[1]
                         net (fo=26, routed)          1.580    11.723    inst_Visualizador/seg_final3__0_carry__5_n_6
    SLICE_X7Y52          LUT3 (Prop_lut3_I1_O)        0.303    12.026 r  inst_Visualizador/seg_final3__64_carry_i_8/O
                         net (fo=1, routed)           0.000    12.026    inst_Visualizador/seg_final3__64_carry_i_8_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.573 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.939    13.512    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.302    13.814 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           1.091    14.904    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.124    15.028 r  inst_Visualizador/seg_final3__99_carry_i_6/O
                         net (fo=1, routed)           0.000    15.028    inst_Visualizador/seg_final3__99_carry_i_6_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.408 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.525 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.525    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.642 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.642    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.965 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    16.780    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.306    17.086 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    17.086    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.636 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.884    18.519    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124    18.643 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           1.205    19.848    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124    19.972 r  inst_Visualizador/SEG_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    19.972    inst_Visualizador/SEG_OBUF[1]_inst_i_3_n_0
    SLICE_X8Y52          MUXF7 (Prop_muxf7_I1_O)      0.214    20.186 r  inst_Visualizador/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.196    22.382    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.734    26.116 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.116    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anim_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.435ns  (logic 9.141ns (44.733%)  route 11.294ns (55.267%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.900     5.503    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  inst_Visualizador/anim_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 r  inst_Visualizador/anim_counter_reg[5]/Q
                         net (fo=8, routed)           1.495     7.454    inst_Visualizador/anim_counter_reg[5]
    SLICE_X4Y51          LUT3 (Prop_lut3_I1_O)        0.149     7.603 r  inst_Visualizador/seg_final3__0_carry__1_i_4/O
                         net (fo=2, routed)           0.999     8.602    inst_Visualizador/seg_final3__0_carry__1_i_4_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.332     8.934 r  inst_Visualizador/seg_final3__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.934    inst_Visualizador/seg_final3__0_carry__1_i_8_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.466 r  inst_Visualizador/seg_final3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    inst_Visualizador/seg_final3__0_carry__1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.580    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.694    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.808    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.142 r  inst_Visualizador/seg_final3__0_carry__5/O[1]
                         net (fo=26, routed)          1.580    11.723    inst_Visualizador/seg_final3__0_carry__5_n_6
    SLICE_X7Y52          LUT3 (Prop_lut3_I1_O)        0.303    12.026 r  inst_Visualizador/seg_final3__64_carry_i_8/O
                         net (fo=1, routed)           0.000    12.026    inst_Visualizador/seg_final3__64_carry_i_8_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.573 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.939    13.512    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.302    13.814 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           1.091    14.904    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.124    15.028 r  inst_Visualizador/seg_final3__99_carry_i_6/O
                         net (fo=1, routed)           0.000    15.028    inst_Visualizador/seg_final3__99_carry_i_6_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.408 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.525 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.525    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.642 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.642    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.965 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    16.780    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.306    17.086 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    17.086    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.636 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.884    18.519    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124    18.643 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.999    19.642    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I4_O)        0.124    19.766 f  inst_Visualizador/SEG_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.670    20.435    inst_Visualizador/SEG_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y52          LUT6 (Prop_lut6_I3_O)        0.124    20.559 r  inst_Visualizador/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.823    22.383    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    25.938 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.938    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anim_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.801ns  (logic 9.426ns (47.603%)  route 10.375ns (52.397%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.900     5.503    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X3Y49          FDCE                                         r  inst_Visualizador/anim_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 r  inst_Visualizador/anim_counter_reg[5]/Q
                         net (fo=8, routed)           1.495     7.454    inst_Visualizador/anim_counter_reg[5]
    SLICE_X4Y51          LUT3 (Prop_lut3_I1_O)        0.149     7.603 r  inst_Visualizador/seg_final3__0_carry__1_i_4/O
                         net (fo=2, routed)           0.999     8.602    inst_Visualizador/seg_final3__0_carry__1_i_4_n_0
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.332     8.934 r  inst_Visualizador/seg_final3__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     8.934    inst_Visualizador/seg_final3__0_carry__1_i_8_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.466 r  inst_Visualizador/seg_final3__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.466    inst_Visualizador/seg_final3__0_carry__1_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.580 r  inst_Visualizador/seg_final3__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.580    inst_Visualizador/seg_final3__0_carry__2_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.694 r  inst_Visualizador/seg_final3__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.694    inst_Visualizador/seg_final3__0_carry__3_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.808 r  inst_Visualizador/seg_final3__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.808    inst_Visualizador/seg_final3__0_carry__4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.142 r  inst_Visualizador/seg_final3__0_carry__5/O[1]
                         net (fo=26, routed)          1.580    11.723    inst_Visualizador/seg_final3__0_carry__5_n_6
    SLICE_X7Y52          LUT3 (Prop_lut3_I1_O)        0.303    12.026 r  inst_Visualizador/seg_final3__64_carry_i_8/O
                         net (fo=1, routed)           0.000    12.026    inst_Visualizador/seg_final3__64_carry_i_8_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.573 r  inst_Visualizador/seg_final3__64_carry/O[2]
                         net (fo=2, routed)           0.939    13.512    inst_Visualizador/seg_final3__64_carry_n_5
    SLICE_X8Y52          LUT2 (Prop_lut2_I1_O)        0.302    13.814 r  inst_Visualizador/seg_final3__99_carry_i_2/O
                         net (fo=2, routed)           1.091    14.904    inst_Visualizador/seg_final3__99_carry_i_2_n_0
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.124    15.028 r  inst_Visualizador/seg_final3__99_carry_i_6/O
                         net (fo=1, routed)           0.000    15.028    inst_Visualizador/seg_final3__99_carry_i_6_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.408 r  inst_Visualizador/seg_final3__99_carry/CO[3]
                         net (fo=1, routed)           0.000    15.408    inst_Visualizador/seg_final3__99_carry_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.525 r  inst_Visualizador/seg_final3__99_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.525    inst_Visualizador/seg_final3__99_carry__0_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.642 r  inst_Visualizador/seg_final3__99_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.642    inst_Visualizador/seg_final3__99_carry__1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.965 r  inst_Visualizador/seg_final3__99_carry__2/O[1]
                         net (fo=3, routed)           0.814    16.780    inst_Visualizador/seg_final3__99_carry__2_n_6
    SLICE_X5Y55          LUT4 (Prop_lut4_I1_O)        0.306    17.086 r  inst_Visualizador/seg_final3__144_carry__3_i_7/O
                         net (fo=1, routed)           0.000    17.086    inst_Visualizador/seg_final3__144_carry__3_i_7_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.636 r  inst_Visualizador/seg_final3__144_carry__3/CO[3]
                         net (fo=1, routed)           0.884    18.519    inst_Visualizador/seg_final3__144_carry__3_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124    18.643 r  inst_Visualizador/SEG_OBUF[3]_inst_i_3/O
                         net (fo=7, routed)           0.907    19.551    inst_Visualizador/SEG_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I4_O)        0.124    19.675 r  inst_Visualizador/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000    19.675    inst_Visualizador/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I1_O)      0.214    19.889 r  inst_Visualizador/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.665    21.554    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.750    25.304 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.304    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.968ns  (logic 4.396ns (40.076%)  route 6.572ns (59.924%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.725     5.328    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  inst_Visualizador/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  inst_Visualizador/anode_select_reg[1]/Q
                         net (fo=17, routed)          1.202     7.048    inst_Visualizador/anode_select_reg_n_0_[1]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.153     7.201 r  inst_Visualizador/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.371    12.571    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.725    16.296 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.296    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.376ns  (logic 4.428ns (47.227%)  route 4.948ns (52.773%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.725     5.328    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  inst_Visualizador/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  inst_Visualizador/anode_select_reg[1]/Q
                         net (fo=17, routed)          1.245     7.091    inst_Visualizador/anode_select_reg_n_0_[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I2_O)        0.150     7.241 r  inst_Visualizador/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.703    10.944    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    14.704 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.704    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.298ns  (logic 4.361ns (46.896%)  route 4.938ns (53.104%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.725     5.328    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=13, routed)          1.030     6.814    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.150     6.964 r  inst_Controlador/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.908    10.872    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    14.626 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.626    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.814ns  (logic 4.115ns (46.689%)  route 4.699ns (53.311%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.725     5.328    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=13, routed)          1.195     6.979    inst_Controlador/s_piso_actual[1]
    SLICE_X0Y51          LUT4 (Prop_lut4_I1_O)        0.124     7.103 r  inst_Controlador/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.504    10.607    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.142 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.142    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Visualizador/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.611ns (77.052%)  route 0.480ns (22.948%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  inst_Visualizador/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  inst_Visualizador/anode_select_reg[1]/Q
                         net (fo=17, routed)          0.150     1.837    inst_Visualizador/anode_select_reg_n_0_[1]
    SLICE_X2Y51          LUT5 (Prop_lut5_I1_O)        0.045     1.882 r  inst_Visualizador/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.882    inst_Visualizador/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X2Y51          MUXF7 (Prop_muxf7_I0_O)      0.062     1.944 r  inst_Visualizador/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.274    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.340     3.615 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.528ns (71.248%)  route 0.617ns (28.752%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  inst_Visualizador/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.164     1.687 f  inst_Visualizador/anode_select_reg[0]/Q
                         net (fo=18, routed)          0.269     1.956    inst_Visualizador/anode_select_reg_n_0_[0]
    SLICE_X1Y52          LUT3 (Prop_lut3_I1_O)        0.048     2.004 r  inst_Visualizador/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.352    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     3.668 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.668    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.442ns (66.682%)  route 0.720ns (33.318%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.605     1.524    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  inst_Controlador/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=9, routed)           0.227     1.892    inst_Controlador/estado_actual[0]
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.045     1.937 r  inst_Controlador/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.431    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.687 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.687    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.543ns (69.627%)  route 0.673ns (30.373%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  inst_Visualizador/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  inst_Visualizador/anode_select_reg[0]/Q
                         net (fo=18, routed)          0.325     2.012    inst_Visualizador/anode_select_reg_n_0_[0]
    SLICE_X1Y51          LUT3 (Prop_lut3_I2_O)        0.042     2.054 r  inst_Visualizador/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.402    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.337     3.739 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.739    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.465ns (65.917%)  route 0.758ns (34.083%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  inst_Visualizador/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  inst_Visualizador/anode_select_reg[0]/Q
                         net (fo=18, routed)          0.384     2.072    inst_Visualizador/anode_select_reg_n_0_[0]
    SLICE_X0Y52          LUT6 (Prop_lut6_I2_O)        0.045     2.117 r  inst_Visualizador/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.490    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.746 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.746    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.442ns (64.388%)  route 0.797ns (35.612%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.605     1.524    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  inst_Controlador/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=9, routed)           0.313     1.979    inst_Controlador/estado_actual[0]
    SLICE_X0Y53          LUT3 (Prop_lut3_I2_O)        0.045     2.024 r  inst_Controlador/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.484     2.508    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.763 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.763    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.518ns (67.095%)  route 0.745ns (32.905%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.605     1.524    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  inst_Controlador/FSM_sequential_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  inst_Controlador/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=9, routed)           0.313     1.979    inst_Controlador/estado_actual[0]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.046     2.025 r  inst_Controlador/LED_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.431     2.456    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.331     3.787 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.787    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anim_active_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.443ns (60.964%)  route 0.924ns (39.036%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.605     1.524    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y51          FDPE                                         r  inst_Visualizador/anim_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDPE (Prop_fdpe_C_Q)         0.164     1.688 r  inst_Visualizador/anim_active_reg/Q
                         net (fo=9, routed)           0.311     1.999    inst_Visualizador/anim_active
    SLICE_X1Y51          LUT6 (Prop_lut6_I2_O)        0.045     2.044 r  inst_Visualizador/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.658    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.892 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.892    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Visualizador/anim_active_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.531ns (63.380%)  route 0.884ns (36.620%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.605     1.524    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X2Y51          FDPE                                         r  inst_Visualizador/anim_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDPE (Prop_fdpe_C_Q)         0.164     1.688 r  inst_Visualizador/anim_active_reg/Q
                         net (fo=9, routed)           0.172     1.860    inst_Visualizador/anim_active
    SLICE_X1Y51          LUT4 (Prop_lut4_I0_O)        0.049     1.909 r  inst_Visualizador/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.713     2.622    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.318     3.939 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.939    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Controlador/r_piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.572ns (63.955%)  route 0.886ns (36.045%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.604     1.523    inst_Controlador/CLK_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  inst_Controlador/r_piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  inst_Controlador/r_piso_actual_reg[1]/Q
                         net (fo=13, routed)          0.275     1.939    inst_Visualizador/s_piso_actual[1]
    SLICE_X8Y52          LUT5 (Prop_lut5_I4_O)        0.045     1.984 r  inst_Visualizador/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.984    inst_Visualizador/SEG_OBUF[1]_inst_i_2_n_0
    SLICE_X8Y52          MUXF7 (Prop_muxf7_I0_O)      0.062     2.046 r  inst_Visualizador/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.611     2.657    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.324     3.982 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.982    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Visualizador/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.754ns  (logic 1.631ns (21.035%)  route 6.123ns (78.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.962     4.469    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     4.593 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         3.161     7.754    inst_Visualizador/rst_n
    SLICE_X6Y47          FDCE                                         f  inst_Visualizador/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.771     5.193    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  inst_Visualizador/refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Visualizador/refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.754ns  (logic 1.631ns (21.035%)  route 6.123ns (78.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.962     4.469    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     4.593 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         3.161     7.754    inst_Visualizador/rst_n
    SLICE_X6Y47          FDCE                                         f  inst_Visualizador/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.771     5.193    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  inst_Visualizador/refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Visualizador/refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.754ns  (logic 1.631ns (21.035%)  route 6.123ns (78.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.962     4.469    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     4.593 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         3.161     7.754    inst_Visualizador/rst_n
    SLICE_X6Y47          FDCE                                         f  inst_Visualizador/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.771     5.193    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  inst_Visualizador/refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Visualizador/refresh_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.754ns  (logic 1.631ns (21.035%)  route 6.123ns (78.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.962     4.469    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     4.593 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         3.161     7.754    inst_Visualizador/rst_n
    SLICE_X6Y47          FDCE                                         f  inst_Visualizador/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.771     5.193    inst_Visualizador/CLK_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  inst_Visualizador/refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.631ns (21.395%)  route 5.992ns (78.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.962     4.469    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     4.593 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         3.031     7.623    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]_1
    SLICE_X0Y49          FDCE                                         f  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.772     5.194    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.631ns (21.395%)  route 5.992ns (78.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.962     4.469    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     4.593 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         3.031     7.623    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]_1
    SLICE_X0Y49          FDCE                                         f  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.772     5.194    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.631ns (21.395%)  route 5.992ns (78.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.962     4.469    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     4.593 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         3.031     7.623    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]_2
    SLICE_X0Y49          FDCE                                         f  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.772     5.194    inst_Entradas/Gen_Entradas[1].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 1.631ns (21.395%)  route 5.992ns (78.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.962     4.469    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     4.593 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         3.031     7.623    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]_2
    SLICE_X0Y49          FDCE                                         f  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.772     5.194    inst_Entradas/Gen_Entradas[1].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.619ns  (logic 1.631ns (21.407%)  route 5.988ns (78.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.962     4.469    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     4.593 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         3.027     7.619    inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]_1
    SLICE_X1Y49          FDCE                                         f  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.772     5.194    inst_Entradas/Gen_Entradas[0].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[0].Inst_Detector/sreg_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.619ns  (logic 1.631ns (21.407%)  route 5.988ns (78.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.962     4.469    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.124     4.593 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         3.027     7.619    inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]_2
    SLICE_X1Y49          FDCE                                         f  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.772     5.194    inst_Entradas/Gen_Entradas[1].Inst_Detector/CLK_IBUF_BUFG
    SLICE_X1Y49          FDCE                                         r  inst_Entradas/Gen_Entradas[1].Inst_Detector/sreg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 botones_fisicos[0]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.235ns (24.344%)  route 0.732ns (75.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  botones_fisicos[0] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[0]
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  botones_fisicos_IBUF[0]_inst/O
                         net (fo=1, routed)           0.732     0.967    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X2Y50          SRL16E                                       r  inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.878     2.043    inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y50          SRL16E                                       r  inst_Entradas/Gen_Entradas[0].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 botones_fisicos[1]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.256ns (25.035%)  route 0.766ns (74.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  botones_fisicos[1] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[1]
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  botones_fisicos_IBUF[1]_inst/O
                         net (fo=1, routed)           0.766     1.021    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X2Y50          SRL16E                                       r  inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.878     2.043    inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y50          SRL16E                                       r  inst_Entradas/Gen_Entradas[1].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 botones_fisicos[3]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.244ns (22.336%)  route 0.850ns (77.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  botones_fisicos[3] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[3]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  botones_fisicos_IBUF[3]_inst/O
                         net (fo=1, routed)           0.850     1.094    inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X2Y50          SRL16E                                       r  inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.878     2.043    inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y50          SRL16E                                       r  inst_Entradas/Gen_Entradas[3].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 botones_fisicos[2]
                            (input port)
  Destination:            inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.254ns (19.823%)  route 1.026ns (80.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  botones_fisicos[2] (IN)
                         net (fo=0)                   0.000     0.000    botones_fisicos[2]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  botones_fisicos_IBUF[2]_inst/O
                         net (fo=1, routed)           1.026     1.279    inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/botones_fisicos_IBUF[0]
    SLICE_X2Y50          SRL16E                                       r  inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.878     2.043    inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/CLK_IBUF_BUFG
    SLICE_X2Y50          SRL16E                                       r  inst_Entradas/Gen_Entradas[2].Inst_Sincronizador/sreg_reg[1]_srl2_inst_Entradas_Gen_Entradas_c_0/CLK

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.236%)  route 1.535ns (82.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.428    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         0.381     1.854    inst_Timer_Puerta/tick_clk_reg_0
    SLICE_X1Y60          FDCE                                         f  inst_Timer_Puerta/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_Timer_Puerta/counter_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.236%)  route 1.535ns (82.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.428    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         0.381     1.854    inst_Timer_Puerta/tick_clk_reg_0
    SLICE_X1Y60          FDCE                                         f  inst_Timer_Puerta/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_Timer_Puerta/counter_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.236%)  route 1.535ns (82.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.428    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         0.381     1.854    inst_Timer_Puerta/tick_clk_reg_0
    SLICE_X1Y60          FDCE                                         f  inst_Timer_Puerta/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_Timer_Puerta/counter_reg[28]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.236%)  route 1.535ns (82.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.428    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         0.381     1.854    inst_Timer_Puerta/tick_clk_reg_0
    SLICE_X1Y60          FDCE                                         f  inst_Timer_Puerta/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_Timer_Puerta/counter_reg[29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.236%)  route 1.535ns (82.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.428    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         0.381     1.854    inst_Timer_Puerta/tick_clk_reg_0
    SLICE_X1Y60          FDCE                                         f  inst_Timer_Puerta/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_Timer_Puerta/counter_reg[30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_Timer_Puerta/counter_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.320ns (17.236%)  route 1.535ns (82.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.428    inst_Visualizador/rst_n_IBUF
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.473 f  inst_Visualizador/sreg[2]_i_1/O
                         net (fo=137, routed)         0.381     1.854    inst_Timer_Puerta/tick_clk_reg_0
    SLICE_X1Y60          FDCE                                         f  inst_Timer_Puerta/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.875     2.040    inst_Timer_Puerta/CLK_IBUF_BUFG
    SLICE_X1Y60          FDCE                                         r  inst_Timer_Puerta/counter_reg[31]/C





