{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601272722975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601272722976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 06:58:42 2020 " "Processing started: Mon Sep 28 06:58:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601272722976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601272722976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic -c Basic " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic -c Basic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601272722976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601272723311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601272723311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../uart/uart.v" "" { Text "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/uart/uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601272730802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601272730802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic.v 8 8 " "Found 8 design units, including 8 entities, in source file basic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Basic " "Found entity 1: Basic" {  } { { "basic.v" "" { Text "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601272730815 ""} { "Info" "ISGN_ENTITY_NAME" "2 M_main_mem_dstack " "Found entity 2: M_main_mem_dstack" {  } { { "basic.v" "" { Text "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601272730815 ""} { "Info" "ISGN_ENTITY_NAME" "3 M_main_mem_rstack " "Found entity 3: M_main_mem_rstack" {  } { { "basic.v" "" { Text "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601272730815 ""} { "Info" "ISGN_ENTITY_NAME" "4 M_main_mem_rom " "Found entity 4: M_main_mem_rom" {  } { { "basic.v" "" { Text "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601272730815 ""} { "Info" "ISGN_ENTITY_NAME" "5 M_main_mem_ram " "Found entity 5: M_main_mem_ram" {  } { { "basic.v" "" { Text "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v" 3774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601272730815 ""} { "Info" "ISGN_ENTITY_NAME" "6 M_main_mem_uartInBuffer " "Found entity 6: M_main_mem_uartInBuffer" {  } { { "basic.v" "" { Text "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v" 3804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601272730815 ""} { "Info" "ISGN_ENTITY_NAME" "7 M_main_mem_uartOutBuffer " "Found entity 7: M_main_mem_uartOutBuffer" {  } { { "basic.v" "" { Text "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v" 3834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601272730815 ""} { "Info" "ISGN_ENTITY_NAME" "8 M_main " "Found entity 8: M_main" {  } { { "basic.v" "" { Text "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v" 3864 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601272730815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601272730815 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "tx basic.v(111) " "Verilog HDL Procedural Assignment error at basic.v(111): object \"tx\" on left-hand side of assignment must have a variable data type" {  } { { "basic.v" "" { Text "/home/rob/Development/github/Silice-Playground/DE10NANO/j1eforth/basic/basic.v" 111 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601272730851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601272730897 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 28 06:58:50 2020 " "Processing ended: Mon Sep 28 06:58:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601272730897 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601272730897 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601272730897 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601272730897 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601272731054 ""}
