[2025-09-17 15:49:35] START suite=gap trace=605.mcf_s-484B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-484B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5022591 heartbeat IPC: 1.991 cumulative IPC: 1.991 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 9582597 heartbeat IPC: 2.193 cumulative IPC: 2.087 (Simulation time: 00 hr 02 min 43 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 9582597 cumulative IPC: 2.087 (Simulation time: 00 hr 02 min 43 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 9582597 cumulative IPC: 2.087 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 26862703 heartbeat IPC: 0.5787 cumulative IPC: 0.5787 (Simulation time: 00 hr 06 min 26 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 46279155 heartbeat IPC: 0.515 cumulative IPC: 0.545 (Simulation time: 00 hr 10 min 19 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 66058379 heartbeat IPC: 0.5056 cumulative IPC: 0.5312 (Simulation time: 00 hr 14 min 13 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 84954945 heartbeat IPC: 0.5292 cumulative IPC: 0.5307 (Simulation time: 00 hr 18 min 07 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 107322809 heartbeat IPC: 0.4471 cumulative IPC: 0.5116 (Simulation time: 00 hr 22 min 30 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 131994469 heartbeat IPC: 0.4053 cumulative IPC: 0.4901 (Simulation time: 00 hr 27 min 14 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 152004601 heartbeat IPC: 0.4997 cumulative IPC: 0.4915 (Simulation time: 00 hr 31 min 22 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 170033085 heartbeat IPC: 0.5547 cumulative IPC: 0.4986 (Simulation time: 00 hr 34 min 48 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 188346370 heartbeat IPC: 0.5461 cumulative IPC: 0.5035 (Simulation time: 00 hr 38 min 43 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 195260728 cumulative IPC: 0.5121 (Simulation time: 00 hr 41 min 53 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 195260728 cumulative IPC: 0.5121 (Simulation time: 00 hr 41 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-484B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5121 instructions: 100000002 cycles: 195260728
CPU 0 Branch Prediction Accuracy: 98.16% MPKI: 1.82 Average ROB Occupancy at Mispredict: 146.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.82
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 17865326
LQ_STALL: 1912180
SQ_STALL: 51151658


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 70.10402
REPLAY_LOAD: 91.84112
NON_REPLAY_LOAD: 74.70121

== Total ==
ADDR_TRANS: 160398
REPLAY_LOAD: 1004650
NON_REPLAY_LOAD: 16700278

== Counts ==
ADDR_TRANS: 2288
REPLAY_LOAD: 10939
NON_REPLAY_LOAD: 223561

cpu0->cpu0_STLB TOTAL        ACCESS:     217524 HIT:     143271 MISS:      74253 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     217524 HIT:     143271 MISS:      74253 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 316 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4849969 HIT:    1303805 MISS:    3546164 MSHR_MERGE:     288744
cpu0->cpu0_L2C LOAD         ACCESS:    2240431 HIT:     419726 MISS:    1820705 MSHR_MERGE:      50243
cpu0->cpu0_L2C RFO          ACCESS:     249808 HIT:       9251 MISS:     240557 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1622578 HIT:     225543 MISS:    1397035 MSHR_MERGE:     238501
cpu0->cpu0_L2C WRITE        ACCESS:     646362 HIT:     644538 MISS:       1824 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      90790 HIT:       4747 MISS:      86043 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     963661 ISSUED:     963661 USEFUL:     448937 USELESS:     134007
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 152.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15968517 HIT:   15968517 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   15968517 HIT:   15968517 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   51197846 HIT:   46766697 MISS:    4431149 MSHR_MERGE:    1191130
cpu0->cpu0_L1D LOAD         ACCESS:   23775971 HIT:   21168183 MISS:    2607788 MSHR_MERGE:     367357
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     779420 HIT:      81062 MISS:     698358 MSHR_MERGE:      39377
cpu0->cpu0_L1D WRITE        ACCESS:   26493815 HIT:   25459625 MISS:    1034190 MSHR_MERGE:     784373
cpu0->cpu0_L1D TRANSLATION  ACCESS:     148640 HIT:      57827 MISS:      90813 MSHR_MERGE:         23
cpu0->cpu0_L1D PREFETCH REQUESTED:     779448 ISSUED:     779420 USEFUL:     206669 USELESS:     195253
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 138.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14358693 HIT:   14358693 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   14358693 HIT:   14358693 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   46705779 HIT:   46289254 MISS:     416525 MSHR_MERGE:     199001
cpu0->cpu0_DTLB LOAD         ACCESS:   46705779 HIT:   46289254 MISS:     416525 MSHR_MERGE:     199001
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 111.9 cycles
cpu0->LLC TOTAL        ACCESS:    3856733 HIT:     661876 MISS:    3194857 MSHR_MERGE:      23923
cpu0->LLC LOAD         ACCESS:    1770462 HIT:      40553 MISS:    1729909 MSHR_MERGE:       8462
cpu0->LLC RFO          ACCESS:     240557 HIT:         63 MISS:     240494 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1158534 HIT:      21018 MISS:    1137516 MSHR_MERGE:      15461
cpu0->LLC WRITE        ACCESS:     601137 HIT:     599882 MISS:       1255 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      86043 HIT:        360 MISS:      85683 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 127.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      90227
  ROW_BUFFER_MISS:    3079432
  AVG DBUS CONGESTED CYCLE: 5.058
Channel 0 WQ ROW_BUFFER_HIT:     103200
  ROW_BUFFER_MISS:     496433
  FULL:          0
Channel 0 REFRESHES ISSUED:      16272

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       110152         8897          829       138863
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           22           11            5       110903
  STLB miss resolved @ L2C                0            0            2            2         7676
  STLB miss resolved @ LLC                0            3            0            1          538
  STLB miss resolved @ MEM                0          106           36           20        81336

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 16:31:29] END   suite=gap trace=605.mcf_s-484B (rc=0)
