
<!DOCTYPE html>
<html>

<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<title>Module Path</title>
<meta name="description" content="Documentation of Coq module Path" />
<link  rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<script src="https://cdn.jsdelivr.net/npm/markdown-it/dist/markdown-it.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/markdown-it-texmath/texmath.min.js"></script>
<script src="https://cdn.jsdelivr.net/npm/darkmode-js@1.5.7/lib/darkmode-js.min.js"></script>
<link href="rocqnavi.css" rel="stylesheet" type="text/css" />
<script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
<script type="text/javascript" src="rocqnavi.js"> </script>
</head>

<body onload="init()">

  <main>
    <div class="sidebar">
      <h2>Files</h2>
      <li><details id="Verilog"><summary>Verilog</summary>
          <ul>
          <li><a href="Verilog.Algo.html">Algo</a></li>
<li><a href="Verilog.Equiv.html">Equiv</a></li>
<li><a href="Verilog.Expr.html">Expr</a></li>
<li><a href="Verilog.ExprPath.html">ExprPath</a></li>
<li><a href="Verilog.Extr.html">Extr</a></li>
<li><a href="Verilog.Path.html">Path</a></li>
<li><a href="Verilog.Spec.html">Spec</a></li>
<li><a href="Verilog.TaggedExpr.html">TaggedExpr</a></li>
<li><a href="Verilog.TaggedExprPath.html">TaggedExprPath</a></li>
<li><a href="Verilog.TypeSystem.html">TypeSystem</a></li>
<li><a href="Verilog.Utils.html">Utils</a></li>
          </ul>
          </details>
          </li>
    </div>

  <div class="coq">

    <div class="content">
      <p><a href="./index.html">Top</a></p>
      <h1 class="title">Module Path</h1>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">Lists</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html">List</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Wf_nat.html">Arith</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Wf_nat.html">Wf_nat</a></span>.<br/>
<span class="vernacular">From</span><span class="id"> Stdlib</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.micromega.Lia.html">Lia</a></span>.<br/>
<br/>
<span class="vernacular">From</span><span class="id"> Verilog</span><span class="vernacular"> Require</span><span class="vernacular"> Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ListNotations">ListNotations</a></span>.<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Wf_nat.html">Wf_nat</a></span>.<br/>
<br/>
<span class="vernacular">Import</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils">Utils</a></span>.<br/>
<br/>
<span class="vernacular">Module</span><span class="id"> </span><span id="Path" class="id"><a name="Path" class="">Path</a></span>.<br/>
&nbsp;&nbsp;<span class="vernacular">Definition</span><span class="id"> </span><span id="Path.path" class="id"><a name="Path.path" class="" title="Path.path not a defined object.
">path</a></span><span class="id"> :=</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#list">list</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#nat">nat</a></span>.<br/>
<br/>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="Path.list_sep_None" class="id"><a name="Path.list_sep_None" class="" title="Path.list_sep_None not a defined object.
">list_sep_None</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="T:1" class="id"><a name="T:1" class="">T</a></span> (<span id="l:2" class="id"><a name="l:2" class="">l</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#list">list</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#T:1">T</a></span>)<span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.list_sep">list_sep</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#l:2">l</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#None">None</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Path.html#l:2">l</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> l;</span><span class="id"> [reflexivity</span><span class="id"> |</span><span class="id"> discriminate</span><span class="id"> H]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> subst</span>. <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="Path.removelast_length" class="id"><a name="Path.removelast_length" class="" title="Path.removelast_length not a defined object.
">removelast_length</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="T:3" class="id"><a name="T:3" class="">T</a></span> (<span id="l:4" class="id"><a name="l:4" class="">l</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#list">list</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#T:3">T</a></span>)<span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#l:4">l</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;&gt;'_x"> &lt;&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#removelast">removelast</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#l:4">l</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#::nat_scope:x_'&lt;'_x"> &lt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#::nat_scope:x_'&lt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#l:4">l</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">induction</span><span class="id"> l;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> contradiction</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> simpl</span>. <span class="id">destruct</span><span class="id"> l</span><span class="id"> eqn:Hl</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> lia</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> rewrite</span><span class="id"> &lt;-</span><span class="id"> Hl</span><span class="gallina-kwd"> in</span><span class="id"> *</span>. <span class="id">simpl</span>. <span class="id">apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Arith_base.html#lt_n_S_stt">Arith_base</a></span>.<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Arith_base.html#lt_n_S_stt">lt_n_S_stt</a></span>. <span class="id">apply</span><span class="id"> IHl</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> Hl</span>. <span class="id">unfold</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#not">not</a></span>. <span class="id">intros</span>. <span class="id">discriminate</span><span class="id"> H0</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Lemma</span><span class="id"> </span><span id="Path.list_sep_Some" class="id"><a name="Path.list_sep_Some" class="" title="Path.list_sep_Some not a defined object.
">list_sep_Some</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="T:5" class="id"><a name="T:5" class="">T</a></span> (<span id="l:6" class="id"><a name="l:6" class="">l</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#list">list</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#T:5">T</a></span>)<span class="id"> </span><span id="x:7" class="id"><a name="x:7" class="">x</a></span><span class="id"> </span><span id="l':8" class="id"><a name="l':8" class="">l'</a></span><span class="id">,</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id"><a href="Verilog.Utils.html#Utils.list_sep">list_sep</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#l:6">l</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#Some">Some</a></span> (<span class="id"><a href="Verilog.Path.html#l':8">l'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#e6756e10c36f149b18b4a8741ed83079">,</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#e6756e10c36f149b18b4a8741ed83079"> </a></span><span class="id"><a href="Verilog.Path.html#x:7">x</a></span>)<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> &lt;-&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Path.html#l:6">l</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Path.html#l':8">l'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id"><a href="Verilog.Path.html#x:7">x</a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> /\</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#l':8">l'</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#::nat_scope:x_'&lt;'_x"> &lt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Peano.html#::nat_scope:x_'&lt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#l:6">l</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">split;</span><span class="id"> intros</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> l</span><span class="id"> eqn:Hl</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> discriminate</span><span class="id"> H</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.list_sep">list_sep</a></span><span class="gallina-kwd"> in</span><span class="id"> H</span>. <span class="id">rewrite</span><span class="id"> &lt;-</span><span class="id"> Hl</span><span class="gallina-kwd"> in</span><span class="id"> *</span>. <span class="id">inversion</span><span class="id"> H</span>. <span class="id">split</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#app_removelast_last">app_removelast_last</a></span>. <span class="id">unfold</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#not">not</a></span>. <span class="id">intros</span>. <span class="id">subst</span>. <span class="id">discriminate</span><span class="id"> H0</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">*</span><span class="id"> apply</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.removelast_length">removelast_length</a></span>. <span class="id">subst</span>. <span class="id">discriminate</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> destruct</span><span class="id"> l</span><span class="id"> eqn:Hl;</span><span class="id"> destruct</span><span class="id"> H</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#app_cons_not_nil">app_cons_not_nil</a></span><span class="gallina-kwd"> in</span><span class="id"> H</span>. <span class="id">contradiction</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">+</span><span class="id"> unfold</span><span class="id"> </span><span class="id"><a href="Verilog.Utils.html#Utils.list_sep">list_sep</a></span>. <span class="id">rewrite</span><span class="id"> &lt;-</span><span class="id"> Hl</span><span class="gallina-kwd"> in</span><span class="id"> *</span>. <span class="id">assert</span> (<span class="id">HlNil:</span><span class="id"> l</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;&gt;'_x"> &lt;&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;&gt;'_x"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span>). <span class="id">subst</span>. <span class="id">discriminate</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">apply</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#app_removelast_last">app_removelast_last</a></span><span class="gallina-kwd"> with</span> (<span class="id">d</span><span class="id"> :=</span><span class="id"> t</span>)<span class="gallina-kwd"> in</span><span class="id"> HlNil</span>. <span class="id">rewrite</span><span class="id"> HlNil</span><span class="gallina-kwd"> in</span><span class="id"> H</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#app_inj_tail_iff">app_inj_tail_iff</a></span><span class="gallina-kwd"> in</span><span class="id"> H</span>. <span class="id">destruct</span><span class="id"> H</span>. <span class="id">subst</span>. <span class="id">reflexivity</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="Path.path_ind" class="id"><a name="Path.path_ind" class="" title="Path.path_ind not a defined object.
">path_ind</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span> (<span id="P:9" class="id"><a name="P:9" class="">P</a></span><span class="id"> :</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> Prop</span>)<span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#P:9">P</a></span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ae9a5e1034e143b218b09d8e454472bd">[]</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span> (<span class="gallina-kwd">forall</span><span class="id"> </span><span id="x:10" class="id"><a name="x:10" class="">x</a></span><span class="id"> </span><span id="l:11" class="id"><a name="l:11" class="">l</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#P:9">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#l:11">l</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> </a></span><span class="id"><a href="Verilog.Path.html#P:9">P</a></span> (<span class="id"><a href="Verilog.Path.html#l:11">l</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> ++</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#bc347c51eaf667706ae54503b26d52c6"> </a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">[</a></span><span class="id"><a href="Verilog.Path.html#x:10">x</a></span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Lists.List.html#ddd65c2f7ee73ecec433744948d846bb">]</a></span>))<span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'-&gt;'_x"> -&gt;</a></span><span class="gallina-kwd"> forall</span><span class="id"> </span><span id="p:12" class="id"><a name="p:12" class="">p</a></span><span class="id">,</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#P:9">P</a></span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#p:12">p</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">intros</span>. <span class="id">induction</span><span class="id"> p</span><span class="gallina-kwd"> using</span> (<span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Wf_nat.html#induction_ltof1">induction_ltof1</a></span><span class="id"> _</span> (<span class="id">@</span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Datatypes.html#length">length</a></span><span class="id"> _</span>)). <span class="id">unfold</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/stdlib/Stdlib.Arith.Wf_nat.html#ltof">ltof</a></span><span class="gallina-kwd"> in</span><span class="id"> H1</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">destruct</span> (<span class="id"><a href="Verilog.Utils.html#Utils.list_sep">list_sep</a></span><span class="id"> x</span>)<span class="gallina-kwd"> as</span><span class="id"> [[a</span><span class="id"> b]|]</span><span class="id"> eqn:Hp</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.list_sep_Some">list_sep_Some</a></span><span class="gallina-kwd"> in</span><span class="id"> Hp</span>. <span class="id">destruct</span><span class="id"> Hp</span><span class="gallina-kwd"> as</span><span class="id"> [Hp</span><span class="id"> Hlen]</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">rewrite</span><span class="id"> Hp</span>. <span class="id">apply</span><span class="id"> H0</span>. <span class="id">apply</span><span class="id"> H1</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id">-</span><span class="id"> apply</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.list_sep_None">list_sep_None</a></span><span class="gallina-kwd"> in</span><span class="id"> Hp</span>. <span class="id">subst</span>. <span class="id">assumption</span>.<br/>
&nbsp;&nbsp;Qed.</div></details>
<br/>
&nbsp;&nbsp;<span class="vernacular">Theorem</span><span class="id"> </span><span id="Path.path_eq_dec" class="id"><a name="Path.path_eq_dec" class="" title="Path.path_eq_dec not a defined object.
">path_eq_dec</a></span><span class="id"> :</span><span class="gallina-kwd"> forall</span> (<span id="a:13" class="id"><a name="a:13" class="">a</a></span><span class="id"> </span><span id="b:14" class="id"><a name="b:14" class="">b</a></span><span class="id">:</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path.path">path</a></span>)<span class="id">,</span><span class="id"> </span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">{</a></span><span class="id"><a href="Verilog.Path.html#a:13">a</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> =</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"> </a></span><span class="id"><a href="Verilog.Path.html#b:14">b</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">}</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da"> +</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da"> {</a></span><span class="id"><a href="Verilog.Path.html#a:13">a</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;&gt;'_x"> &lt;&gt;</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Logic.html#::type_scope:x_'&lt;&gt;'_x"> </a></span><span class="id"><a href="Verilog.Path.html#b:14">b</a></span><span class="id"><a href="https://rocq-prover.org/corelib/Corelib.Init.Specif.html#87727981cdc1579fef00b9d9c1d3b9da">}</a></span>.<br/>
<details>
&nbsp;&nbsp;<summary class="toggleproof">Proof.</summary>
<div class="proofscript">
<span class="id"> decide</span><span class="id"> equality</span>. <span class="id">decide</span><span class="id"> equality</span>.  Qed.</div></details>
<br/>
<span class="vernacular">End</span><span class="id"> </span><span class="id"><a href="Verilog.Path.html#Path">Path</a></span>.<br/>

      <div class="footer"><hr/>Generated by <a href="https://github.com/affeldt-aist/rocqnavi/">rocqnavi</a></div>
    </div>
  </div>
    </main>
</body>
</html>
