{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523452004877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523452004878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 15:06:44 2018 " "Processing started: Wed Apr 11 15:06:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523452004878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523452004878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardwareInvaders -c HardwareInvaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardwareInvaders -c HardwareInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523452004878 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523452006022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_view_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_view_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hi_View_Control_Unit-RTL " "Found design unit 1: Hi_View_Control_Unit-RTL" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hi_View_Control_Unit " "Found entity 1: Hi_View_Control_Unit" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_view.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_view.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_View-RTL " "Found design unit 1: HI_View-RTL" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006756 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_View " "Found entity 1: HI_View" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_Datapath-RTL " "Found design unit 1: HI_Datapath-RTL" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006772 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_Datapath " "Found entity 1: HI_Datapath" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hi_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_package " "Found design unit 1: HI_package" {  } { { "hi_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/hi_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_Controller-RTL " "Found design unit 1: HI_Controller-RTL" {  } { { "HI_Controller.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006788 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_Controller " "Found entity 1: HI_Controller" {  } { { "HI_Controller.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006788 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Timing-RTL " "Found design unit 1: VGA_Timing-RTL" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_Timing.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006803 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Timing " "Found entity 1: VGA_Timing" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_Timing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ramdac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ramdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_RAMDAC-RTL " "Found design unit 1: VGA_RAMDAC-RTL" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_RAMDAC.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006803 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_RAMDAC " "Found entity 1: VGA_RAMDAC" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_RAMDAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_package " "Found design unit 1: vga_package" {  } { { "vga_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/vga_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_framebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_framebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Framebuffer-RTL " "Found design unit 1: VGA_Framebuffer-RTL" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006819 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Framebuffer " "Found entity 1: VGA_Framebuffer" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwareinvaders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hardwareinvaders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HardwareInvaders-RTL " "Found design unit 1: HardwareInvaders-RTL" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006834 ""} { "Info" "ISGN_ENTITY_NAME" "1 HardwareInvaders " "Found entity 1: HardwareInvaders" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452006834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452006834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HardwareInvaders " "Elaborating entity \"HardwareInvaders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523452007022 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR HardwareInvaders.vhd(28) " "VHDL Signal Declaration warning at HardwareInvaders.vhd(28): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523452007022 "|HardwareInvaders"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..0\] HardwareInvaders.vhd(29) " "Using initial value X (don't care) for net \"LEDG\[6..0\]\" at HardwareInvaders.vhd(29)" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007053 "|HardwareInvaders"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "HardwareInvaders.vhd" "pll" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""}  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523452007225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Framebuffer VGA_Framebuffer:vga " "Elaborating entity \"VGA_Framebuffer\" for hierarchy \"VGA_Framebuffer:vga\"" {  } { { "HardwareInvaders.vhd" "vga" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Timing VGA_Framebuffer:vga\|VGA_Timing:vga_timing " "Elaborating entity \"VGA_Timing\" for hierarchy \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\"" {  } { { "VGA_FrameBuffer.vhd" "vga_timing" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RAMDAC VGA_Framebuffer:vga\|VGA_RAMDAC:vga_fb " "Elaborating entity \"VGA_RAMDAC\" for hierarchy \"VGA_Framebuffer:vga\|VGA_RAMDAC:vga_fb\"" {  } { { "VGA_FrameBuffer.vhd" "vga_fb" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hi_View_Control_Unit Hi_View_Control_Unit:view_control_unit " "Elaborating entity \"Hi_View_Control_Unit\" for hierarchy \"Hi_View_Control_Unit:view_control_unit\"" {  } { { "HardwareInvaders.vhd" "view_control_unit" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HI_View HI_View:view " "Elaborating entity \"HI_View\" for hierarchy \"HI_View:view\"" {  } { { "HardwareInvaders.vhd" "view" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HI_Datapath HI_Datapath:datapath " "Elaborating entity \"HI_Datapath\" for hierarchy \"HI_Datapath:datapath\"" {  } { { "HardwareInvaders.vhd" "datapath" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452007506 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alien_grid HI_Datapath.vhd(77) " "VHDL Process Statement warning at HI_Datapath.vhd(77): inferring latch(es) for signal or variable \"alien_grid\", which holds its previous value in one or more paths through the process" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_x\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_x\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[2\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[2\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[2\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[2\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[1\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[1\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[1\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[1\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[0\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[0\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[0\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[0\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007522 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_x\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_x\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[2\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[2\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[2\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[2\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[1\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[1\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[1\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[1\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[0\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[0\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[0\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[0\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523452007538 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "HI_View:view\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HI_View:view\|Mult0\"" {  } { { "HI_View.vhd" "Mult0" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452009585 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HI_View:view\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HI_View:view\|Mult2\"" {  } { { "HI_View.vhd" "Mult2" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452009585 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HI_View:view\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HI_View:view\|Div0\"" {  } { { "HI_View.vhd" "Div0" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452009585 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HI_View:view\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HI_View:view\|Mult1\"" {  } { { "HI_View.vhd" "Mult1" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452009585 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HI_View:view\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HI_View:view\|Div1\"" {  } { { "HI_View.vhd" "Div1" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452009585 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HI_View:view\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HI_View:view\|Mult3\"" {  } { { "HI_View.vhd" "Mult3" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452009585 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1523452009585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HI_View:view\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"HI_View:view\|lpm_mult:Mult0\"" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452009647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HI_View:view\|lpm_mult:Mult0 " "Instantiated megafunction \"HI_View:view\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009647 ""}  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523452009647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452009741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452009741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HI_View:view\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"HI_View:view\|lpm_mult:Mult2\"" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452009757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HI_View:view\|lpm_mult:Mult2 " "Instantiated megafunction \"HI_View:view\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009757 ""}  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523452009757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HI_View:view\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"HI_View:view\|lpm_divide:Div0\"" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452009819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HI_View:view\|lpm_divide:Div0 " "Instantiated megafunction \"HI_View:view\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452009819 ""}  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523452009819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nto " "Found entity 1: lpm_divide_nto" {  } { { "db/lpm_divide_nto.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/lpm_divide_nto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452009897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452009897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452009913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452009913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452010007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452010007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452010116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452010116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452010179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452010179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523452010210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523452010210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HI_View:view\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"HI_View:view\|lpm_divide:Div1\"" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452010241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HI_View:view\|lpm_divide:Div1 " "Instantiated megafunction \"HI_View:view\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452010241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452010241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452010241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452010241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523452010241 ""}  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523452010241 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult3\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult3\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452010538 "|HardwareInvaders|HI_View:view|lpm_mult:Mult3|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult3\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult3\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452010538 "|HardwareInvaders|HI_View:view|lpm_mult:Mult3|mult_i1t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult1\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult1\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 173 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452010538 "|HardwareInvaders|HI_View:view|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult1\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult1\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 173 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452010538 "|HardwareInvaders|HI_View:view|lpm_mult:Mult1|mult_i1t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult2\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult2\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452010538 "|HardwareInvaders|HI_View:view|lpm_mult:Mult2|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult2\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult2\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452010538 "|HardwareInvaders|HI_View:view|lpm_mult:Mult2|mult_i1t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452010538 "|HardwareInvaders|HI_View:view|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452010538 "|HardwareInvaders|HI_View:view|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1523452010538 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1523452010538 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "292 " "Ignored 292 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "292 " "Ignored 292 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1523452011210 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1523452011210 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 52 -1 0 } } { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 22 -1 0 } } { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523452011288 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523452011288 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523452013429 "|HardwareInvaders|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523452013429 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_View:view\|reg_sprite.logic_dim_x\[5\] High " "Register HI_View:view\|reg_sprite.logic_dim_x\[5\] will power up to High" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_View:view\|row\[0\] Low " "Register HI_View:view\|row\[0\] will power up to Low" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_View:view\|column\[0\] Low " "Register HI_View:view\|column\[0\] will power up to Low" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Hi_View_Control_Unit:view_control_unit\|render_counter\[31\] Low " "Register Hi_View_Control_Unit:view_control_unit\|render_counter\[31\] will power up to Low" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Hi_View_Control_Unit:view_control_unit\|render_counter\[0\] Low " "Register Hi_View_Control_Unit:view_control_unit\|render_counter\[0\] will power up to Low" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_Datapath:datapath\|HITBOX.size_y\[0\] Low " "Register HI_Datapath:datapath\|HITBOX.size_y\[0\] will power up to Low" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 16 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_View:view\|row\[31\] Low " "Register HI_View:view\|row\[31\] will power up to Low" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_View:view\|column\[31\] Low " "Register HI_View:view\|column\[31\] will power up to Low" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[5\] High " "Register HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[5\] will power up to High" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[3\] High " "Register HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[3\] will power up to High" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[1\] High " "Register HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[1\] will power up to High" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_Datapath:datapath\|HITBOX.size_x\[5\] High " "Register HI_Datapath:datapath\|HITBOX.size_x\[5\] will power up to High" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 16 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523452013445 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1523452013445 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 " "99 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523452014163 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add3~0 " "Logic cell \"HI_View:view\|Add3~0\"" {  } { { "HI_View.vhd" "Add3~0" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add6~18 " "Logic cell \"HI_View:view\|Add6~18\"" {  } { { "HI_View.vhd" "Add6~18" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 173 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add12~0 " "Logic cell \"HI_View:view\|Add12~0\"" {  } { { "HI_View.vhd" "Add12~0" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add12~2 " "Logic cell \"HI_View:view\|Add12~2\"" {  } { { "HI_View.vhd" "Add12~2" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add12~4 " "Logic cell \"HI_View:view\|Add12~4\"" {  } { { "HI_View.vhd" "Add12~4" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add12~6 " "Logic cell \"HI_View:view\|Add12~6\"" {  } { { "HI_View.vhd" "Add12~6" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add12~8 " "Logic cell \"HI_View:view\|Add12~8\"" {  } { { "HI_View.vhd" "Add12~8" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add12~10 " "Logic cell \"HI_View:view\|Add12~10\"" {  } { { "HI_View.vhd" "Add12~10" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add12~12 " "Logic cell \"HI_View:view\|Add12~12\"" {  } { { "HI_View.vhd" "Add12~12" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add12~14 " "Logic cell \"HI_View:view\|Add12~14\"" {  } { { "HI_View.vhd" "Add12~14" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add12~16 " "Logic cell \"HI_View:view\|Add12~16\"" {  } { { "HI_View.vhd" "Add12~16" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add12~18 " "Logic cell \"HI_View:view\|Add12~18\"" {  } { { "HI_View.vhd" "Add12~18" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 175 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add9~0 " "Logic cell \"HI_View:view\|Add9~0\"" {  } { { "HI_View.vhd" "Add9~0" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add9~2 " "Logic cell \"HI_View:view\|Add9~2\"" {  } { { "HI_View.vhd" "Add9~2" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add9~4 " "Logic cell \"HI_View:view\|Add9~4\"" {  } { { "HI_View.vhd" "Add9~4" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add9~6 " "Logic cell \"HI_View:view\|Add9~6\"" {  } { { "HI_View.vhd" "Add9~6" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add9~8 " "Logic cell \"HI_View:view\|Add9~8\"" {  } { { "HI_View.vhd" "Add9~8" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add9~10 " "Logic cell \"HI_View:view\|Add9~10\"" {  } { { "HI_View.vhd" "Add9~10" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add9~12 " "Logic cell \"HI_View:view\|Add9~12\"" {  } { { "HI_View.vhd" "Add9~12" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add9~14 " "Logic cell \"HI_View:view\|Add9~14\"" {  } { { "HI_View.vhd" "Add9~14" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add9~16 " "Logic cell \"HI_View:view\|Add9~16\"" {  } { { "HI_View.vhd" "Add9~16" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add9~18 " "Logic cell \"HI_View:view\|Add9~18\"" {  } { { "HI_View.vhd" "Add9~18" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 174 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[4\]~36 " "Logic cell \"HI_View:view\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[4\]~36\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_21_result_int\[4\]~36" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[3\]~36 " "Logic cell \"HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[3\]~36\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_21_result_int\[3\]~36" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[1\]~38 " "Logic cell \"HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[1\]~38\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_21_result_int\[1\]~38" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_14~38 " "Logic cell \"HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_14~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_15~40 " "Logic cell \"HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_15~40\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014195 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1523452014195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523452014601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014601 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523452014898 "|HardwareInvaders|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1523452014898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1364 " "Implemented 1364 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523452014898 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523452014898 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1523452014898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1253 " "Implemented 1253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523452014898 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1523452014898 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1523452014898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523452014898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523452014992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 15:06:54 2018 " "Processing ended: Wed Apr 11 15:06:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523452014992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523452014992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523452014992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523452014992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523452016164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523452016164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 15:06:55 2018 " "Processing started: Wed Apr 11 15:06:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523452016164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523452016164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HardwareInvaders -c HardwareInvaders " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HardwareInvaders -c HardwareInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523452016164 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1523452016882 ""}
{ "Info" "0" "" "Project  = HardwareInvaders" {  } {  } 0 0 "Project  = HardwareInvaders" 0 0 "Fitter" 0 0 1523452016882 ""}
{ "Info" "0" "" "Revision = HardwareInvaders" {  } {  } 0 0 "Revision = HardwareInvaders" 0 0 "Fitter" 0 0 1523452016882 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1523452017086 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HardwareInvaders EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"HardwareInvaders\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523452017101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523452017132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523452017132 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1523452017242 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|_clk1 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1523452017242 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1523452017242 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523452017398 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523452017414 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523452017820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523452017820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1523452017820 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523452017820 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 3770 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523452017820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 3771 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523452017820 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 3772 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1523452017820 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523452017820 ""}
{ "Info" "ISTA_SDC_FOUND" "HardwareInvaders.sdc " "Reading SDC File: 'HardwareInvaders.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1523452018179 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL:pll\|altpll:altpll_component\|_clk0\} \{pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL:pll\|altpll:altpll_component\|_clk0\} \{pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1523452018179 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL:pll\|altpll:altpll_component\|_clk1\} \{pll\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL:pll\|altpll:altpll_component\|_clk1\} \{pll\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1523452018179 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1523452018179 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1523452018195 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1523452018195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1523452018195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1523452018195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PLL:pll\|altpll:altpll_component\|_clk0 " "  10.000 PLL:pll\|altpll:altpll_component\|_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1523452018195 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL:pll\|altpll:altpll_component\|_clk1 " "  20.000 PLL:pll\|altpll:altpll_component\|_clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1523452018195 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1523452018195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523452018273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523452018273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523452018273 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_N  " "Automatically promoted node RESET_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Framebuffer:vga\|substate.DRAWING_R1 " "Destination node VGA_Framebuffer:vga\|substate.DRAWING_R1" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 59 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Framebuffer:vga|substate.DRAWING_R1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 850 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Framebuffer:vga\|substate.INIT " "Destination node VGA_Framebuffer:vga\|substate.INIT" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 59 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Framebuffer:vga|substate.INIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 849 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Framebuffer:vga\|x_cursor\[0\]~15 " "Destination node VGA_Framebuffer:vga\|x_cursor\[0\]~15" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Framebuffer:vga|x_cursor[0]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 2004 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Framebuffer:vga\|y_end\[8\]~0 " "Destination node VGA_Framebuffer:vga\|y_end\[8\]~0" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Framebuffer:vga|y_end[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 2209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Framebuffer:vga\|substate.DRAWING_R2~1 " "Destination node VGA_Framebuffer:vga\|substate.DRAWING_R2~1" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 59 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Framebuffer:vga|substate.DRAWING_R2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 2238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Framebuffer:vga\|substate.DRAWING_R2~3 " "Destination node VGA_Framebuffer:vga\|substate.DRAWING_R2~3" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 59 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Framebuffer:vga|substate.DRAWING_R2~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 2240 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Framebuffer:vga\|y_end\[8\]~10 " "Destination node VGA_Framebuffer:vga\|y_end\[8\]~10" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 152 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Framebuffer:vga|y_end[8]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 2851 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HI_View:view\|next_state.DRAWING " "Destination node HI_View:view\|next_state.DRAWING" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_View:view|next_state.DRAWING } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HI_View:view\|next_state.INIT " "Destination node HI_View:view\|next_state.INIT" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_View:view|next_state.INIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HI_View:view\|next_state.SHOWING " "Destination node HI_View:view\|next_state.SHOWING" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HI_View:view|next_state.SHOWING } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1523452018273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1523452018273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1523452018273 ""}  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 0 { 0 ""} 0 906 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523452018273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523452018461 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523452018461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523452018461 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523452018461 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523452018461 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523452018461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523452018539 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "100 Embedded multiplier block " "Packed 100 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1523452018539 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "100 " "Created 100 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1523452018539 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523452018539 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1523452018601 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1523452018601 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523452018617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523452019773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523452020398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523452020430 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523452023524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523452023524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523452023758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1523452024946 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523452024946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523452025446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1523452025446 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523452025446 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.06 " "Total time spent on timing analysis during the Fitter is 1.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1523452025477 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523452025493 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "71 " "Found 71 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1523452025524 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1523452025524 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523452025946 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523452026055 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523452026462 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523452026712 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1523452026837 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1523452026837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/output_files/HardwareInvaders.fit.smsg " "Generated suppressed messages file C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/output_files/HardwareInvaders.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523452027024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 198 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 198 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523452027540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 15:07:07 2018 " "Processing ended: Wed Apr 11 15:07:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523452027540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523452027540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523452027540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523452027540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523452028571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523452028571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 15:07:08 2018 " "Processing started: Wed Apr 11 15:07:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523452028571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523452028571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HardwareInvaders -c HardwareInvaders " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HardwareInvaders -c HardwareInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523452028571 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1523452029493 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523452029524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523452030040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 15:07:10 2018 " "Processing ended: Wed Apr 11 15:07:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523452030040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523452030040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523452030040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523452030040 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523452030650 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523452031212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 15:07:10 2018 " "Processing started: Wed Apr 11 15:07:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523452031212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523452031212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HardwareInvaders -c HardwareInvaders " "Command: quartus_sta HardwareInvaders -c HardwareInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523452031212 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1523452031306 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523452031493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523452031525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1523452031525 ""}
{ "Info" "ISTA_SDC_FOUND" "HardwareInvaders.sdc " "Reading SDC File: 'HardwareInvaders.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1523452031743 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL:pll\|altpll:altpll_component\|_clk0\} \{pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL:pll\|altpll:altpll_component\|_clk0\} \{pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031743 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL:pll\|altpll:altpll_component\|_clk1\} \{pll\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL:pll\|altpll:altpll_component\|_clk1\} \{pll\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031743 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031743 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1523452031759 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1523452031790 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1523452031806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.267 " "Worst-case setup slack is -2.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.267       -56.821 PLL:pll\|altpll:altpll_component\|_clk1  " "   -2.267       -56.821 PLL:pll\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.817         0.000 PLL:pll\|altpll:altpll_component\|_clk0  " "    2.817         0.000 PLL:pll\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.138         0.000 CLOCK_50  " "   19.138         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523452031822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 PLL:pll\|altpll:altpll_component\|_clk0  " "    0.445         0.000 PLL:pll\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 PLL:pll\|altpll:altpll_component\|_clk1  " "    0.445         0.000 PLL:pll\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614         0.000 CLOCK_50  " "    0.614         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.059 " "Worst-case recovery slack is 3.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.059         0.000 PLL:pll\|altpll:altpll_component\|_clk0  " "    3.059         0.000 PLL:pll\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.394         0.000 PLL:pll\|altpll:altpll_component\|_clk1  " "   12.394         0.000 PLL:pll\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523452031837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.693 " "Worst-case removal slack is 6.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.693         0.000 PLL:pll\|altpll:altpll_component\|_clk0  " "    6.693         0.000 PLL:pll\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.693         0.000 PLL:pll\|altpll:altpll_component\|_clk1  " "    6.693         0.000 PLL:pll\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.889 " "Worst-case minimum pulse width slack is 3.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889         0.000 PLL:pll\|altpll:altpll_component\|_clk0  " "    3.889         0.000 PLL:pll\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.693         0.000 PLL:pll\|altpll:altpll_component\|_clk1  " "    7.693         0.000 PLL:pll\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889         0.000 CLOCK_50  " "    8.889         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523452031853 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1523452032118 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1523452032134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.376 " "Worst-case setup slack is 6.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.376         0.000 PLL:pll\|altpll:altpll_component\|_clk0  " "    6.376         0.000 PLL:pll\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.153         0.000 PLL:pll\|altpll:altpll_component\|_clk1  " "    8.153         0.000 PLL:pll\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.642         0.000 CLOCK_50  " "   19.642         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523452032462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 PLL:pll\|altpll:altpll_component\|_clk0  " "    0.215         0.000 PLL:pll\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 PLL:pll\|altpll:altpll_component\|_clk1  " "    0.215         0.000 PLL:pll\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238         0.000 CLOCK_50  " "    0.238         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523452032478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.700 " "Worst-case recovery slack is 5.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.700         0.000 PLL:pll\|altpll:altpll_component\|_clk0  " "    5.700         0.000 PLL:pll\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.469         0.000 PLL:pll\|altpll:altpll_component\|_clk1  " "   15.469         0.000 PLL:pll\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523452032493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.180 " "Worst-case removal slack is 4.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.180         0.000 PLL:pll\|altpll:altpll_component\|_clk0  " "    4.180         0.000 PLL:pll\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.181         0.000 PLL:pll\|altpll:altpll_component\|_clk1  " "    4.181         0.000 PLL:pll\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523452032509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 PLL:pll\|altpll:altpll_component\|_clk0  " "    4.000         0.000 PLL:pll\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.981         0.000 PLL:pll\|altpll:altpll_component\|_clk1  " "    7.981         0.000 PLL:pll\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLOCK_50  " "    9.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1523452032525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1523452032525 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1523452032837 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523452032900 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1523452032900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523452033087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 15:07:13 2018 " "Processing ended: Wed Apr 11 15:07:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523452033087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523452033087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523452033087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523452033087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523452034072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523452034072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 15:07:13 2018 " "Processing started: Wed Apr 11 15:07:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523452034072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523452034072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HardwareInvaders -c HardwareInvaders " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HardwareInvaders -c HardwareInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523452034072 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "HardwareInvaders.vho\", \"HardwareInvaders_fast.vho HardwareInvaders_vhd.sdo HardwareInvaders_vhd_fast.sdo C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/simulation/modelsim/ simulation " "Generated files \"HardwareInvaders.vho\", \"HardwareInvaders_fast.vho\", \"HardwareInvaders_vhd.sdo\" and \"HardwareInvaders_vhd_fast.sdo\" in directory \"C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1523452035134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523452035228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 15:07:15 2018 " "Processing ended: Wed Apr 11 15:07:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523452035228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523452035228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523452035228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523452035228 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 260 s " "Quartus II Full Compilation was successful. 0 errors, 260 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523452035853 ""}
