
robot_end_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dcd4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800de64  0800de64  0000ee64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dee8  0800dee8  0000f090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dee8  0800dee8  0000eee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800def0  0800def0  0000f090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800def0  0800def0  0000eef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800def4  0800def4  0000eef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800def8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f090  2**0
                  CONTENTS
 10 .bss          000054dc  20000090  20000090  0000f090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000556c  2000556c  0000f090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029df6  00000000  00000000  0000f0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005c55  00000000  00000000  00038eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002178  00000000  00000000  0003eb10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a03  00000000  00000000  00040c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000075e7  00000000  00000000  0004268b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a6b3  00000000  00000000  00049c72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e20a8  00000000  00000000  00074325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001563cd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000091ec  00000000  00000000  00156410  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  0015f5fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800de4c 	.word	0x0800de4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800de4c 	.word	0x0800de4c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <dwm_reset>:
static uint8_t retries = 0;
#define MAX_RETRIES 3



void dwm_reset(DWM_Module *module) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(module->reset_port, module->reset_pin, GPIO_PIN_RESET);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	6898      	ldr	r0, [r3, #8]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	899b      	ldrh	r3, [r3, #12]
 800050c:	2200      	movs	r2, #0
 800050e:	4619      	mov	r1, r3
 8000510:	f001 fc32 	bl	8001d78 <HAL_GPIO_WritePin>
//    HAL_Delay(1);  // 1 ms minimum
    osDelay(1);
 8000514:	2001      	movs	r0, #1
 8000516:	f00a f8d5 	bl	800a6c4 <osDelay>

    // Release  to Hi-Z because open-drain
    HAL_GPIO_WritePin(module->reset_port, module->reset_pin, GPIO_PIN_SET);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6898      	ldr	r0, [r3, #8]
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	899b      	ldrh	r3, [r3, #12]
 8000522:	2201      	movs	r2, #1
 8000524:	4619      	mov	r1, r3
 8000526:	f001 fc27 	bl	8001d78 <HAL_GPIO_WritePin>
//    HAL_Delay(10); // Allow DW1000 to boot
    osDelay(1);
 800052a:	2001      	movs	r0, #1
 800052c:	f00a f8ca 	bl	800a6c4 <osDelay>
}
 8000530:	bf00      	nop
 8000532:	3708      	adds	r7, #8
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}

08000538 <dwm_read_reg>:
//
//    memcpy(data, &rx[1], len);
//}

void dwm_read_reg(DWM_Module *module, uint8_t reg_id, uint8_t *data, uint16_t len)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b086      	sub	sp, #24
 800053c:	af00      	add	r7, sp, #0
 800053e:	60f8      	str	r0, [r7, #12]
 8000540:	607a      	str	r2, [r7, #4]
 8000542:	461a      	mov	r2, r3
 8000544:	460b      	mov	r3, r1
 8000546:	72fb      	strb	r3, [r7, #11]
 8000548:	4613      	mov	r3, r2
 800054a:	813b      	strh	r3, [r7, #8]
    uint8_t header = reg_id & 0x3F;
 800054c:	7afb      	ldrb	r3, [r7, #11]
 800054e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000552:	b2db      	uxtb	r3, r3
 8000554:	75fb      	strb	r3, [r7, #23]

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	6818      	ldr	r0, [r3, #0]
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	889b      	ldrh	r3, [r3, #4]
 800055e:	2200      	movs	r2, #0
 8000560:	4619      	mov	r1, r3
 8000562:	f001 fc09 	bl	8001d78 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, &header, 1, HAL_MAX_DELAY);
 8000566:	f107 0117 	add.w	r1, r7, #23
 800056a:	f04f 33ff 	mov.w	r3, #4294967295
 800056e:	2201      	movs	r2, #1
 8000570:	480a      	ldr	r0, [pc, #40]	@ (800059c <dwm_read_reg+0x64>)
 8000572:	f005 f9a4 	bl	80058be <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8000576:	893a      	ldrh	r2, [r7, #8]
 8000578:	f04f 33ff 	mov.w	r3, #4294967295
 800057c:	6879      	ldr	r1, [r7, #4]
 800057e:	4807      	ldr	r0, [pc, #28]	@ (800059c <dwm_read_reg+0x64>)
 8000580:	f005 fae1 	bl	8005b46 <HAL_SPI_Receive>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	6818      	ldr	r0, [r3, #0]
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	889b      	ldrh	r3, [r3, #4]
 800058c:	2201      	movs	r2, #1
 800058e:	4619      	mov	r1, r3
 8000590:	f001 fbf2 	bl	8001d78 <HAL_GPIO_WritePin>
}
 8000594:	bf00      	nop
 8000596:	3718      	adds	r7, #24
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20000150 	.word	0x20000150

080005a0 <dwm_write_reg>:





void dwm_write_reg(DWM_Module *module, uint8_t reg_id, uint8_t *data, uint8_t len) {
 80005a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80005a4:	b087      	sub	sp, #28
 80005a6:	af00      	add	r7, sp, #0
 80005a8:	60f8      	str	r0, [r7, #12]
 80005aa:	607a      	str	r2, [r7, #4]
 80005ac:	461a      	mov	r2, r3
 80005ae:	460b      	mov	r3, r1
 80005b0:	72fb      	strb	r3, [r7, #11]
 80005b2:	4613      	mov	r3, r2
 80005b4:	72bb      	strb	r3, [r7, #10]
 80005b6:	466b      	mov	r3, sp
 80005b8:	461e      	mov	r6, r3
    uint8_t tx[1 + len];
 80005ba:	7abb      	ldrb	r3, [r7, #10]
 80005bc:	1c59      	adds	r1, r3, #1
 80005be:	1e4b      	subs	r3, r1, #1
 80005c0:	617b      	str	r3, [r7, #20]
 80005c2:	460a      	mov	r2, r1
 80005c4:	2300      	movs	r3, #0
 80005c6:	4690      	mov	r8, r2
 80005c8:	4699      	mov	r9, r3
 80005ca:	f04f 0200 	mov.w	r2, #0
 80005ce:	f04f 0300 	mov.w	r3, #0
 80005d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80005d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80005da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80005de:	460a      	mov	r2, r1
 80005e0:	2300      	movs	r3, #0
 80005e2:	4614      	mov	r4, r2
 80005e4:	461d      	mov	r5, r3
 80005e6:	f04f 0200 	mov.w	r2, #0
 80005ea:	f04f 0300 	mov.w	r3, #0
 80005ee:	00eb      	lsls	r3, r5, #3
 80005f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80005f4:	00e2      	lsls	r2, r4, #3
 80005f6:	460b      	mov	r3, r1
 80005f8:	3307      	adds	r3, #7
 80005fa:	08db      	lsrs	r3, r3, #3
 80005fc:	00db      	lsls	r3, r3, #3
 80005fe:	ebad 0d03 	sub.w	sp, sp, r3
 8000602:	466b      	mov	r3, sp
 8000604:	3300      	adds	r3, #0
 8000606:	613b      	str	r3, [r7, #16]
    tx[0] = 0x80 | (reg_id & 0x3F);
 8000608:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800060c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000610:	b25b      	sxtb	r3, r3
 8000612:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000616:	b25b      	sxtb	r3, r3
 8000618:	b2da      	uxtb	r2, r3
 800061a:	693b      	ldr	r3, [r7, #16]
 800061c:	701a      	strb	r2, [r3, #0]

    memcpy(&tx[1], data, len);
 800061e:	693b      	ldr	r3, [r7, #16]
 8000620:	3301      	adds	r3, #1
 8000622:	7aba      	ldrb	r2, [r7, #10]
 8000624:	6879      	ldr	r1, [r7, #4]
 8000626:	4618      	mov	r0, r3
 8000628:	f00d fbb8 	bl	800dd9c <memcpy>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	6818      	ldr	r0, [r3, #0]
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	889b      	ldrh	r3, [r3, #4]
 8000634:	2200      	movs	r2, #0
 8000636:	4619      	mov	r1, r3
 8000638:	f001 fb9e 	bl	8001d78 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx, 1 + len, HAL_MAX_DELAY);
 800063c:	7abb      	ldrb	r3, [r7, #10]
 800063e:	b29b      	uxth	r3, r3
 8000640:	3301      	adds	r3, #1
 8000642:	b29a      	uxth	r2, r3
 8000644:	f04f 33ff 	mov.w	r3, #4294967295
 8000648:	6939      	ldr	r1, [r7, #16]
 800064a:	4808      	ldr	r0, [pc, #32]	@ (800066c <dwm_write_reg+0xcc>)
 800064c:	f005 f937 	bl	80058be <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	6818      	ldr	r0, [r3, #0]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	889b      	ldrh	r3, [r3, #4]
 8000658:	2201      	movs	r2, #1
 800065a:	4619      	mov	r1, r3
 800065c:	f001 fb8c 	bl	8001d78 <HAL_GPIO_WritePin>
 8000660:	46b5      	mov	sp, r6
}
 8000662:	bf00      	nop
 8000664:	371c      	adds	r7, #28
 8000666:	46bd      	mov	sp, r7
 8000668:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800066c:	20000150 	.word	0x20000150

08000670 <dwm_write_reg_sub>:



void dwm_write_reg_sub(DWM_Module *module, uint8_t reg_id, uint16_t subaddr, uint8_t *data, uint16_t len) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b086      	sub	sp, #24
 8000674:	af00      	add	r7, sp, #0
 8000676:	60f8      	str	r0, [r7, #12]
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	460b      	mov	r3, r1
 800067c:	72fb      	strb	r3, [r7, #11]
 800067e:	4613      	mov	r3, r2
 8000680:	813b      	strh	r3, [r7, #8]

	uint8_t header[3];
    uint8_t header_len = 1;
 8000682:	2301      	movs	r3, #1
 8000684:	75fb      	strb	r3, [r7, #23]

    //first header byte - write + reg ID
    header[0] = 0x80 | (reg_id & 0x3F);
 8000686:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800068a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800068e:	b25b      	sxtb	r3, r3
 8000690:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000694:	b25b      	sxtb	r3, r3
 8000696:	b2db      	uxtb	r3, r3
 8000698:	753b      	strb	r3, [r7, #20]

    if (subaddr != 0xFFFF) {  // sentinel = no subaddr
 800069a:	893b      	ldrh	r3, [r7, #8]
 800069c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d01b      	beq.n	80006dc <dwm_write_reg_sub+0x6c>
        header[0] |= 0x40;    // subaddress flag
 80006a4:	7d3b      	ldrb	r3, [r7, #20]
 80006a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	753b      	strb	r3, [r7, #20]

        header[1] = subaddr & 0x7F;
 80006ae:	893b      	ldrh	r3, [r7, #8]
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	757b      	strb	r3, [r7, #21]
        header_len = 2;
 80006ba:	2302      	movs	r3, #2
 80006bc:	75fb      	strb	r3, [r7, #23]

        if (subaddr > 0x7F) {
 80006be:	893b      	ldrh	r3, [r7, #8]
 80006c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80006c2:	d90b      	bls.n	80006dc <dwm_write_reg_sub+0x6c>
            header[1] |= 0x80;
 80006c4:	7d7b      	ldrb	r3, [r7, #21]
 80006c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	757b      	strb	r3, [r7, #21]
            header[2] = (subaddr >> 7) & 0xFF;
 80006ce:	893b      	ldrh	r3, [r7, #8]
 80006d0:	09db      	lsrs	r3, r3, #7
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	75bb      	strb	r3, [r7, #22]
            header_len = 3;
 80006d8:	2303      	movs	r3, #3
 80006da:	75fb      	strb	r3, [r7, #23]
        }
    }

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	6818      	ldr	r0, [r3, #0]
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	889b      	ldrh	r3, [r3, #4]
 80006e4:	2200      	movs	r2, #0
 80006e6:	4619      	mov	r1, r3
 80006e8:	f001 fb46 	bl	8001d78 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, header, header_len, HAL_MAX_DELAY);
 80006ec:	7dfb      	ldrb	r3, [r7, #23]
 80006ee:	b29a      	uxth	r2, r3
 80006f0:	f107 0114 	add.w	r1, r7, #20
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	480a      	ldr	r0, [pc, #40]	@ (8000724 <dwm_write_reg_sub+0xb4>)
 80006fa:	f005 f8e0 	bl	80058be <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 80006fe:	8c3a      	ldrh	r2, [r7, #32]
 8000700:	f04f 33ff 	mov.w	r3, #4294967295
 8000704:	6879      	ldr	r1, [r7, #4]
 8000706:	4807      	ldr	r0, [pc, #28]	@ (8000724 <dwm_write_reg_sub+0xb4>)
 8000708:	f005 f8d9 	bl	80058be <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	6818      	ldr	r0, [r3, #0]
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	889b      	ldrh	r3, [r3, #4]
 8000714:	2201      	movs	r2, #1
 8000716:	4619      	mov	r1, r3
 8000718:	f001 fb2e 	bl	8001d78 <HAL_GPIO_WritePin>
}
 800071c:	bf00      	nop
 800071e:	3718      	adds	r7, #24
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000150 	.word	0x20000150

08000728 <dwm_read_reg_sub>:


void dwm_read_reg_sub(DWM_Module *module,uint8_t reg_id, uint16_t subaddr, uint8_t *data, uint16_t len) {
 8000728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800072c:	b08f      	sub	sp, #60	@ 0x3c
 800072e:	af02      	add	r7, sp, #8
 8000730:	6178      	str	r0, [r7, #20]
 8000732:	60fb      	str	r3, [r7, #12]
 8000734:	460b      	mov	r3, r1
 8000736:	74fb      	strb	r3, [r7, #19]
 8000738:	4613      	mov	r3, r2
 800073a:	823b      	strh	r3, [r7, #16]
 800073c:	466b      	mov	r3, sp
 800073e:	461e      	mov	r6, r3

	uint8_t header[3];
    uint8_t header_len = 1;
 8000740:	2301      	movs	r3, #1
 8000742:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    header[0] = reg_id & 0x3F;
 8000746:	7cfb      	ldrb	r3, [r7, #19]
 8000748:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800074c:	b2db      	uxtb	r3, r3
 800074e:	763b      	strb	r3, [r7, #24]

    if (subaddr != 0xFFFF) {
 8000750:	8a3b      	ldrh	r3, [r7, #16]
 8000752:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000756:	4293      	cmp	r3, r2
 8000758:	d01d      	beq.n	8000796 <dwm_read_reg_sub+0x6e>
        header[0] |= 0x40;
 800075a:	7e3b      	ldrb	r3, [r7, #24]
 800075c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000760:	b2db      	uxtb	r3, r3
 8000762:	763b      	strb	r3, [r7, #24]

        header[1] = subaddr & 0x7F;
 8000764:	8a3b      	ldrh	r3, [r7, #16]
 8000766:	b2db      	uxtb	r3, r3
 8000768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800076c:	b2db      	uxtb	r3, r3
 800076e:	767b      	strb	r3, [r7, #25]
        header_len = 2;
 8000770:	2302      	movs	r3, #2
 8000772:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        if (subaddr > 0x7F) {
 8000776:	8a3b      	ldrh	r3, [r7, #16]
 8000778:	2b7f      	cmp	r3, #127	@ 0x7f
 800077a:	d90c      	bls.n	8000796 <dwm_read_reg_sub+0x6e>
            header[1] |= 0x80;
 800077c:	7e7b      	ldrb	r3, [r7, #25]
 800077e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000782:	b2db      	uxtb	r3, r3
 8000784:	767b      	strb	r3, [r7, #25]
            header[2] = subaddr >> 7;
 8000786:	8a3b      	ldrh	r3, [r7, #16]
 8000788:	09db      	lsrs	r3, r3, #7
 800078a:	b29b      	uxth	r3, r3
 800078c:	b2db      	uxtb	r3, r3
 800078e:	76bb      	strb	r3, [r7, #26]
            header_len = 3;
 8000790:	2303      	movs	r3, #3
 8000792:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }
    }

    //combine header + dummy
    uint8_t tx[header_len + len];
 8000796:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800079a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800079e:	18d1      	adds	r1, r2, r3
 80007a0:	1e4b      	subs	r3, r1, #1
 80007a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80007a4:	460a      	mov	r2, r1
 80007a6:	2300      	movs	r3, #0
 80007a8:	603a      	str	r2, [r7, #0]
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	f04f 0200 	mov.w	r2, #0
 80007b0:	f04f 0300 	mov.w	r3, #0
 80007b4:	6878      	ldr	r0, [r7, #4]
 80007b6:	00c3      	lsls	r3, r0, #3
 80007b8:	6838      	ldr	r0, [r7, #0]
 80007ba:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80007be:	6838      	ldr	r0, [r7, #0]
 80007c0:	00c2      	lsls	r2, r0, #3
 80007c2:	460a      	mov	r2, r1
 80007c4:	2300      	movs	r3, #0
 80007c6:	4692      	mov	sl, r2
 80007c8:	469b      	mov	fp, r3
 80007ca:	f04f 0200 	mov.w	r2, #0
 80007ce:	f04f 0300 	mov.w	r3, #0
 80007d2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80007d6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80007da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80007de:	460b      	mov	r3, r1
 80007e0:	3307      	adds	r3, #7
 80007e2:	08db      	lsrs	r3, r3, #3
 80007e4:	00db      	lsls	r3, r3, #3
 80007e6:	ebad 0d03 	sub.w	sp, sp, r3
 80007ea:	ab02      	add	r3, sp, #8
 80007ec:	3300      	adds	r3, #0
 80007ee:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t rx[header_len + len];
 80007f0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80007f4:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80007f8:	18d1      	adds	r1, r2, r3
 80007fa:	1e4b      	subs	r3, r1, #1
 80007fc:	623b      	str	r3, [r7, #32]
 80007fe:	460a      	mov	r2, r1
 8000800:	2300      	movs	r3, #0
 8000802:	4690      	mov	r8, r2
 8000804:	4699      	mov	r9, r3
 8000806:	f04f 0200 	mov.w	r2, #0
 800080a:	f04f 0300 	mov.w	r3, #0
 800080e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000812:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000816:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800081a:	460a      	mov	r2, r1
 800081c:	2300      	movs	r3, #0
 800081e:	4614      	mov	r4, r2
 8000820:	461d      	mov	r5, r3
 8000822:	f04f 0200 	mov.w	r2, #0
 8000826:	f04f 0300 	mov.w	r3, #0
 800082a:	00eb      	lsls	r3, r5, #3
 800082c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000830:	00e2      	lsls	r2, r4, #3
 8000832:	460b      	mov	r3, r1
 8000834:	3307      	adds	r3, #7
 8000836:	08db      	lsrs	r3, r3, #3
 8000838:	00db      	lsls	r3, r3, #3
 800083a:	ebad 0d03 	sub.w	sp, sp, r3
 800083e:	ab02      	add	r3, sp, #8
 8000840:	3300      	adds	r3, #0
 8000842:	61fb      	str	r3, [r7, #28]

    memcpy(tx, header, header_len);
 8000844:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000848:	f107 0318 	add.w	r3, r7, #24
 800084c:	4619      	mov	r1, r3
 800084e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000850:	f00d faa4 	bl	800dd9c <memcpy>
    memset(tx + header_len, 0, len);
 8000854:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000858:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800085a:	4413      	add	r3, r2
 800085c:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8000860:	2100      	movs	r1, #0
 8000862:	4618      	mov	r0, r3
 8000864:	f00d f9f8 	bl	800dc58 <memset>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	6818      	ldr	r0, [r3, #0]
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	889b      	ldrh	r3, [r3, #4]
 8000870:	2200      	movs	r2, #0
 8000872:	4619      	mov	r1, r3
 8000874:	f001 fa80 	bl	8001d78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, header_len + len, HAL_MAX_DELAY);
 8000878:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800087c:	b29a      	uxth	r2, r3
 800087e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8000882:	4413      	add	r3, r2
 8000884:	b29b      	uxth	r3, r3
 8000886:	f04f 32ff 	mov.w	r2, #4294967295
 800088a:	9200      	str	r2, [sp, #0]
 800088c:	69fa      	ldr	r2, [r7, #28]
 800088e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000890:	480d      	ldr	r0, [pc, #52]	@ (80008c8 <dwm_read_reg_sub+0x1a0>)
 8000892:	f005 fa71 	bl	8005d78 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	6818      	ldr	r0, [r3, #0]
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	889b      	ldrh	r3, [r3, #4]
 800089e:	2201      	movs	r2, #1
 80008a0:	4619      	mov	r1, r3
 80008a2:	f001 fa69 	bl	8001d78 <HAL_GPIO_WritePin>

    memcpy(data, rx + header_len, len);
 80008a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008aa:	69fa      	ldr	r2, [r7, #28]
 80008ac:	4413      	add	r3, r2
 80008ae:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80008b2:	4619      	mov	r1, r3
 80008b4:	68f8      	ldr	r0, [r7, #12]
 80008b6:	f00d fa71 	bl	800dd9c <memcpy>
 80008ba:	46b5      	mov	sp, r6
}
 80008bc:	bf00      	nop
 80008be:	3734      	adds	r7, #52	@ 0x34
 80008c0:	46bd      	mov	sp, r7
 80008c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008c6:	bf00      	nop
 80008c8:	20000150 	.word	0x20000150

080008cc <dwm_configure>:

void dwm_configure(DWM_Module* module){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b092      	sub	sp, #72	@ 0x48
 80008d0:	af02      	add	r7, sp, #8
 80008d2:	6078      	str	r0, [r7, #4]

	//1. AGC Tune1 - 2 octets
	uint8_t current_agc1_config[2] = {0};
 80008d4:	2300      	movs	r3, #0
 80008d6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	dwm_read_reg_sub(module,0x23,0x04,current_agc1_config,2);
 80008d8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80008dc:	2202      	movs	r2, #2
 80008de:	9200      	str	r2, [sp, #0]
 80008e0:	2204      	movs	r2, #4
 80008e2:	2123      	movs	r1, #35	@ 0x23
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f7ff ff1f 	bl	8000728 <dwm_read_reg_sub>

	current_agc1_config[0] = 0x70;
 80008ea:	2370      	movs	r3, #112	@ 0x70
 80008ec:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	current_agc1_config[1] = 0x88;
 80008f0:	2388      	movs	r3, #136	@ 0x88
 80008f2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	dwm_write_reg_sub(module, 0x23,0x04,current_agc1_config,2);
 80008f6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80008fa:	2202      	movs	r2, #2
 80008fc:	9200      	str	r2, [sp, #0]
 80008fe:	2204      	movs	r2, #4
 8000900:	2123      	movs	r1, #35	@ 0x23
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff feb4 	bl	8000670 <dwm_write_reg_sub>
	dwm_read_reg_sub(module, 0x23,0x04,current_agc1_config,2);
 8000908:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800090c:	2202      	movs	r2, #2
 800090e:	9200      	str	r2, [sp, #0]
 8000910:	2204      	movs	r2, #4
 8000912:	2123      	movs	r1, #35	@ 0x23
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f7ff ff07 	bl	8000728 <dwm_read_reg_sub>


	//2.AGC Tune2 (4 oct)
	uint8_t new_agc2_config[4] = {0x07,0xa9,0x02,0x25};
 800091a:	4b5f      	ldr	r3, [pc, #380]	@ (8000a98 <dwm_configure+0x1cc>)
 800091c:	63bb      	str	r3, [r7, #56]	@ 0x38
	dwm_write_reg_sub(module, 0x23,0x0c,new_agc2_config,4);
 800091e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000922:	2204      	movs	r2, #4
 8000924:	9200      	str	r2, [sp, #0]
 8000926:	220c      	movs	r2, #12
 8000928:	2123      	movs	r1, #35	@ 0x23
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	f7ff fea0 	bl	8000670 <dwm_write_reg_sub>

	//	//3. DRX_Tune_2 (4 oct)
//	uint8_t new_drx2_config[4] = {0x2d,0x00,0x1a,0x31};
    uint8_t new_drx2_config[4] = {0x9a,0x00,0x1a,0x35};
 8000930:	4b5a      	ldr	r3, [pc, #360]	@ (8000a9c <dwm_configure+0x1d0>)
 8000932:	637b      	str	r3, [r7, #52]	@ 0x34

	dwm_write_reg_sub(module, 0x27,0x08,new_drx2_config,4);
 8000934:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000938:	2204      	movs	r2, #4
 800093a:	9200      	str	r2, [sp, #0]
 800093c:	2208      	movs	r2, #8
 800093e:	2127      	movs	r1, #39	@ 0x27
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f7ff fe95 	bl	8000670 <dwm_write_reg_sub>

	//4. NTM
	uint8_t lde_cfg_1[1] = {0};
 8000946:	2300      	movs	r3, #0
 8000948:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	dwm_read_reg_sub(module, 0x2E,0x0806,lde_cfg_1,1);
 800094c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000950:	2201      	movs	r2, #1
 8000952:	9200      	str	r2, [sp, #0]
 8000954:	f640 0206 	movw	r2, #2054	@ 0x806
 8000958:	212e      	movs	r1, #46	@ 0x2e
 800095a:	6878      	ldr	r0, [r7, #4]
 800095c:	f7ff fee4 	bl	8000728 <dwm_read_reg_sub>
	lde_cfg_1[0] = (lde_cfg_1[0] & ~0x1F) | (0x0D & 0x1F);
 8000960:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000964:	b25b      	sxtb	r3, r3
 8000966:	f023 031f 	bic.w	r3, r3, #31
 800096a:	b25b      	sxtb	r3, r3
 800096c:	f043 030d 	orr.w	r3, r3, #13
 8000970:	b25b      	sxtb	r3, r3
 8000972:	b2db      	uxtb	r3, r3
 8000974:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	dwm_write_reg_sub(module, 0x2E,0x0806,lde_cfg_1,1);
 8000978:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800097c:	2201      	movs	r2, #1
 800097e:	9200      	str	r2, [sp, #0]
 8000980:	f640 0206 	movw	r2, #2054	@ 0x806
 8000984:	212e      	movs	r1, #46	@ 0x2e
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff fe72 	bl	8000670 <dwm_write_reg_sub>

//	5.LDE Config 2
	uint8_t lde_cfg_2[2] = {0x07,0x16};
 800098c:	f241 6307 	movw	r3, #5639	@ 0x1607
 8000990:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	dwm_write_reg_sub(module, 0x2E,0x1806,lde_cfg_2,2);
 8000992:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000996:	2202      	movs	r2, #2
 8000998:	9200      	str	r2, [sp, #0]
 800099a:	f641 0206 	movw	r2, #6150	@ 0x1806
 800099e:	212e      	movs	r1, #46	@ 0x2e
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f7ff fe65 	bl	8000670 <dwm_write_reg_sub>

//	//6. Tx Power
	uint8_t tx_power_ctrl[4] ={0x48,0x28,0x08,0x0e};
 80009a6:	4b3e      	ldr	r3, [pc, #248]	@ (8000aa0 <dwm_configure+0x1d4>)
 80009a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	dwm_write_reg_sub(module, 0x1E,0x00,tx_power_ctrl,4);
 80009aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009ae:	2204      	movs	r2, #4
 80009b0:	9200      	str	r2, [sp, #0]
 80009b2:	2200      	movs	r2, #0
 80009b4:	211e      	movs	r1, #30
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f7ff fe5a 	bl	8000670 <dwm_write_reg_sub>


//	7. RF_TXCTRL (3 oct)
//	 DATASHEET_UNCLEAR (refer pg 153)
//	 The data sheet says set 24 bits,  last oct is reserved and set to 0x00 but when reading it has 0xde, might have to set to 0x00 of issues
	uint8_t rf_txctrl[3] = {0xe3,0x3f,0x1e};
 80009bc:	4a39      	ldr	r2, [pc, #228]	@ (8000aa4 <dwm_configure+0x1d8>)
 80009be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009c2:	6812      	ldr	r2, [r2, #0]
 80009c4:	4611      	mov	r1, r2
 80009c6:	8019      	strh	r1, [r3, #0]
 80009c8:	3302      	adds	r3, #2
 80009ca:	0c12      	lsrs	r2, r2, #16
 80009cc:	701a      	strb	r2, [r3, #0]
	dwm_write_reg_sub(module, 0x28,0x0c,rf_txctrl,3);
 80009ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009d2:	2203      	movs	r2, #3
 80009d4:	9200      	str	r2, [sp, #0]
 80009d6:	220c      	movs	r2, #12
 80009d8:	2128      	movs	r1, #40	@ 0x28
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff fe48 	bl	8000670 <dwm_write_reg_sub>

//	8.TC_PGDELAY (1 oct)
	uint8_t tc_pgdelay[1] = {0xc0};
 80009e0:	23c0      	movs	r3, #192	@ 0xc0
 80009e2:	f887 3020 	strb.w	r3, [r7, #32]
	dwm_write_reg_sub(module, 0x2A,0x0b,tc_pgdelay,1);
 80009e6:	f107 0320 	add.w	r3, r7, #32
 80009ea:	2201      	movs	r2, #1
 80009ec:	9200      	str	r2, [sp, #0]
 80009ee:	220b      	movs	r2, #11
 80009f0:	212a      	movs	r1, #42	@ 0x2a
 80009f2:	6878      	ldr	r0, [r7, #4]
 80009f4:	f7ff fe3c 	bl	8000670 <dwm_write_reg_sub>

//	9.PLL_TUNE (1 oct)
	uint8_t fs_pll_tune[1] = {0xbe};
 80009f8:	23be      	movs	r3, #190	@ 0xbe
 80009fa:	773b      	strb	r3, [r7, #28]
	dwm_write_reg_sub(module, 0x2b,0x0b,fs_pll_tune,1);
 80009fc:	f107 031c 	add.w	r3, r7, #28
 8000a00:	2201      	movs	r2, #1
 8000a02:	9200      	str	r2, [sp, #0]
 8000a04:	220b      	movs	r2, #11
 8000a06:	212b      	movs	r1, #43	@ 0x2b
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff fe31 	bl	8000670 <dwm_write_reg_sub>

//	10. LDE_LOAD
	//NOTE: refer page 176 for ldeload instruction if waking up from sleep/deep sleep

	//L1 - write to PMSC Control0 lower 16 bits
	uint8_t pmsc_ctrl_0_lower_2_oct[2] = {0x01,0x03};
 8000a0e:	f240 3301 	movw	r3, #769	@ 0x301
 8000a12:	833b      	strh	r3, [r7, #24]
	dwm_write_reg_sub(module, 0x36, 0x00, pmsc_ctrl_0_lower_2_oct, 2);
 8000a14:	f107 0318 	add.w	r3, r7, #24
 8000a18:	2202      	movs	r2, #2
 8000a1a:	9200      	str	r2, [sp, #0]
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2136      	movs	r1, #54	@ 0x36
 8000a20:	6878      	ldr	r0, [r7, #4]
 8000a22:	f7ff fe25 	bl	8000670 <dwm_write_reg_sub>

	//L2 - set OTP control LDELOAD bit (write entire reg)
	uint8_t otp_control[2] = {0x00,0x80};
 8000a26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a2a:	82bb      	strh	r3, [r7, #20]
	dwm_write_reg_sub(module, 0x2d, 0x06, otp_control, 2);
 8000a2c:	f107 0314 	add.w	r3, r7, #20
 8000a30:	2202      	movs	r2, #2
 8000a32:	9200      	str	r2, [sp, #0]
 8000a34:	2206      	movs	r2, #6
 8000a36:	212d      	movs	r1, #45	@ 0x2d
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f7ff fe19 	bl	8000670 <dwm_write_reg_sub>

	//Wait 150us
//	HAL_Delay(1);
    osDelay(1);
 8000a3e:	2001      	movs	r0, #1
 8000a40:	f009 fe40 	bl	800a6c4 <osDelay>


	// L-3
	uint8_t pmsc_ctrl_0_lower_2_oct_L3[2] = {0x00,0x02};
 8000a44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a48:	823b      	strh	r3, [r7, #16]
	dwm_write_reg_sub(module, 0x36, 0x00, pmsc_ctrl_0_lower_2_oct_L3, 2);
 8000a4a:	f107 0310 	add.w	r3, r7, #16
 8000a4e:	2202      	movs	r2, #2
 8000a50:	9200      	str	r2, [sp, #0]
 8000a52:	2200      	movs	r2, #0
 8000a54:	2136      	movs	r1, #54	@ 0x36
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f7ff fe0a 	bl	8000670 <dwm_write_reg_sub>

	// ADDDITIONAL - (not part of the recommended configs)

	//To fix the CLKPLL_LL bit not locking issue in reg 0x0f, the PLLDT bit of 0x24 must be set

	  uint8_t ec_ctrl_reg[4] = {0};
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60fb      	str	r3, [r7, #12]
	  dwm_read_reg_sub(module, 0x24,0x00,ec_ctrl_reg,4);
 8000a60:	f107 030c 	add.w	r3, r7, #12
 8000a64:	2204      	movs	r2, #4
 8000a66:	9200      	str	r2, [sp, #0]
 8000a68:	2200      	movs	r2, #0
 8000a6a:	2124      	movs	r1, #36	@ 0x24
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff fe5b 	bl	8000728 <dwm_read_reg_sub>
	  ec_ctrl_reg[0] = ec_ctrl_reg[0]|0x04;
 8000a72:	7b3b      	ldrb	r3, [r7, #12]
 8000a74:	f043 0304 	orr.w	r3, r3, #4
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	733b      	strb	r3, [r7, #12]
	  dwm_write_reg_sub(module, 0x24,0x00,ec_ctrl_reg,4);
 8000a7c:	f107 030c 	add.w	r3, r7, #12
 8000a80:	2204      	movs	r2, #4
 8000a82:	9200      	str	r2, [sp, #0]
 8000a84:	2200      	movs	r2, #0
 8000a86:	2124      	movs	r1, #36	@ 0x24
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f7ff fdf1 	bl	8000670 <dwm_write_reg_sub>

}
 8000a8e:	bf00      	nop
 8000a90:	3740      	adds	r7, #64	@ 0x40
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	2502a907 	.word	0x2502a907
 8000a9c:	351a009a 	.word	0x351a009a
 8000aa0:	0e082848 	.word	0x0e082848
 8000aa4:	0800de64 	.word	0x0800de64

08000aa8 <dwm_receive>:

/*
    buffer: buffer for message , use expected size (only payload no CRC)
    len: len of buffer array (octs)
*/
bool dwm_receive(DWM_Module* module, uint8_t* buffer, uint16_t len){
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08c      	sub	sp, #48	@ 0x30
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	60f8      	str	r0, [r7, #12]
 8000ab0:	60b9      	str	r1, [r7, #8]
 8000ab2:	4613      	mov	r3, r2
 8000ab4:	80fb      	strh	r3, [r7, #6]

    uint8_t sys_event_status_reg[5] = {0};
 8000ab6:	f107 031c 	add.w	r3, r7, #28
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	711a      	strb	r2, [r3, #4]
    uint8_t rx_frame_info_reg[4] = {0};
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	61bb      	str	r3, [r7, #24]
    // uint8_t rx_buffer[6] = {0}; // tflen = 6 but the top2 crc bits can be ignored here
    uint8_t sys_ctrl_reg[4] = {0};
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	617b      	str	r3, [r7, #20]

    int tflen = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62bb      	str	r3, [r7, #40]	@ 0x28
//
//    dwm_write_reg(module, 0x0D, sys_ctrl_reg, 4);

    // now dw1000 is waiting for preamble
    // Add timeouts here ig
    int tries = 300;
 8000acc:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000ad0:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int i=0;i<=tries;i++){
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ad6:	e02e      	b.n	8000b36 <dwm_receive+0x8e>
        dwm_read_reg(module, 0x0F, sys_event_status_reg, 5);
 8000ad8:	f107 021c 	add.w	r2, r7, #28
 8000adc:	2305      	movs	r3, #5
 8000ade:	210f      	movs	r1, #15
 8000ae0:	68f8      	ldr	r0, [r7, #12]
 8000ae2:	f7ff fd29 	bl	8000538 <dwm_read_reg>

        if(sys_event_status_reg[1]&0x20){ // RXDFR is high
 8000ae6:	7f7b      	ldrb	r3, [r7, #29]
 8000ae8:	f003 0320 	and.w	r3, r3, #32
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d01c      	beq.n	8000b2a <dwm_receive+0x82>
            dwm_read_reg(module, 0x10,rx_frame_info_reg,4);
 8000af0:	f107 0218 	add.w	r2, r7, #24
 8000af4:	2304      	movs	r3, #4
 8000af6:	2110      	movs	r1, #16
 8000af8:	68f8      	ldr	r0, [r7, #12]
 8000afa:	f7ff fd1d 	bl	8000538 <dwm_read_reg>
            tflen = rx_frame_info_reg[0]&0x7f; //tflen mask
 8000afe:	7e3b      	ldrb	r3, [r7, #24]
 8000b00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b04:	62bb      	str	r3, [r7, #40]	@ 0x28
            dwm_read_reg(module, 0x11,buffer,tflen-2); // no need CRC bits --> write data to buffer
 8000b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b08:	b29b      	uxth	r3, r3
 8000b0a:	3b02      	subs	r3, #2
 8000b0c:	b29b      	uxth	r3, r3
 8000b0e:	68ba      	ldr	r2, [r7, #8]
 8000b10:	2111      	movs	r1, #17
 8000b12:	68f8      	ldr	r0, [r7, #12]
 8000b14:	f7ff fd10 	bl	8000538 <dwm_read_reg>
            // PROBLEM: can corrupt mem if buff too small
            // Better to come up with a standard tflen across all DWMs and set to max.

            dwm_write_reg(module, 0x0F, sys_event_status_reg, 5); // clear all status bits
 8000b18:	f107 021c 	add.w	r2, r7, #28
 8000b1c:	2305      	movs	r3, #5
 8000b1e:	210f      	movs	r1, #15
 8000b20:	68f8      	ldr	r0, [r7, #12]
 8000b22:	f7ff fd3d 	bl	80005a0 <dwm_write_reg>
            return true;
 8000b26:	2301      	movs	r3, #1
 8000b28:	e00a      	b.n	8000b40 <dwm_receive+0x98>
        }

//        HAL_Delay(1);
        osDelay(1);
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	f009 fdca 	bl	800a6c4 <osDelay>
    for (int i=0;i<=tries;i++){
 8000b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b32:	3301      	adds	r3, #1
 8000b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	ddcc      	ble.n	8000ad8 <dwm_receive+0x30>

    }

    return false;
 8000b3e:	2300      	movs	r3, #0

}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3730      	adds	r7, #48	@ 0x30
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <send_frame>:
}



int send_frame(DWM_Module* module, uint8_t* payload, uint8_t len)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08c      	sub	sp, #48	@ 0x30
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	4613      	mov	r3, r2
 8000b54:	71fb      	strb	r3, [r7, #7]
    // write to TX buffer
    dwm_write_reg(module, 0x09, payload, len);
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	68ba      	ldr	r2, [r7, #8]
 8000b5a:	2109      	movs	r1, #9
 8000b5c:	68f8      	ldr	r0, [r7, #12]
 8000b5e:	f7ff fd1f 	bl	80005a0 <dwm_write_reg>

    // configure TX_FCTRL
    uint8_t tx_frame_control[5] = {0};
 8000b62:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	711a      	strb	r2, [r3, #4]
    dwm_read_reg(module, 0x08, tx_frame_control, 5);
 8000b6c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000b70:	2305      	movs	r3, #5
 8000b72:	2108      	movs	r1, #8
 8000b74:	68f8      	ldr	r0, [r7, #12]
 8000b76:	f7ff fcdf 	bl	8000538 <dwm_read_reg>

    tx_frame_control[0] &= 0x80;
 8000b7a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000b7e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    tx_frame_control[0] |= (len + 2); // include CRC
 8000b88:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000b8c:	b25a      	sxtb	r2, r3
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	3302      	adds	r3, #2
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	b25b      	sxtb	r3, r3
 8000b96:	4313      	orrs	r3, r2
 8000b98:	b25b      	sxtb	r3, r3
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

    dwm_write_reg(module, 0x08, tx_frame_control, 5);
 8000ba0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000ba4:	2305      	movs	r3, #5
 8000ba6:	2108      	movs	r1, #8
 8000ba8:	68f8      	ldr	r0, [r7, #12]
 8000baa:	f7ff fcf9 	bl	80005a0 <dwm_write_reg>

    // trigger TX
    uint8_t sys_ctrl[4] = {0};
 8000bae:	2300      	movs	r3, #0
 8000bb0:	627b      	str	r3, [r7, #36]	@ 0x24
    dwm_read_reg(module, 0x0D, sys_ctrl, 4);
 8000bb2:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000bb6:	2304      	movs	r3, #4
 8000bb8:	210d      	movs	r1, #13
 8000bba:	68f8      	ldr	r0, [r7, #12]
 8000bbc:	f7ff fcbc 	bl	8000538 <dwm_read_reg>
    sys_ctrl[0] |= (1 << 1); // TXSTRT
 8000bc0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000bc4:	f043 0302 	orr.w	r3, r3, #2
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    dwm_write_reg(module, 0x0D, sys_ctrl, 4);
 8000bce:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000bd2:	2304      	movs	r3, #4
 8000bd4:	210d      	movs	r1, #13
 8000bd6:	68f8      	ldr	r0, [r7, #12]
 8000bd8:	f7ff fce2 	bl	80005a0 <dwm_write_reg>


    uint8_t sys_event_status_reg[5] = {0};
 8000bdc:	f107 031c 	add.w	r3, r7, #28
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	711a      	strb	r2, [r3, #4]

    osDelay(1);
 8000be6:	2001      	movs	r0, #1
 8000be8:	f009 fd6c 	bl	800a6c4 <osDelay>

    dwm_read_reg(module, 0x0f, sys_event_status_reg, 5);
 8000bec:	f107 021c 	add.w	r2, r7, #28
 8000bf0:	2305      	movs	r3, #5
 8000bf2:	210f      	movs	r1, #15
 8000bf4:	68f8      	ldr	r0, [r7, #12]
 8000bf6:	f7ff fc9f 	bl	8000538 <dwm_read_reg>

    if(!(sys_event_status_reg[0]&0x80)){
 8000bfa:	7f3b      	ldrb	r3, [r7, #28]
 8000bfc:	b25b      	sxtb	r3, r3
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	db01      	blt.n	8000c06 <send_frame+0xbe>
    	return 0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	e010      	b.n	8000c28 <send_frame+0xe0>
    }

    uint8_t clear[5] = {0};
 8000c06:	f107 0314 	add.w	r3, r7, #20
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	711a      	strb	r2, [r3, #4]
    clear[0] = 0x80;  // TXFRS
 8000c10:	2380      	movs	r3, #128	@ 0x80
 8000c12:	753b      	strb	r3, [r7, #20]
    clear[1] = 0xF0;  // clear RXFCE, RXRFTO, RXPTO etc
 8000c14:	23f0      	movs	r3, #240	@ 0xf0
 8000c16:	757b      	strb	r3, [r7, #21]
    dwm_write_reg(module, 0x0F, clear, 5);
 8000c18:	f107 0214 	add.w	r2, r7, #20
 8000c1c:	2305      	movs	r3, #5
 8000c1e:	210f      	movs	r1, #15
 8000c20:	68f8      	ldr	r0, [r7, #12]
 8000c22:	f7ff fcbd 	bl	80005a0 <dwm_write_reg>

    return 1; // success
 8000c26:	2301      	movs	r3, #1
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	3730      	adds	r7, #48	@ 0x30
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <start_ranging>:


void start_ranging(DWM_Module* module){
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
    static int receive = 0;
    static int sent = 0;
//    uint8_t sys_ctrl_reg[4] = {0};

    uint8_t rx_buff[4];
    uint8_t tx_buff[4] = {0xAA, 0xBB, 0xCC, 0xEE};
 8000c38:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb0 <start_ranging+0x80>)
 8000c3a:	613b      	str	r3, [r7, #16]

    if(!sent){
 8000c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb4 <start_ranging+0x84>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d11c      	bne.n	8000c7e <start_ranging+0x4e>
        sent = send_frame(module, tx_buff, 4);
 8000c44:	f107 0310 	add.w	r3, r7, #16
 8000c48:	2204      	movs	r2, #4
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff ff7b 	bl	8000b48 <send_frame>
 8000c52:	4603      	mov	r3, r0
 8000c54:	4a17      	ldr	r2, [pc, #92]	@ (8000cb4 <start_ranging+0x84>)
 8000c56:	6013      	str	r3, [r2, #0]

        if(sent){
 8000c58:	4b16      	ldr	r3, [pc, #88]	@ (8000cb4 <start_ranging+0x84>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d023      	beq.n	8000ca8 <start_ranging+0x78>
            // ENABLE Rx
//            dwm_read_reg(module, 0x0D, sys_ctrl_reg, 4);
            uint8_t sys_ctrl_reg[4] = {0};
 8000c60:	2300      	movs	r3, #0
 8000c62:	60fb      	str	r3, [r7, #12]
            sys_ctrl_reg[1] |= (1 << 0); // RXENAB
 8000c64:	7b7b      	ldrb	r3, [r7, #13]
 8000c66:	f043 0301 	orr.w	r3, r3, #1
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	737b      	strb	r3, [r7, #13]
            dwm_write_reg(module, 0x0D, sys_ctrl_reg, 4);
 8000c6e:	f107 020c 	add.w	r2, r7, #12
 8000c72:	2304      	movs	r3, #4
 8000c74:	210d      	movs	r1, #13
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f7ff fc92 	bl	80005a0 <dwm_write_reg>
//    if(sent && receive){
//        // reset for next round
//        sent = 0;
//        receive = 0;
//    }
}
 8000c7c:	e014      	b.n	8000ca8 <start_ranging+0x78>
    else if(sent && !receive){
 8000c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb4 <start_ranging+0x84>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d010      	beq.n	8000ca8 <start_ranging+0x78>
 8000c86:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb8 <start_ranging+0x88>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d10c      	bne.n	8000ca8 <start_ranging+0x78>
        if(dwm_receive(module, rx_buff, 4)){
 8000c8e:	f107 0314 	add.w	r3, r7, #20
 8000c92:	2204      	movs	r2, #4
 8000c94:	4619      	mov	r1, r3
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f7ff ff06 	bl	8000aa8 <dwm_receive>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d002      	beq.n	8000ca8 <start_ranging+0x78>
            receive = 1;
 8000ca2:	4b05      	ldr	r3, [pc, #20]	@ (8000cb8 <start_ranging+0x88>)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	601a      	str	r2, [r3, #0]
}
 8000ca8:	bf00      	nop
 8000caa:	3718      	adds	r7, #24
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	eeccbbaa 	.word	0xeeccbbaa
 8000cb4:	200000ac 	.word	0x200000ac
 8000cb8:	200000b0 	.word	0x200000b0

08000cbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000cc0:	f000 fd76 	bl	80017b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cc4:	f000 f81e 	bl	8000d04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cc8:	f000 f944 	bl	8000f54 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ccc:	f000 f884 	bl	8000dd8 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000cd0:	f000 f8b0 	bl	8000e34 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000cd4:	f000 f8de 	bl	8000e94 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000cd8:	f000 f912 	bl	8000f00 <MX_USART3_UART_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000cdc:	f009 fc16 	bl	800a50c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000ce0:	4a05      	ldr	r2, [pc, #20]	@ (8000cf8 <main+0x3c>)
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <main+0x40>)
 8000ce6:	f009 fc5b 	bl	800a5a0 <osThreadNew>
 8000cea:	4603      	mov	r3, r0
 8000cec:	4a04      	ldr	r2, [pc, #16]	@ (8000d00 <main+0x44>)
 8000cee:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000cf0:	f009 fc30 	bl	800a554 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <main+0x38>
 8000cf8:	0800deac 	.word	0x0800deac
 8000cfc:	0800119d 	.word	0x0800119d
 8000d00:	200001f0 	.word	0x200001f0

08000d04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b094      	sub	sp, #80	@ 0x50
 8000d08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d0a:	f107 0320 	add.w	r3, r7, #32
 8000d0e:	2230      	movs	r2, #48	@ 0x30
 8000d10:	2100      	movs	r1, #0
 8000d12:	4618      	mov	r0, r3
 8000d14:	f00c ffa0 	bl	800dc58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d18:	f107 030c 	add.w	r3, r7, #12
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d28:	2300      	movs	r3, #0
 8000d2a:	60bb      	str	r3, [r7, #8]
 8000d2c:	4b28      	ldr	r3, [pc, #160]	@ (8000dd0 <SystemClock_Config+0xcc>)
 8000d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d30:	4a27      	ldr	r2, [pc, #156]	@ (8000dd0 <SystemClock_Config+0xcc>)
 8000d32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d36:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d38:	4b25      	ldr	r3, [pc, #148]	@ (8000dd0 <SystemClock_Config+0xcc>)
 8000d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d40:	60bb      	str	r3, [r7, #8]
 8000d42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d44:	2300      	movs	r3, #0
 8000d46:	607b      	str	r3, [r7, #4]
 8000d48:	4b22      	ldr	r3, [pc, #136]	@ (8000dd4 <SystemClock_Config+0xd0>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a21      	ldr	r2, [pc, #132]	@ (8000dd4 <SystemClock_Config+0xd0>)
 8000d4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d52:	6013      	str	r3, [r2, #0]
 8000d54:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd4 <SystemClock_Config+0xd0>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d5c:	607b      	str	r3, [r7, #4]
 8000d5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d60:	2301      	movs	r3, #1
 8000d62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d68:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d6e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d74:	2308      	movs	r3, #8
 8000d76:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000d78:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000d7c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000d82:	2307      	movs	r3, #7
 8000d84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d86:	f107 0320 	add.w	r3, r7, #32
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f003 ff02 	bl	8004b94 <HAL_RCC_OscConfig>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000d96:	f000 fa49 	bl	800122c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d9a:	230f      	movs	r3, #15
 8000d9c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000da2:	2300      	movs	r3, #0
 8000da4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000da6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000daa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000dac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000db0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	2105      	movs	r1, #5
 8000db8:	4618      	mov	r0, r3
 8000dba:	f004 f963 	bl	8005084 <HAL_RCC_ClockConfig>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000dc4:	f000 fa32 	bl	800122c <Error_Handler>
  }
}
 8000dc8:	bf00      	nop
 8000dca:	3750      	adds	r7, #80	@ 0x50
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	40023800 	.word	0x40023800
 8000dd4:	40007000 	.word	0x40007000

08000dd8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ddc:	4b12      	ldr	r3, [pc, #72]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000dde:	4a13      	ldr	r2, [pc, #76]	@ (8000e2c <MX_I2C1_Init+0x54>)
 8000de0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000de2:	4b11      	ldr	r3, [pc, #68]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000de4:	4a12      	ldr	r2, [pc, #72]	@ (8000e30 <MX_I2C1_Init+0x58>)
 8000de6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000de8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000dee:	4b0e      	ldr	r3, [pc, #56]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000df4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000df6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000dfa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e02:	4b09      	ldr	r3, [pc, #36]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e08:	4b07      	ldr	r3, [pc, #28]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e0e:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e14:	4804      	ldr	r0, [pc, #16]	@ (8000e28 <MX_I2C1_Init+0x50>)
 8000e16:	f003 f8d9 	bl	8003fcc <HAL_I2C_Init>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e20:	f000 fa04 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	200000b4 	.word	0x200000b4
 8000e2c:	40005400 	.word	0x40005400
 8000e30:	000186a0 	.word	0x000186a0

08000e34 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000e38:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e3a:	4a14      	ldr	r2, [pc, #80]	@ (8000e8c <MX_I2S3_Init+0x58>)
 8000e3c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000e3e:	4b12      	ldr	r3, [pc, #72]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e44:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000e46:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000e52:	4b0d      	ldr	r3, [pc, #52]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e58:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e90 <MX_I2S3_Init+0x5c>)
 8000e5e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000e60:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000e66:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000e72:	4805      	ldr	r0, [pc, #20]	@ (8000e88 <MX_I2S3_Init+0x54>)
 8000e74:	f003 f9ee 	bl	8004254 <HAL_I2S_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000e7e:	f000 f9d5 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000108 	.word	0x20000108
 8000e8c:	40003c00 	.word	0x40003c00
 8000e90:	00017700 	.word	0x00017700

08000e94 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e98:	4b17      	ldr	r3, [pc, #92]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000e9a:	4a18      	ldr	r2, [pc, #96]	@ (8000efc <MX_SPI1_Init+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e9e:	4b16      	ldr	r3, [pc, #88]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000ea0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ea4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ea6:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000eac:	4b12      	ldr	r3, [pc, #72]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eb2:	4b11      	ldr	r3, [pc, #68]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000ec0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ec4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000ec8:	2238      	movs	r2, #56	@ 0x38
 8000eca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ed2:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ed8:	4b07      	ldr	r3, [pc, #28]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000ede:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000ee0:	220a      	movs	r2, #10
 8000ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ee4:	4804      	ldr	r0, [pc, #16]	@ (8000ef8 <MX_SPI1_Init+0x64>)
 8000ee6:	f004 fc61 	bl	80057ac <HAL_SPI_Init>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ef0:	f000 f99c 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20000150 	.word	0x20000150
 8000efc:	40013000 	.word	0x40013000

08000f00 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000f04:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <MX_USART3_UART_Init+0x4c>)
 8000f06:	4a12      	ldr	r2, [pc, #72]	@ (8000f50 <MX_USART3_UART_Init+0x50>)
 8000f08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f0a:	4b10      	ldr	r3, [pc, #64]	@ (8000f4c <MX_USART3_UART_Init+0x4c>)
 8000f0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f12:	4b0e      	ldr	r3, [pc, #56]	@ (8000f4c <MX_USART3_UART_Init+0x4c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f18:	4b0c      	ldr	r3, [pc, #48]	@ (8000f4c <MX_USART3_UART_Init+0x4c>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f4c <MX_USART3_UART_Init+0x4c>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f24:	4b09      	ldr	r3, [pc, #36]	@ (8000f4c <MX_USART3_UART_Init+0x4c>)
 8000f26:	220c      	movs	r2, #12
 8000f28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f2a:	4b08      	ldr	r3, [pc, #32]	@ (8000f4c <MX_USART3_UART_Init+0x4c>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <MX_USART3_UART_Init+0x4c>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f36:	4805      	ldr	r0, [pc, #20]	@ (8000f4c <MX_USART3_UART_Init+0x4c>)
 8000f38:	f005 fca6 	bl	8006888 <HAL_UART_Init>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000f42:	f000 f973 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	200001a8 	.word	0x200001a8
 8000f50:	40004800 	.word	0x40004800

08000f54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b08c      	sub	sp, #48	@ 0x30
 8000f58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5a:	f107 031c 	add.w	r3, r7, #28
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	605a      	str	r2, [r3, #4]
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	60da      	str	r2, [r3, #12]
 8000f68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61bb      	str	r3, [r7, #24]
 8000f6e:	4b85      	ldr	r3, [pc, #532]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	4a84      	ldr	r2, [pc, #528]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000f74:	f043 0310 	orr.w	r3, r3, #16
 8000f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7a:	4b82      	ldr	r3, [pc, #520]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	f003 0310 	and.w	r3, r3, #16
 8000f82:	61bb      	str	r3, [r7, #24]
 8000f84:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	617b      	str	r3, [r7, #20]
 8000f8a:	4b7e      	ldr	r3, [pc, #504]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	4a7d      	ldr	r2, [pc, #500]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000f90:	f043 0304 	orr.w	r3, r3, #4
 8000f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f96:	4b7b      	ldr	r3, [pc, #492]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	f003 0304 	and.w	r3, r3, #4
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	4b77      	ldr	r3, [pc, #476]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000faa:	4a76      	ldr	r2, [pc, #472]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000fac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb2:	4b74      	ldr	r3, [pc, #464]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fba:	613b      	str	r3, [r7, #16]
 8000fbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	4b70      	ldr	r3, [pc, #448]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	4a6f      	ldr	r2, [pc, #444]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fce:	4b6d      	ldr	r3, [pc, #436]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	4b69      	ldr	r3, [pc, #420]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	4a68      	ldr	r2, [pc, #416]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000fe4:	f043 0302 	orr.w	r3, r3, #2
 8000fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fea:	4b66      	ldr	r3, [pc, #408]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	f003 0302 	and.w	r3, r3, #2
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	607b      	str	r3, [r7, #4]
 8000ffa:	4b62      	ldr	r3, [pc, #392]	@ (8001184 <MX_GPIO_Init+0x230>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	4a61      	ldr	r2, [pc, #388]	@ (8001184 <MX_GPIO_Init+0x230>)
 8001000:	f043 0308 	orr.w	r3, r3, #8
 8001004:	6313      	str	r3, [r2, #48]	@ 0x30
 8001006:	4b5f      	ldr	r3, [pc, #380]	@ (8001184 <MX_GPIO_Init+0x230>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	f003 0308 	and.w	r3, r3, #8
 800100e:	607b      	str	r3, [r7, #4]
 8001010:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001012:	2200      	movs	r2, #0
 8001014:	2108      	movs	r1, #8
 8001016:	485c      	ldr	r0, [pc, #368]	@ (8001188 <MX_GPIO_Init+0x234>)
 8001018:	f000 feae 	bl	8001d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OTG_FS_PowerSwitchOn_Pin|DWM1_CS_N_Pin|DWM2_CS_N_Pin, GPIO_PIN_SET);
 800101c:	2201      	movs	r2, #1
 800101e:	2131      	movs	r1, #49	@ 0x31
 8001020:	485a      	ldr	r0, [pc, #360]	@ (800118c <MX_GPIO_Init+0x238>)
 8001022:	f000 fea9 	bl	8001d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DWM2_RESET_N_Pin|DWM1_RESET_N_Pin|DWM3_RESET_N_Pin, GPIO_PIN_RESET);
 8001026:	2200      	movs	r2, #0
 8001028:	210e      	movs	r1, #14
 800102a:	4859      	ldr	r0, [pc, #356]	@ (8001190 <MX_GPIO_Init+0x23c>)
 800102c:	f000 fea4 	bl	8001d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DWM3_CS_N_GPIO_Port, DWM3_CS_N_Pin, GPIO_PIN_SET);
 8001030:	2201      	movs	r2, #1
 8001032:	2101      	movs	r1, #1
 8001034:	4857      	ldr	r0, [pc, #348]	@ (8001194 <MX_GPIO_Init+0x240>)
 8001036:	f000 fe9f 	bl	8001d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800103a:	2200      	movs	r2, #0
 800103c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001040:	4855      	ldr	r0, [pc, #340]	@ (8001198 <MX_GPIO_Init+0x244>)
 8001042:	f000 fe99 	bl	8001d78 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001046:	2308      	movs	r3, #8
 8001048:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104a:	2301      	movs	r3, #1
 800104c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104e:	2300      	movs	r3, #0
 8001050:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001052:	2300      	movs	r3, #0
 8001054:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001056:	f107 031c 	add.w	r3, r7, #28
 800105a:	4619      	mov	r1, r3
 800105c:	484a      	ldr	r0, [pc, #296]	@ (8001188 <MX_GPIO_Init+0x234>)
 800105e:	f000 fcef 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin DWM1_CS_N_Pin DWM2_CS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|DWM1_CS_N_Pin|DWM2_CS_N_Pin;
 8001062:	2331      	movs	r3, #49	@ 0x31
 8001064:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001066:	2301      	movs	r3, #1
 8001068:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106e:	2300      	movs	r3, #0
 8001070:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001072:	f107 031c 	add.w	r3, r7, #28
 8001076:	4619      	mov	r1, r3
 8001078:	4844      	ldr	r0, [pc, #272]	@ (800118c <MX_GPIO_Init+0x238>)
 800107a:	f000 fce1 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800107e:	2308      	movs	r3, #8
 8001080:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001082:	2302      	movs	r3, #2
 8001084:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	2300      	movs	r3, #0
 800108c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800108e:	2305      	movs	r3, #5
 8001090:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001092:	f107 031c 	add.w	r3, r7, #28
 8001096:	4619      	mov	r1, r3
 8001098:	483c      	ldr	r0, [pc, #240]	@ (800118c <MX_GPIO_Init+0x238>)
 800109a:	f000 fcd1 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800109e:	2301      	movs	r3, #1
 80010a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80010a2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80010a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010ac:	f107 031c 	add.w	r3, r7, #28
 80010b0:	4619      	mov	r1, r3
 80010b2:	4837      	ldr	r0, [pc, #220]	@ (8001190 <MX_GPIO_Init+0x23c>)
 80010b4:	f000 fcc4 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pins : DWM2_RESET_N_Pin DWM1_RESET_N_Pin DWM3_RESET_N_Pin */
  GPIO_InitStruct.Pin = DWM2_RESET_N_Pin|DWM1_RESET_N_Pin|DWM3_RESET_N_Pin;
 80010b8:	230e      	movs	r3, #14
 80010ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80010bc:	2311      	movs	r3, #17
 80010be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010c0:	2301      	movs	r3, #1
 80010c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c4:	2300      	movs	r3, #0
 80010c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c8:	f107 031c 	add.w	r3, r7, #28
 80010cc:	4619      	mov	r1, r3
 80010ce:	4830      	ldr	r0, [pc, #192]	@ (8001190 <MX_GPIO_Init+0x23c>)
 80010d0:	f000 fcb6 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : DWM3_CS_N_Pin */
  GPIO_InitStruct.Pin = DWM3_CS_N_Pin;
 80010d4:	2301      	movs	r3, #1
 80010d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d8:	2301      	movs	r3, #1
 80010da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2300      	movs	r3, #0
 80010e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DWM3_CS_N_GPIO_Port, &GPIO_InitStruct);
 80010e4:	f107 031c 	add.w	r3, r7, #28
 80010e8:	4619      	mov	r1, r3
 80010ea:	482a      	ldr	r0, [pc, #168]	@ (8001194 <MX_GPIO_Init+0x240>)
 80010ec:	f000 fca8 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80010f0:	2304      	movs	r3, #4
 80010f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f4:	2300      	movs	r3, #0
 80010f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	2300      	movs	r3, #0
 80010fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80010fc:	f107 031c 	add.w	r3, r7, #28
 8001100:	4619      	mov	r1, r3
 8001102:	4824      	ldr	r0, [pc, #144]	@ (8001194 <MX_GPIO_Init+0x240>)
 8001104:	f000 fc9c 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001108:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800110c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110e:	2302      	movs	r3, #2
 8001110:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	2300      	movs	r3, #0
 8001114:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001116:	2300      	movs	r3, #0
 8001118:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800111a:	2305      	movs	r3, #5
 800111c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800111e:	f107 031c 	add.w	r3, r7, #28
 8001122:	4619      	mov	r1, r3
 8001124:	481b      	ldr	r0, [pc, #108]	@ (8001194 <MX_GPIO_Init+0x240>)
 8001126:	f000 fc8b 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800112a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800112e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001130:	2301      	movs	r3, #1
 8001132:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	2300      	movs	r3, #0
 8001136:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001138:	2300      	movs	r3, #0
 800113a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800113c:	f107 031c 	add.w	r3, r7, #28
 8001140:	4619      	mov	r1, r3
 8001142:	4815      	ldr	r0, [pc, #84]	@ (8001198 <MX_GPIO_Init+0x244>)
 8001144:	f000 fc7c 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001148:	2320      	movs	r3, #32
 800114a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800114c:	2300      	movs	r3, #0
 800114e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001154:	f107 031c 	add.w	r3, r7, #28
 8001158:	4619      	mov	r1, r3
 800115a:	480f      	ldr	r0, [pc, #60]	@ (8001198 <MX_GPIO_Init+0x244>)
 800115c:	f000 fc70 	bl	8001a40 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001160:	2302      	movs	r3, #2
 8001162:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001164:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001168:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	4619      	mov	r1, r3
 8001174:	4804      	ldr	r0, [pc, #16]	@ (8001188 <MX_GPIO_Init+0x234>)
 8001176:	f000 fc63 	bl	8001a40 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800117a:	bf00      	nop
 800117c:	3730      	adds	r7, #48	@ 0x30
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40023800 	.word	0x40023800
 8001188:	40021000 	.word	0x40021000
 800118c:	40020800 	.word	0x40020800
 8001190:	40020000 	.word	0x40020000
 8001194:	40020400 	.word	0x40020400
 8001198:	40020c00 	.word	0x40020c00

0800119c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af02      	add	r7, sp, #8
 80011a2:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 80011a4:	f00c f9a8 	bl	800d4f8 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
//  uint8_t device_id[4] = {0};
//  uint8_t sys_event_status_reg[5] = {0};

  uint8_t clear_tx[5] = {0};
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	711a      	strb	r2, [r3, #4]
  clear_tx[0] = 0xF0;  // only TX bits
 80011b2:	23f0      	movs	r3, #240	@ 0xf0
 80011b4:	723b      	strb	r3, [r7, #8]


  dwm_reset(&dwm1);
 80011b6:	4810      	ldr	r0, [pc, #64]	@ (80011f8 <StartDefaultTask+0x5c>)
 80011b8:	f7ff f9a0 	bl	80004fc <dwm_reset>

  dwm_configure(&dwm1);
 80011bc:	480e      	ldr	r0, [pc, #56]	@ (80011f8 <StartDefaultTask+0x5c>)
 80011be:	f7ff fb85 	bl	80008cc <dwm_configure>
  /* Infinite loop */
  for(;;)
  {

	test_counter++;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	@ (80011fc <StartDefaultTask+0x60>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	3301      	adds	r3, #1
 80011c8:	4a0c      	ldr	r2, [pc, #48]	@ (80011fc <StartDefaultTask+0x60>)
 80011ca:	6013      	str	r3, [r2, #0]
	dwm_read_reg(&dwm1, 0x00, device_id, 4);
 80011cc:	2304      	movs	r3, #4
 80011ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001200 <StartDefaultTask+0x64>)
 80011d0:	2100      	movs	r1, #0
 80011d2:	4809      	ldr	r0, [pc, #36]	@ (80011f8 <StartDefaultTask+0x5c>)
 80011d4:	f7ff f9b0 	bl	8000538 <dwm_read_reg>
	dwm_read_reg_sub(&dwm1, 0x40, 0x02, device_id_low, 2);
 80011d8:	2302      	movs	r3, #2
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	4b09      	ldr	r3, [pc, #36]	@ (8001204 <StartDefaultTask+0x68>)
 80011de:	2202      	movs	r2, #2
 80011e0:	2140      	movs	r1, #64	@ 0x40
 80011e2:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <StartDefaultTask+0x5c>)
 80011e4:	f7ff faa0 	bl	8000728 <dwm_read_reg_sub>

//	if(!send_frame(&dwm1,payload,4)){
//		txfrs_error_count++;
//	}

	start_ranging(&dwm1);
 80011e8:	4803      	ldr	r0, [pc, #12]	@ (80011f8 <StartDefaultTask+0x5c>)
 80011ea:	f7ff fd21 	bl	8000c30 <start_ranging>

//	uint8_t rx_buffer[4];
//	dwm_receive(&dwm1, rx_buffer, 4);

//	robot_uwb_task(&dwm1);
    osDelay(100);
 80011ee:	2064      	movs	r0, #100	@ 0x64
 80011f0:	f009 fa68 	bl	800a6c4 <osDelay>
	test_counter++;
 80011f4:	bf00      	nop
 80011f6:	e7e4      	b.n	80011c2 <StartDefaultTask+0x26>
 80011f8:	20000000 	.word	0x20000000
 80011fc:	200001f4 	.word	0x200001f4
 8001200:	200001f8 	.word	0x200001f8
 8001204:	200001fc 	.word	0x200001fc

08001208 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a04      	ldr	r2, [pc, #16]	@ (8001228 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d101      	bne.n	800121e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800121a:	f000 faeb 	bl	80017f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40010000 	.word	0x40010000

0800122c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001230:	b672      	cpsid	i
}
 8001232:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <Error_Handler+0x8>

08001238 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	607b      	str	r3, [r7, #4]
 8001242:	4b12      	ldr	r3, [pc, #72]	@ (800128c <HAL_MspInit+0x54>)
 8001244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001246:	4a11      	ldr	r2, [pc, #68]	@ (800128c <HAL_MspInit+0x54>)
 8001248:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800124c:	6453      	str	r3, [r2, #68]	@ 0x44
 800124e:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <HAL_MspInit+0x54>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001252:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	603b      	str	r3, [r7, #0]
 800125e:	4b0b      	ldr	r3, [pc, #44]	@ (800128c <HAL_MspInit+0x54>)
 8001260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001262:	4a0a      	ldr	r2, [pc, #40]	@ (800128c <HAL_MspInit+0x54>)
 8001264:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001268:	6413      	str	r3, [r2, #64]	@ 0x40
 800126a:	4b08      	ldr	r3, [pc, #32]	@ (800128c <HAL_MspInit+0x54>)
 800126c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001272:	603b      	str	r3, [r7, #0]
 8001274:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001276:	2200      	movs	r2, #0
 8001278:	210f      	movs	r1, #15
 800127a:	f06f 0001 	mvn.w	r0, #1
 800127e:	f000 fbb5 	bl	80019ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40023800 	.word	0x40023800

08001290 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08a      	sub	sp, #40	@ 0x28
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]
 80012a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a19      	ldr	r2, [pc, #100]	@ (8001314 <HAL_I2C_MspInit+0x84>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d12c      	bne.n	800130c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	613b      	str	r3, [r7, #16]
 80012b6:	4b18      	ldr	r3, [pc, #96]	@ (8001318 <HAL_I2C_MspInit+0x88>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	4a17      	ldr	r2, [pc, #92]	@ (8001318 <HAL_I2C_MspInit+0x88>)
 80012bc:	f043 0302 	orr.w	r3, r3, #2
 80012c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c2:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <HAL_I2C_MspInit+0x88>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	613b      	str	r3, [r7, #16]
 80012cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80012ce:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80012d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012d4:	2312      	movs	r3, #18
 80012d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012d8:	2301      	movs	r3, #1
 80012da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012dc:	2300      	movs	r3, #0
 80012de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012e0:	2304      	movs	r3, #4
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	4619      	mov	r1, r3
 80012ea:	480c      	ldr	r0, [pc, #48]	@ (800131c <HAL_I2C_MspInit+0x8c>)
 80012ec:	f000 fba8 	bl	8001a40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012f0:	2300      	movs	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	4b08      	ldr	r3, [pc, #32]	@ (8001318 <HAL_I2C_MspInit+0x88>)
 80012f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f8:	4a07      	ldr	r2, [pc, #28]	@ (8001318 <HAL_I2C_MspInit+0x88>)
 80012fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001300:	4b05      	ldr	r3, [pc, #20]	@ (8001318 <HAL_I2C_MspInit+0x88>)
 8001302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001304:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800130c:	bf00      	nop
 800130e:	3728      	adds	r7, #40	@ 0x28
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	40005400 	.word	0x40005400
 8001318:	40023800 	.word	0x40023800
 800131c:	40020400 	.word	0x40020400

08001320 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08e      	sub	sp, #56	@ 0x38
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001328:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a31      	ldr	r2, [pc, #196]	@ (8001410 <HAL_I2S_MspInit+0xf0>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d15a      	bne.n	8001406 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001350:	2301      	movs	r3, #1
 8001352:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001354:	23c0      	movs	r3, #192	@ 0xc0
 8001356:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001358:	2302      	movs	r3, #2
 800135a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	4618      	mov	r0, r3
 8001362:	f004 f8e1 	bl	8005528 <HAL_RCCEx_PeriphCLKConfig>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 800136c:	f7ff ff5e 	bl	800122c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001370:	2300      	movs	r3, #0
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	4b27      	ldr	r3, [pc, #156]	@ (8001414 <HAL_I2S_MspInit+0xf4>)
 8001376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001378:	4a26      	ldr	r2, [pc, #152]	@ (8001414 <HAL_I2S_MspInit+0xf4>)
 800137a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800137e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001380:	4b24      	ldr	r3, [pc, #144]	@ (8001414 <HAL_I2S_MspInit+0xf4>)
 8001382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001384:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001388:	613b      	str	r3, [r7, #16]
 800138a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <HAL_I2S_MspInit+0xf4>)
 8001392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001394:	4a1f      	ldr	r2, [pc, #124]	@ (8001414 <HAL_I2S_MspInit+0xf4>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	6313      	str	r3, [r2, #48]	@ 0x30
 800139c:	4b1d      	ldr	r3, [pc, #116]	@ (8001414 <HAL_I2S_MspInit+0xf4>)
 800139e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a8:	2300      	movs	r3, #0
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <HAL_I2S_MspInit+0xf4>)
 80013ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b0:	4a18      	ldr	r2, [pc, #96]	@ (8001414 <HAL_I2S_MspInit+0xf4>)
 80013b2:	f043 0304 	orr.w	r3, r3, #4
 80013b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b8:	4b16      	ldr	r3, [pc, #88]	@ (8001414 <HAL_I2S_MspInit+0xf4>)
 80013ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013bc:	f003 0304 	and.w	r3, r3, #4
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80013c4:	2310      	movs	r3, #16
 80013c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c8:	2302      	movs	r3, #2
 80013ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d0:	2300      	movs	r3, #0
 80013d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013d4:	2306      	movs	r3, #6
 80013d6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80013d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013dc:	4619      	mov	r1, r3
 80013de:	480e      	ldr	r0, [pc, #56]	@ (8001418 <HAL_I2S_MspInit+0xf8>)
 80013e0:	f000 fb2e 	bl	8001a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80013e4:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80013e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ea:	2302      	movs	r3, #2
 80013ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f2:	2300      	movs	r3, #0
 80013f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013f6:	2306      	movs	r3, #6
 80013f8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013fe:	4619      	mov	r1, r3
 8001400:	4806      	ldr	r0, [pc, #24]	@ (800141c <HAL_I2S_MspInit+0xfc>)
 8001402:	f000 fb1d 	bl	8001a40 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001406:	bf00      	nop
 8001408:	3738      	adds	r7, #56	@ 0x38
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40003c00 	.word	0x40003c00
 8001414:	40023800 	.word	0x40023800
 8001418:	40020000 	.word	0x40020000
 800141c:	40020800 	.word	0x40020800

08001420 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	@ 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a19      	ldr	r2, [pc, #100]	@ (80014a4 <HAL_SPI_MspInit+0x84>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d12b      	bne.n	800149a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	4b18      	ldr	r3, [pc, #96]	@ (80014a8 <HAL_SPI_MspInit+0x88>)
 8001448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144a:	4a17      	ldr	r2, [pc, #92]	@ (80014a8 <HAL_SPI_MspInit+0x88>)
 800144c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001450:	6453      	str	r3, [r2, #68]	@ 0x44
 8001452:	4b15      	ldr	r3, [pc, #84]	@ (80014a8 <HAL_SPI_MspInit+0x88>)
 8001454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001456:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800145a:	613b      	str	r3, [r7, #16]
 800145c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <HAL_SPI_MspInit+0x88>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	4a10      	ldr	r2, [pc, #64]	@ (80014a8 <HAL_SPI_MspInit+0x88>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6313      	str	r3, [r2, #48]	@ 0x30
 800146e:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <HAL_SPI_MspInit+0x88>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800147a:	23e0      	movs	r3, #224	@ 0xe0
 800147c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147e:	2302      	movs	r3, #2
 8001480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001486:	2303      	movs	r3, #3
 8001488:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800148a:	2305      	movs	r3, #5
 800148c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	4619      	mov	r1, r3
 8001494:	4805      	ldr	r0, [pc, #20]	@ (80014ac <HAL_SPI_MspInit+0x8c>)
 8001496:	f000 fad3 	bl	8001a40 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800149a:	bf00      	nop
 800149c:	3728      	adds	r7, #40	@ 0x28
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40013000 	.word	0x40013000
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40020000 	.word	0x40020000

080014b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08a      	sub	sp, #40	@ 0x28
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	f107 0314 	add.w	r3, r7, #20
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a29      	ldr	r2, [pc, #164]	@ (8001574 <HAL_UART_MspInit+0xc4>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d14b      	bne.n	800156a <HAL_UART_MspInit+0xba>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	4b28      	ldr	r3, [pc, #160]	@ (8001578 <HAL_UART_MspInit+0xc8>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014da:	4a27      	ldr	r2, [pc, #156]	@ (8001578 <HAL_UART_MspInit+0xc8>)
 80014dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014e2:	4b25      	ldr	r3, [pc, #148]	@ (8001578 <HAL_UART_MspInit+0xc8>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014ea:	613b      	str	r3, [r7, #16]
 80014ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	4b21      	ldr	r3, [pc, #132]	@ (8001578 <HAL_UART_MspInit+0xc8>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	4a20      	ldr	r2, [pc, #128]	@ (8001578 <HAL_UART_MspInit+0xc8>)
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001578 <HAL_UART_MspInit+0xc8>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	60fb      	str	r3, [r7, #12]
 8001508:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	4b1a      	ldr	r3, [pc, #104]	@ (8001578 <HAL_UART_MspInit+0xc8>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	4a19      	ldr	r2, [pc, #100]	@ (8001578 <HAL_UART_MspInit+0xc8>)
 8001514:	f043 0308 	orr.w	r3, r3, #8
 8001518:	6313      	str	r3, [r2, #48]	@ 0x30
 800151a:	4b17      	ldr	r3, [pc, #92]	@ (8001578 <HAL_UART_MspInit+0xc8>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151e:	f003 0308 	and.w	r3, r3, #8
 8001522:	60bb      	str	r3, [r7, #8]
 8001524:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB11     ------> USART3_RX
    PD8     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001526:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800152a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152c:	2302      	movs	r3, #2
 800152e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001534:	2303      	movs	r3, #3
 8001536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001538:	2307      	movs	r3, #7
 800153a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	4619      	mov	r1, r3
 8001542:	480e      	ldr	r0, [pc, #56]	@ (800157c <HAL_UART_MspInit+0xcc>)
 8001544:	f000 fa7c 	bl	8001a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001548:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800154c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154e:	2302      	movs	r3, #2
 8001550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001556:	2303      	movs	r3, #3
 8001558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800155a:	2307      	movs	r3, #7
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800155e:	f107 0314 	add.w	r3, r7, #20
 8001562:	4619      	mov	r1, r3
 8001564:	4806      	ldr	r0, [pc, #24]	@ (8001580 <HAL_UART_MspInit+0xd0>)
 8001566:	f000 fa6b 	bl	8001a40 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800156a:	bf00      	nop
 800156c:	3728      	adds	r7, #40	@ 0x28
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40004800 	.word	0x40004800
 8001578:	40023800 	.word	0x40023800
 800157c:	40020400 	.word	0x40020400
 8001580:	40020c00 	.word	0x40020c00

08001584 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b08c      	sub	sp, #48	@ 0x30
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800158c:	2300      	movs	r3, #0
 800158e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001590:	2300      	movs	r3, #0
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001594:	2300      	movs	r3, #0
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	4b2f      	ldr	r3, [pc, #188]	@ (8001658 <HAL_InitTick+0xd4>)
 800159a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159c:	4a2e      	ldr	r2, [pc, #184]	@ (8001658 <HAL_InitTick+0xd4>)
 800159e:	f043 0301 	orr.w	r3, r3, #1
 80015a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80015a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001658 <HAL_InitTick+0xd4>)
 80015a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015b0:	f107 020c 	add.w	r2, r7, #12
 80015b4:	f107 0310 	add.w	r3, r7, #16
 80015b8:	4611      	mov	r1, r2
 80015ba:	4618      	mov	r0, r3
 80015bc:	f003 ff82 	bl	80054c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80015c0:	f003 ff6c 	bl	800549c <HAL_RCC_GetPCLK2Freq>
 80015c4:	4603      	mov	r3, r0
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015cc:	4a23      	ldr	r2, [pc, #140]	@ (800165c <HAL_InitTick+0xd8>)
 80015ce:	fba2 2303 	umull	r2, r3, r2, r3
 80015d2:	0c9b      	lsrs	r3, r3, #18
 80015d4:	3b01      	subs	r3, #1
 80015d6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80015d8:	4b21      	ldr	r3, [pc, #132]	@ (8001660 <HAL_InitTick+0xdc>)
 80015da:	4a22      	ldr	r2, [pc, #136]	@ (8001664 <HAL_InitTick+0xe0>)
 80015dc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80015de:	4b20      	ldr	r3, [pc, #128]	@ (8001660 <HAL_InitTick+0xdc>)
 80015e0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015e4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80015e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001660 <HAL_InitTick+0xdc>)
 80015e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ea:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80015ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001660 <HAL_InitTick+0xdc>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001660 <HAL_InitTick+0xdc>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f8:	4b19      	ldr	r3, [pc, #100]	@ (8001660 <HAL_InitTick+0xdc>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80015fe:	4818      	ldr	r0, [pc, #96]	@ (8001660 <HAL_InitTick+0xdc>)
 8001600:	f004 fea6 	bl	8006350 <HAL_TIM_Base_Init>
 8001604:	4603      	mov	r3, r0
 8001606:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800160a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800160e:	2b00      	cmp	r3, #0
 8001610:	d11b      	bne.n	800164a <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001612:	4813      	ldr	r0, [pc, #76]	@ (8001660 <HAL_InitTick+0xdc>)
 8001614:	f004 fef6 	bl	8006404 <HAL_TIM_Base_Start_IT>
 8001618:	4603      	mov	r3, r0
 800161a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800161e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001622:	2b00      	cmp	r3, #0
 8001624:	d111      	bne.n	800164a <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001626:	2019      	movs	r0, #25
 8001628:	f000 f9fc 	bl	8001a24 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2b0f      	cmp	r3, #15
 8001630:	d808      	bhi.n	8001644 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001632:	2200      	movs	r2, #0
 8001634:	6879      	ldr	r1, [r7, #4]
 8001636:	2019      	movs	r0, #25
 8001638:	f000 f9d8 	bl	80019ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800163c:	4a0a      	ldr	r2, [pc, #40]	@ (8001668 <HAL_InitTick+0xe4>)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	e002      	b.n	800164a <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800164a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800164e:	4618      	mov	r0, r3
 8001650:	3730      	adds	r7, #48	@ 0x30
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40023800 	.word	0x40023800
 800165c:	431bde83 	.word	0x431bde83
 8001660:	20000200 	.word	0x20000200
 8001664:	40010000 	.word	0x40010000
 8001668:	20000014 	.word	0x20000014

0800166c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <NMI_Handler+0x4>

08001674 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <HardFault_Handler+0x4>

0800167c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <MemManage_Handler+0x4>

08001684 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <BusFault_Handler+0x4>

0800168c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <UsageFault_Handler+0x4>

08001694 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
	...

080016a4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80016a8:	4802      	ldr	r0, [pc, #8]	@ (80016b4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80016aa:	f004 ff1b 	bl	80064e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000200 	.word	0x20000200

080016b8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80016bc:	4802      	ldr	r0, [pc, #8]	@ (80016c8 <OTG_FS_IRQHandler+0x10>)
 80016be:	f000 fe31 	bl	8002324 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20005044 	.word	0x20005044

080016cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016d4:	4a14      	ldr	r2, [pc, #80]	@ (8001728 <_sbrk+0x5c>)
 80016d6:	4b15      	ldr	r3, [pc, #84]	@ (800172c <_sbrk+0x60>)
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016e0:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <_sbrk+0x64>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d102      	bne.n	80016ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016e8:	4b11      	ldr	r3, [pc, #68]	@ (8001730 <_sbrk+0x64>)
 80016ea:	4a12      	ldr	r2, [pc, #72]	@ (8001734 <_sbrk+0x68>)
 80016ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ee:	4b10      	ldr	r3, [pc, #64]	@ (8001730 <_sbrk+0x64>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4413      	add	r3, r2
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d207      	bcs.n	800170c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016fc:	f00c fb22 	bl	800dd44 <__errno>
 8001700:	4603      	mov	r3, r0
 8001702:	220c      	movs	r2, #12
 8001704:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001706:	f04f 33ff 	mov.w	r3, #4294967295
 800170a:	e009      	b.n	8001720 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800170c:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <_sbrk+0x64>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001712:	4b07      	ldr	r3, [pc, #28]	@ (8001730 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	4a05      	ldr	r2, [pc, #20]	@ (8001730 <_sbrk+0x64>)
 800171c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800171e:	68fb      	ldr	r3, [r7, #12]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20020000 	.word	0x20020000
 800172c:	00000400 	.word	0x00000400
 8001730:	20000248 	.word	0x20000248
 8001734:	20005570 	.word	0x20005570

08001738 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800173c:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <SystemInit+0x20>)
 800173e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001742:	4a05      	ldr	r2, [pc, #20]	@ (8001758 <SystemInit+0x20>)
 8001744:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001748:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800175c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001794 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001760:	f7ff ffea 	bl	8001738 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001764:	480c      	ldr	r0, [pc, #48]	@ (8001798 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001766:	490d      	ldr	r1, [pc, #52]	@ (800179c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001768:	4a0d      	ldr	r2, [pc, #52]	@ (80017a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800176a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800176c:	e002      	b.n	8001774 <LoopCopyDataInit>

0800176e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800176e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001772:	3304      	adds	r3, #4

08001774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001778:	d3f9      	bcc.n	800176e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800177a:	4a0a      	ldr	r2, [pc, #40]	@ (80017a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800177c:	4c0a      	ldr	r4, [pc, #40]	@ (80017a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001780:	e001      	b.n	8001786 <LoopFillZerobss>

08001782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001784:	3204      	adds	r2, #4

08001786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001788:	d3fb      	bcc.n	8001782 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800178a:	f00c fae1 	bl	800dd50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800178e:	f7ff fa95 	bl	8000cbc <main>
  bx  lr    
 8001792:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001794:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001798:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800179c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80017a0:	0800def8 	.word	0x0800def8
  ldr r2, =_sbss
 80017a4:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80017a8:	2000556c 	.word	0x2000556c

080017ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017ac:	e7fe      	b.n	80017ac <ADC_IRQHandler>
	...

080017b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017b4:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <HAL_Init+0x40>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a0d      	ldr	r2, [pc, #52]	@ (80017f0 <HAL_Init+0x40>)
 80017ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017c0:	4b0b      	ldr	r3, [pc, #44]	@ (80017f0 <HAL_Init+0x40>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a0a      	ldr	r2, [pc, #40]	@ (80017f0 <HAL_Init+0x40>)
 80017c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017cc:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <HAL_Init+0x40>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a07      	ldr	r2, [pc, #28]	@ (80017f0 <HAL_Init+0x40>)
 80017d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017d8:	2003      	movs	r0, #3
 80017da:	f000 f8fc 	bl	80019d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017de:	200f      	movs	r0, #15
 80017e0:	f7ff fed0 	bl	8001584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e4:	f7ff fd28 	bl	8001238 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023c00 	.word	0x40023c00

080017f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017f8:	4b06      	ldr	r3, [pc, #24]	@ (8001814 <HAL_IncTick+0x20>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	461a      	mov	r2, r3
 80017fe:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <HAL_IncTick+0x24>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4413      	add	r3, r2
 8001804:	4a04      	ldr	r2, [pc, #16]	@ (8001818 <HAL_IncTick+0x24>)
 8001806:	6013      	str	r3, [r2, #0]
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	20000018 	.word	0x20000018
 8001818:	2000024c 	.word	0x2000024c

0800181c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  return uwTick;
 8001820:	4b03      	ldr	r3, [pc, #12]	@ (8001830 <HAL_GetTick+0x14>)
 8001822:	681b      	ldr	r3, [r3, #0]
}
 8001824:	4618      	mov	r0, r3
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	2000024c 	.word	0x2000024c

08001834 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800183c:	f7ff ffee 	bl	800181c <HAL_GetTick>
 8001840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800184c:	d005      	beq.n	800185a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800184e:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <HAL_Delay+0x44>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	461a      	mov	r2, r3
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	4413      	add	r3, r2
 8001858:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800185a:	bf00      	nop
 800185c:	f7ff ffde 	bl	800181c <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	429a      	cmp	r2, r3
 800186a:	d8f7      	bhi.n	800185c <HAL_Delay+0x28>
  {
  }
}
 800186c:	bf00      	nop
 800186e:	bf00      	nop
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000018 	.word	0x20000018

0800187c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800188c:	4b0c      	ldr	r3, [pc, #48]	@ (80018c0 <__NVIC_SetPriorityGrouping+0x44>)
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001892:	68ba      	ldr	r2, [r7, #8]
 8001894:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001898:	4013      	ands	r3, r2
 800189a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ae:	4a04      	ldr	r2, [pc, #16]	@ (80018c0 <__NVIC_SetPriorityGrouping+0x44>)
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	60d3      	str	r3, [r2, #12]
}
 80018b4:	bf00      	nop
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr
 80018c0:	e000ed00 	.word	0xe000ed00

080018c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018c8:	4b04      	ldr	r3, [pc, #16]	@ (80018dc <__NVIC_GetPriorityGrouping+0x18>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	0a1b      	lsrs	r3, r3, #8
 80018ce:	f003 0307 	and.w	r3, r3, #7
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	e000ed00 	.word	0xe000ed00

080018e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	db0b      	blt.n	800190a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	f003 021f 	and.w	r2, r3, #31
 80018f8:	4907      	ldr	r1, [pc, #28]	@ (8001918 <__NVIC_EnableIRQ+0x38>)
 80018fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fe:	095b      	lsrs	r3, r3, #5
 8001900:	2001      	movs	r0, #1
 8001902:	fa00 f202 	lsl.w	r2, r0, r2
 8001906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	e000e100 	.word	0xe000e100

0800191c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	6039      	str	r1, [r7, #0]
 8001926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192c:	2b00      	cmp	r3, #0
 800192e:	db0a      	blt.n	8001946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	490c      	ldr	r1, [pc, #48]	@ (8001968 <__NVIC_SetPriority+0x4c>)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	0112      	lsls	r2, r2, #4
 800193c:	b2d2      	uxtb	r2, r2
 800193e:	440b      	add	r3, r1
 8001940:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001944:	e00a      	b.n	800195c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	b2da      	uxtb	r2, r3
 800194a:	4908      	ldr	r1, [pc, #32]	@ (800196c <__NVIC_SetPriority+0x50>)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	3b04      	subs	r3, #4
 8001954:	0112      	lsls	r2, r2, #4
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	440b      	add	r3, r1
 800195a:	761a      	strb	r2, [r3, #24]
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	e000e100 	.word	0xe000e100
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001970:	b480      	push	{r7}
 8001972:	b089      	sub	sp, #36	@ 0x24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f1c3 0307 	rsb	r3, r3, #7
 800198a:	2b04      	cmp	r3, #4
 800198c:	bf28      	it	cs
 800198e:	2304      	movcs	r3, #4
 8001990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3304      	adds	r3, #4
 8001996:	2b06      	cmp	r3, #6
 8001998:	d902      	bls.n	80019a0 <NVIC_EncodePriority+0x30>
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3b03      	subs	r3, #3
 800199e:	e000      	b.n	80019a2 <NVIC_EncodePriority+0x32>
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a4:	f04f 32ff 	mov.w	r2, #4294967295
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43da      	mvns	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	401a      	ands	r2, r3
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b8:	f04f 31ff 	mov.w	r1, #4294967295
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa01 f303 	lsl.w	r3, r1, r3
 80019c2:	43d9      	mvns	r1, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	4313      	orrs	r3, r2
         );
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3724      	adds	r7, #36	@ 0x24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b082      	sub	sp, #8
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f7ff ff4c 	bl	800187c <__NVIC_SetPriorityGrouping>
}
 80019e4:	bf00      	nop
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
 80019f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019fa:	2300      	movs	r3, #0
 80019fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019fe:	f7ff ff61 	bl	80018c4 <__NVIC_GetPriorityGrouping>
 8001a02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	68b9      	ldr	r1, [r7, #8]
 8001a08:	6978      	ldr	r0, [r7, #20]
 8001a0a:	f7ff ffb1 	bl	8001970 <NVIC_EncodePriority>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a14:	4611      	mov	r1, r2
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff ff80 	bl	800191c <__NVIC_SetPriority>
}
 8001a1c:	bf00      	nop
 8001a1e:	3718      	adds	r7, #24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff ff54 	bl	80018e0 <__NVIC_EnableIRQ>
}
 8001a38:	bf00      	nop
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b089      	sub	sp, #36	@ 0x24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]
 8001a5a:	e16b      	b.n	8001d34 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	f040 815a 	bne.w	8001d2e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f003 0303 	and.w	r3, r3, #3
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d005      	beq.n	8001a92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d130      	bne.n	8001af4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	2203      	movs	r2, #3
 8001a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa2:	43db      	mvns	r3, r3
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ac8:	2201      	movs	r2, #1
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	091b      	lsrs	r3, r3, #4
 8001ade:	f003 0201 	and.w	r2, r3, #1
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f003 0303 	and.w	r3, r3, #3
 8001afc:	2b03      	cmp	r3, #3
 8001afe:	d017      	beq.n	8001b30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	2203      	movs	r2, #3
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	43db      	mvns	r3, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	689a      	ldr	r2, [r3, #8]
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	005b      	lsls	r3, r3, #1
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d123      	bne.n	8001b84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	08da      	lsrs	r2, r3, #3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	3208      	adds	r2, #8
 8001b44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	f003 0307 	and.w	r3, r3, #7
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	220f      	movs	r2, #15
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	691a      	ldr	r2, [r3, #16]
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	08da      	lsrs	r2, r3, #3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	3208      	adds	r2, #8
 8001b7e:	69b9      	ldr	r1, [r7, #24]
 8001b80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	2203      	movs	r2, #3
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	69ba      	ldr	r2, [r7, #24]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f003 0203 	and.w	r2, r3, #3
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	f000 80b4 	beq.w	8001d2e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	4b60      	ldr	r3, [pc, #384]	@ (8001d4c <HAL_GPIO_Init+0x30c>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bce:	4a5f      	ldr	r2, [pc, #380]	@ (8001d4c <HAL_GPIO_Init+0x30c>)
 8001bd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bd6:	4b5d      	ldr	r3, [pc, #372]	@ (8001d4c <HAL_GPIO_Init+0x30c>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001be2:	4a5b      	ldr	r2, [pc, #364]	@ (8001d50 <HAL_GPIO_Init+0x310>)
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	089b      	lsrs	r3, r3, #2
 8001be8:	3302      	adds	r3, #2
 8001bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	f003 0303 	and.w	r3, r3, #3
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	220f      	movs	r2, #15
 8001bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfe:	43db      	mvns	r3, r3
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4013      	ands	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a52      	ldr	r2, [pc, #328]	@ (8001d54 <HAL_GPIO_Init+0x314>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d02b      	beq.n	8001c66 <HAL_GPIO_Init+0x226>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a51      	ldr	r2, [pc, #324]	@ (8001d58 <HAL_GPIO_Init+0x318>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d025      	beq.n	8001c62 <HAL_GPIO_Init+0x222>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a50      	ldr	r2, [pc, #320]	@ (8001d5c <HAL_GPIO_Init+0x31c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d01f      	beq.n	8001c5e <HAL_GPIO_Init+0x21e>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a4f      	ldr	r2, [pc, #316]	@ (8001d60 <HAL_GPIO_Init+0x320>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d019      	beq.n	8001c5a <HAL_GPIO_Init+0x21a>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a4e      	ldr	r2, [pc, #312]	@ (8001d64 <HAL_GPIO_Init+0x324>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d013      	beq.n	8001c56 <HAL_GPIO_Init+0x216>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a4d      	ldr	r2, [pc, #308]	@ (8001d68 <HAL_GPIO_Init+0x328>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d00d      	beq.n	8001c52 <HAL_GPIO_Init+0x212>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4a4c      	ldr	r2, [pc, #304]	@ (8001d6c <HAL_GPIO_Init+0x32c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d007      	beq.n	8001c4e <HAL_GPIO_Init+0x20e>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a4b      	ldr	r2, [pc, #300]	@ (8001d70 <HAL_GPIO_Init+0x330>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d101      	bne.n	8001c4a <HAL_GPIO_Init+0x20a>
 8001c46:	2307      	movs	r3, #7
 8001c48:	e00e      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c4a:	2308      	movs	r3, #8
 8001c4c:	e00c      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c4e:	2306      	movs	r3, #6
 8001c50:	e00a      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c52:	2305      	movs	r3, #5
 8001c54:	e008      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c56:	2304      	movs	r3, #4
 8001c58:	e006      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e004      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c5e:	2302      	movs	r3, #2
 8001c60:	e002      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c62:	2301      	movs	r3, #1
 8001c64:	e000      	b.n	8001c68 <HAL_GPIO_Init+0x228>
 8001c66:	2300      	movs	r3, #0
 8001c68:	69fa      	ldr	r2, [r7, #28]
 8001c6a:	f002 0203 	and.w	r2, r2, #3
 8001c6e:	0092      	lsls	r2, r2, #2
 8001c70:	4093      	lsls	r3, r2
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c78:	4935      	ldr	r1, [pc, #212]	@ (8001d50 <HAL_GPIO_Init+0x310>)
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	089b      	lsrs	r3, r3, #2
 8001c7e:	3302      	adds	r3, #2
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c86:	4b3b      	ldr	r3, [pc, #236]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	43db      	mvns	r3, r3
 8001c90:	69ba      	ldr	r2, [r7, #24]
 8001c92:	4013      	ands	r3, r2
 8001c94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d003      	beq.n	8001caa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001caa:	4a32      	ldr	r2, [pc, #200]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cb0:	4b30      	ldr	r3, [pc, #192]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d003      	beq.n	8001cd4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001cd4:	4a27      	ldr	r2, [pc, #156]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001cda:	4b26      	ldr	r3, [pc, #152]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d003      	beq.n	8001cfe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cfe:	4a1d      	ldr	r2, [pc, #116]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d04:	4b1b      	ldr	r3, [pc, #108]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d003      	beq.n	8001d28 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d20:	69ba      	ldr	r2, [r7, #24]
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d28:	4a12      	ldr	r2, [pc, #72]	@ (8001d74 <HAL_GPIO_Init+0x334>)
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	3301      	adds	r3, #1
 8001d32:	61fb      	str	r3, [r7, #28]
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	2b0f      	cmp	r3, #15
 8001d38:	f67f ae90 	bls.w	8001a5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d3c:	bf00      	nop
 8001d3e:	bf00      	nop
 8001d40:	3724      	adds	r7, #36	@ 0x24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40013800 	.word	0x40013800
 8001d54:	40020000 	.word	0x40020000
 8001d58:	40020400 	.word	0x40020400
 8001d5c:	40020800 	.word	0x40020800
 8001d60:	40020c00 	.word	0x40020c00
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40021400 	.word	0x40021400
 8001d6c:	40021800 	.word	0x40021800
 8001d70:	40021c00 	.word	0x40021c00
 8001d74:	40013c00 	.word	0x40013c00

08001d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	460b      	mov	r3, r1
 8001d82:	807b      	strh	r3, [r7, #2]
 8001d84:	4613      	mov	r3, r2
 8001d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d88:	787b      	ldrb	r3, [r7, #1]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d8e:	887a      	ldrh	r2, [r7, #2]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d94:	e003      	b.n	8001d9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d96:	887b      	ldrh	r3, [r7, #2]
 8001d98:	041a      	lsls	r2, r3, #16
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	619a      	str	r2, [r3, #24]
}
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b086      	sub	sp, #24
 8001dae:	af02      	add	r7, sp, #8
 8001db0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d101      	bne.n	8001dbc <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e059      	b.n	8001e70 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d106      	bne.n	8001ddc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f00b fbe2 	bl	800d5a0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2203      	movs	r2, #3
 8001de0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dea:	d102      	bne.n	8001df2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f005 f87f 	bl	8006efa <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6818      	ldr	r0, [r3, #0]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	7c1a      	ldrb	r2, [r3, #16]
 8001e04:	f88d 2000 	strb.w	r2, [sp]
 8001e08:	3304      	adds	r3, #4
 8001e0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e0c:	f005 f800 	bl	8006e10 <USB_CoreInit>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d005      	beq.n	8001e22 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2202      	movs	r2, #2
 8001e1a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e026      	b.n	8001e70 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2101      	movs	r1, #1
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f005 f877 	bl	8006f1c <USB_SetCurrentMode>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d005      	beq.n	8001e40 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2202      	movs	r2, #2
 8001e38:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e017      	b.n	8001e70 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6818      	ldr	r0, [r3, #0]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	7c1a      	ldrb	r2, [r3, #16]
 8001e48:	f88d 2000 	strb.w	r2, [sp]
 8001e4c:	3304      	adds	r3, #4
 8001e4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e50:	f005 fa20 	bl	8007294 <USB_HostInit>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d005      	beq.n	8001e66 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2202      	movs	r2, #2
 8001e5e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e004      	b.n	8001e70 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001e78:	b590      	push	{r4, r7, lr}
 8001e7a:	b08b      	sub	sp, #44	@ 0x2c
 8001e7c:	af04      	add	r7, sp, #16
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	4608      	mov	r0, r1
 8001e82:	4611      	mov	r1, r2
 8001e84:	461a      	mov	r2, r3
 8001e86:	4603      	mov	r3, r0
 8001e88:	70fb      	strb	r3, [r7, #3]
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	70bb      	strb	r3, [r7, #2]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001e92:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001e94:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d101      	bne.n	8001ea4 <HAL_HCD_HC_Init+0x2c>
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	e09d      	b.n	8001fe0 <HAL_HCD_HC_Init+0x168>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001eac:	78fa      	ldrb	r2, [r7, #3]
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	011b      	lsls	r3, r3, #4
 8001eb4:	1a9b      	subs	r3, r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	440b      	add	r3, r1
 8001eba:	3319      	adds	r3, #25
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001ec0:	78fa      	ldrb	r2, [r7, #3]
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	011b      	lsls	r3, r3, #4
 8001ec8:	1a9b      	subs	r3, r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	440b      	add	r3, r1
 8001ece:	3314      	adds	r3, #20
 8001ed0:	787a      	ldrb	r2, [r7, #1]
 8001ed2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001ed4:	78fa      	ldrb	r2, [r7, #3]
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	011b      	lsls	r3, r3, #4
 8001edc:	1a9b      	subs	r3, r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	440b      	add	r3, r1
 8001ee2:	3315      	adds	r3, #21
 8001ee4:	78fa      	ldrb	r2, [r7, #3]
 8001ee6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001ee8:	78fa      	ldrb	r2, [r7, #3]
 8001eea:	6879      	ldr	r1, [r7, #4]
 8001eec:	4613      	mov	r3, r2
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	1a9b      	subs	r3, r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	3326      	adds	r3, #38	@ 0x26
 8001ef8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001efc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001efe:	78fa      	ldrb	r2, [r7, #3]
 8001f00:	78bb      	ldrb	r3, [r7, #2]
 8001f02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f06:	b2d8      	uxtb	r0, r3
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	011b      	lsls	r3, r3, #4
 8001f0e:	1a9b      	subs	r3, r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	440b      	add	r3, r1
 8001f14:	3316      	adds	r3, #22
 8001f16:	4602      	mov	r2, r0
 8001f18:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001f1a:	78fb      	ldrb	r3, [r7, #3]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 fba4 	bl	800266c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001f24:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	da0a      	bge.n	8001f42 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001f2c:	78fa      	ldrb	r2, [r7, #3]
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	4613      	mov	r3, r2
 8001f32:	011b      	lsls	r3, r3, #4
 8001f34:	1a9b      	subs	r3, r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	440b      	add	r3, r1
 8001f3a:	3317      	adds	r3, #23
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]
 8001f40:	e009      	b.n	8001f56 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001f42:	78fa      	ldrb	r2, [r7, #3]
 8001f44:	6879      	ldr	r1, [r7, #4]
 8001f46:	4613      	mov	r3, r2
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	1a9b      	subs	r3, r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	440b      	add	r3, r1
 8001f50:	3317      	adds	r3, #23
 8001f52:	2200      	movs	r2, #0
 8001f54:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f005 fafe 	bl	800755c <USB_GetHostSpeed>
 8001f60:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001f62:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d10b      	bne.n	8001f82 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001f6a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d107      	bne.n	8001f82 <HAL_HCD_HC_Init+0x10a>
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d104      	bne.n	8001f82 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	2bbc      	cmp	r3, #188	@ 0xbc
 8001f7c:	d901      	bls.n	8001f82 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001f7e:	23bc      	movs	r3, #188	@ 0xbc
 8001f80:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001f82:	78fa      	ldrb	r2, [r7, #3]
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	4613      	mov	r3, r2
 8001f88:	011b      	lsls	r3, r3, #4
 8001f8a:	1a9b      	subs	r3, r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	440b      	add	r3, r1
 8001f90:	3318      	adds	r3, #24
 8001f92:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001f96:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001f98:	78fa      	ldrb	r2, [r7, #3]
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	b298      	uxth	r0, r3
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	011b      	lsls	r3, r3, #4
 8001fa4:	1a9b      	subs	r3, r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	440b      	add	r3, r1
 8001faa:	3328      	adds	r3, #40	@ 0x28
 8001fac:	4602      	mov	r2, r0
 8001fae:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6818      	ldr	r0, [r3, #0]
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	787c      	ldrb	r4, [r7, #1]
 8001fba:	78ba      	ldrb	r2, [r7, #2]
 8001fbc:	78f9      	ldrb	r1, [r7, #3]
 8001fbe:	9302      	str	r3, [sp, #8]
 8001fc0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001fc4:	9301      	str	r3, [sp, #4]
 8001fc6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	4623      	mov	r3, r4
 8001fce:	f005 faed 	bl	80075ac <USB_HC_Init>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	371c      	adds	r7, #28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd90      	pop	{r4, r7, pc}

08001fe8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	4608      	mov	r0, r1
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	70fb      	strb	r3, [r7, #3]
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	70bb      	strb	r3, [r7, #2]
 8001ffe:	4613      	mov	r3, r2
 8002000:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002002:	78fa      	ldrb	r2, [r7, #3]
 8002004:	6879      	ldr	r1, [r7, #4]
 8002006:	4613      	mov	r3, r2
 8002008:	011b      	lsls	r3, r3, #4
 800200a:	1a9b      	subs	r3, r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	440b      	add	r3, r1
 8002010:	3317      	adds	r3, #23
 8002012:	78ba      	ldrb	r2, [r7, #2]
 8002014:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002016:	78fa      	ldrb	r2, [r7, #3]
 8002018:	6879      	ldr	r1, [r7, #4]
 800201a:	4613      	mov	r3, r2
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	1a9b      	subs	r3, r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	440b      	add	r3, r1
 8002024:	3326      	adds	r3, #38	@ 0x26
 8002026:	787a      	ldrb	r2, [r7, #1]
 8002028:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800202a:	7c3b      	ldrb	r3, [r7, #16]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d114      	bne.n	800205a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002030:	78fa      	ldrb	r2, [r7, #3]
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	4613      	mov	r3, r2
 8002036:	011b      	lsls	r3, r3, #4
 8002038:	1a9b      	subs	r3, r3, r2
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	440b      	add	r3, r1
 800203e:	332a      	adds	r3, #42	@ 0x2a
 8002040:	2203      	movs	r2, #3
 8002042:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002044:	78fa      	ldrb	r2, [r7, #3]
 8002046:	6879      	ldr	r1, [r7, #4]
 8002048:	4613      	mov	r3, r2
 800204a:	011b      	lsls	r3, r3, #4
 800204c:	1a9b      	subs	r3, r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	440b      	add	r3, r1
 8002052:	3319      	adds	r3, #25
 8002054:	7f3a      	ldrb	r2, [r7, #28]
 8002056:	701a      	strb	r2, [r3, #0]
 8002058:	e009      	b.n	800206e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800205a:	78fa      	ldrb	r2, [r7, #3]
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	4613      	mov	r3, r2
 8002060:	011b      	lsls	r3, r3, #4
 8002062:	1a9b      	subs	r3, r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	440b      	add	r3, r1
 8002068:	332a      	adds	r3, #42	@ 0x2a
 800206a:	2202      	movs	r2, #2
 800206c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800206e:	787b      	ldrb	r3, [r7, #1]
 8002070:	2b03      	cmp	r3, #3
 8002072:	f200 8102 	bhi.w	800227a <HAL_HCD_HC_SubmitRequest+0x292>
 8002076:	a201      	add	r2, pc, #4	@ (adr r2, 800207c <HAL_HCD_HC_SubmitRequest+0x94>)
 8002078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207c:	0800208d 	.word	0x0800208d
 8002080:	08002265 	.word	0x08002265
 8002084:	08002151 	.word	0x08002151
 8002088:	080021db 	.word	0x080021db
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800208c:	7c3b      	ldrb	r3, [r7, #16]
 800208e:	2b01      	cmp	r3, #1
 8002090:	f040 80f5 	bne.w	800227e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002094:	78bb      	ldrb	r3, [r7, #2]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d12d      	bne.n	80020f6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800209a:	8b3b      	ldrh	r3, [r7, #24]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d109      	bne.n	80020b4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80020a0:	78fa      	ldrb	r2, [r7, #3]
 80020a2:	6879      	ldr	r1, [r7, #4]
 80020a4:	4613      	mov	r3, r2
 80020a6:	011b      	lsls	r3, r3, #4
 80020a8:	1a9b      	subs	r3, r3, r2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	440b      	add	r3, r1
 80020ae:	333d      	adds	r3, #61	@ 0x3d
 80020b0:	2201      	movs	r2, #1
 80020b2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80020b4:	78fa      	ldrb	r2, [r7, #3]
 80020b6:	6879      	ldr	r1, [r7, #4]
 80020b8:	4613      	mov	r3, r2
 80020ba:	011b      	lsls	r3, r3, #4
 80020bc:	1a9b      	subs	r3, r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	440b      	add	r3, r1
 80020c2:	333d      	adds	r3, #61	@ 0x3d
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10a      	bne.n	80020e0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80020ca:	78fa      	ldrb	r2, [r7, #3]
 80020cc:	6879      	ldr	r1, [r7, #4]
 80020ce:	4613      	mov	r3, r2
 80020d0:	011b      	lsls	r3, r3, #4
 80020d2:	1a9b      	subs	r3, r3, r2
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	440b      	add	r3, r1
 80020d8:	332a      	adds	r3, #42	@ 0x2a
 80020da:	2200      	movs	r2, #0
 80020dc:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80020de:	e0ce      	b.n	800227e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80020e0:	78fa      	ldrb	r2, [r7, #3]
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	4613      	mov	r3, r2
 80020e6:	011b      	lsls	r3, r3, #4
 80020e8:	1a9b      	subs	r3, r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	332a      	adds	r3, #42	@ 0x2a
 80020f0:	2202      	movs	r2, #2
 80020f2:	701a      	strb	r2, [r3, #0]
      break;
 80020f4:	e0c3      	b.n	800227e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80020f6:	78fa      	ldrb	r2, [r7, #3]
 80020f8:	6879      	ldr	r1, [r7, #4]
 80020fa:	4613      	mov	r3, r2
 80020fc:	011b      	lsls	r3, r3, #4
 80020fe:	1a9b      	subs	r3, r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	440b      	add	r3, r1
 8002104:	331a      	adds	r3, #26
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	2b01      	cmp	r3, #1
 800210a:	f040 80b8 	bne.w	800227e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800210e:	78fa      	ldrb	r2, [r7, #3]
 8002110:	6879      	ldr	r1, [r7, #4]
 8002112:	4613      	mov	r3, r2
 8002114:	011b      	lsls	r3, r3, #4
 8002116:	1a9b      	subs	r3, r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	440b      	add	r3, r1
 800211c:	333c      	adds	r3, #60	@ 0x3c
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d10a      	bne.n	800213a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002124:	78fa      	ldrb	r2, [r7, #3]
 8002126:	6879      	ldr	r1, [r7, #4]
 8002128:	4613      	mov	r3, r2
 800212a:	011b      	lsls	r3, r3, #4
 800212c:	1a9b      	subs	r3, r3, r2
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	440b      	add	r3, r1
 8002132:	332a      	adds	r3, #42	@ 0x2a
 8002134:	2200      	movs	r2, #0
 8002136:	701a      	strb	r2, [r3, #0]
      break;
 8002138:	e0a1      	b.n	800227e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800213a:	78fa      	ldrb	r2, [r7, #3]
 800213c:	6879      	ldr	r1, [r7, #4]
 800213e:	4613      	mov	r3, r2
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	1a9b      	subs	r3, r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	440b      	add	r3, r1
 8002148:	332a      	adds	r3, #42	@ 0x2a
 800214a:	2202      	movs	r2, #2
 800214c:	701a      	strb	r2, [r3, #0]
      break;
 800214e:	e096      	b.n	800227e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002150:	78bb      	ldrb	r3, [r7, #2]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d120      	bne.n	8002198 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002156:	78fa      	ldrb	r2, [r7, #3]
 8002158:	6879      	ldr	r1, [r7, #4]
 800215a:	4613      	mov	r3, r2
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	1a9b      	subs	r3, r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	440b      	add	r3, r1
 8002164:	333d      	adds	r3, #61	@ 0x3d
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d10a      	bne.n	8002182 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800216c:	78fa      	ldrb	r2, [r7, #3]
 800216e:	6879      	ldr	r1, [r7, #4]
 8002170:	4613      	mov	r3, r2
 8002172:	011b      	lsls	r3, r3, #4
 8002174:	1a9b      	subs	r3, r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	440b      	add	r3, r1
 800217a:	332a      	adds	r3, #42	@ 0x2a
 800217c:	2200      	movs	r2, #0
 800217e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002180:	e07e      	b.n	8002280 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002182:	78fa      	ldrb	r2, [r7, #3]
 8002184:	6879      	ldr	r1, [r7, #4]
 8002186:	4613      	mov	r3, r2
 8002188:	011b      	lsls	r3, r3, #4
 800218a:	1a9b      	subs	r3, r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	440b      	add	r3, r1
 8002190:	332a      	adds	r3, #42	@ 0x2a
 8002192:	2202      	movs	r2, #2
 8002194:	701a      	strb	r2, [r3, #0]
      break;
 8002196:	e073      	b.n	8002280 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002198:	78fa      	ldrb	r2, [r7, #3]
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	4613      	mov	r3, r2
 800219e:	011b      	lsls	r3, r3, #4
 80021a0:	1a9b      	subs	r3, r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	440b      	add	r3, r1
 80021a6:	333c      	adds	r3, #60	@ 0x3c
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d10a      	bne.n	80021c4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80021ae:	78fa      	ldrb	r2, [r7, #3]
 80021b0:	6879      	ldr	r1, [r7, #4]
 80021b2:	4613      	mov	r3, r2
 80021b4:	011b      	lsls	r3, r3, #4
 80021b6:	1a9b      	subs	r3, r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	440b      	add	r3, r1
 80021bc:	332a      	adds	r3, #42	@ 0x2a
 80021be:	2200      	movs	r2, #0
 80021c0:	701a      	strb	r2, [r3, #0]
      break;
 80021c2:	e05d      	b.n	8002280 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80021c4:	78fa      	ldrb	r2, [r7, #3]
 80021c6:	6879      	ldr	r1, [r7, #4]
 80021c8:	4613      	mov	r3, r2
 80021ca:	011b      	lsls	r3, r3, #4
 80021cc:	1a9b      	subs	r3, r3, r2
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	440b      	add	r3, r1
 80021d2:	332a      	adds	r3, #42	@ 0x2a
 80021d4:	2202      	movs	r2, #2
 80021d6:	701a      	strb	r2, [r3, #0]
      break;
 80021d8:	e052      	b.n	8002280 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80021da:	78bb      	ldrb	r3, [r7, #2]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d120      	bne.n	8002222 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80021e0:	78fa      	ldrb	r2, [r7, #3]
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	1a9b      	subs	r3, r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	333d      	adds	r3, #61	@ 0x3d
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10a      	bne.n	800220c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80021f6:	78fa      	ldrb	r2, [r7, #3]
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	011b      	lsls	r3, r3, #4
 80021fe:	1a9b      	subs	r3, r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	332a      	adds	r3, #42	@ 0x2a
 8002206:	2200      	movs	r2, #0
 8002208:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800220a:	e039      	b.n	8002280 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800220c:	78fa      	ldrb	r2, [r7, #3]
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	332a      	adds	r3, #42	@ 0x2a
 800221c:	2202      	movs	r2, #2
 800221e:	701a      	strb	r2, [r3, #0]
      break;
 8002220:	e02e      	b.n	8002280 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002222:	78fa      	ldrb	r2, [r7, #3]
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	4613      	mov	r3, r2
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	1a9b      	subs	r3, r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	440b      	add	r3, r1
 8002230:	333c      	adds	r3, #60	@ 0x3c
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d10a      	bne.n	800224e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002238:	78fa      	ldrb	r2, [r7, #3]
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	011b      	lsls	r3, r3, #4
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	332a      	adds	r3, #42	@ 0x2a
 8002248:	2200      	movs	r2, #0
 800224a:	701a      	strb	r2, [r3, #0]
      break;
 800224c:	e018      	b.n	8002280 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800224e:	78fa      	ldrb	r2, [r7, #3]
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	4613      	mov	r3, r2
 8002254:	011b      	lsls	r3, r3, #4
 8002256:	1a9b      	subs	r3, r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	440b      	add	r3, r1
 800225c:	332a      	adds	r3, #42	@ 0x2a
 800225e:	2202      	movs	r2, #2
 8002260:	701a      	strb	r2, [r3, #0]
      break;
 8002262:	e00d      	b.n	8002280 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002264:	78fa      	ldrb	r2, [r7, #3]
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	4613      	mov	r3, r2
 800226a:	011b      	lsls	r3, r3, #4
 800226c:	1a9b      	subs	r3, r3, r2
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	440b      	add	r3, r1
 8002272:	332a      	adds	r3, #42	@ 0x2a
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]
      break;
 8002278:	e002      	b.n	8002280 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800227a:	bf00      	nop
 800227c:	e000      	b.n	8002280 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800227e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002280:	78fa      	ldrb	r2, [r7, #3]
 8002282:	6879      	ldr	r1, [r7, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	011b      	lsls	r3, r3, #4
 8002288:	1a9b      	subs	r3, r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	332c      	adds	r3, #44	@ 0x2c
 8002290:	697a      	ldr	r2, [r7, #20]
 8002292:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002294:	78fa      	ldrb	r2, [r7, #3]
 8002296:	8b39      	ldrh	r1, [r7, #24]
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	4613      	mov	r3, r2
 800229c:	011b      	lsls	r3, r3, #4
 800229e:	1a9b      	subs	r3, r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4403      	add	r3, r0
 80022a4:	3334      	adds	r3, #52	@ 0x34
 80022a6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80022a8:	78fa      	ldrb	r2, [r7, #3]
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	4613      	mov	r3, r2
 80022ae:	011b      	lsls	r3, r3, #4
 80022b0:	1a9b      	subs	r3, r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	440b      	add	r3, r1
 80022b6:	334c      	adds	r3, #76	@ 0x4c
 80022b8:	2200      	movs	r2, #0
 80022ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80022bc:	78fa      	ldrb	r2, [r7, #3]
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	4613      	mov	r3, r2
 80022c2:	011b      	lsls	r3, r3, #4
 80022c4:	1a9b      	subs	r3, r3, r2
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	440b      	add	r3, r1
 80022ca:	3338      	adds	r3, #56	@ 0x38
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80022d0:	78fa      	ldrb	r2, [r7, #3]
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	4613      	mov	r3, r2
 80022d6:	011b      	lsls	r3, r3, #4
 80022d8:	1a9b      	subs	r3, r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	440b      	add	r3, r1
 80022de:	3315      	adds	r3, #21
 80022e0:	78fa      	ldrb	r2, [r7, #3]
 80022e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80022e4:	78fa      	ldrb	r2, [r7, #3]
 80022e6:	6879      	ldr	r1, [r7, #4]
 80022e8:	4613      	mov	r3, r2
 80022ea:	011b      	lsls	r3, r3, #4
 80022ec:	1a9b      	subs	r3, r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	440b      	add	r3, r1
 80022f2:	334d      	adds	r3, #77	@ 0x4d
 80022f4:	2200      	movs	r2, #0
 80022f6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6818      	ldr	r0, [r3, #0]
 80022fc:	78fa      	ldrb	r2, [r7, #3]
 80022fe:	4613      	mov	r3, r2
 8002300:	011b      	lsls	r3, r3, #4
 8002302:	1a9b      	subs	r3, r3, r2
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	3310      	adds	r3, #16
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	4413      	add	r3, r2
 800230c:	1d19      	adds	r1, r3, #4
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	799b      	ldrb	r3, [r3, #6]
 8002312:	461a      	mov	r2, r3
 8002314:	f005 fa76 	bl	8007804 <USB_HC_StartXfer>
 8002318:	4603      	mov	r3, r0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop

08002324 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4618      	mov	r0, r3
 800233c:	f004 ff64 	bl	8007208 <USB_GetMode>
 8002340:	4603      	mov	r3, r0
 8002342:	2b01      	cmp	r3, #1
 8002344:	f040 80fb 	bne.w	800253e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4618      	mov	r0, r3
 800234e:	f004 ff27 	bl	80071a0 <USB_ReadInterrupts>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	f000 80f1 	beq.w	800253c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4618      	mov	r0, r3
 8002360:	f004 ff1e 	bl	80071a0 <USB_ReadInterrupts>
 8002364:	4603      	mov	r3, r0
 8002366:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800236a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800236e:	d104      	bne.n	800237a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002378:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4618      	mov	r0, r3
 8002380:	f004 ff0e 	bl	80071a0 <USB_ReadInterrupts>
 8002384:	4603      	mov	r3, r0
 8002386:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800238a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800238e:	d104      	bne.n	800239a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002398:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f004 fefe 	bl	80071a0 <USB_ReadInterrupts>
 80023a4:	4603      	mov	r3, r0
 80023a6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80023aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023ae:	d104      	bne.n	80023ba <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80023b8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4618      	mov	r0, r3
 80023c0:	f004 feee 	bl	80071a0 <USB_ReadInterrupts>
 80023c4:	4603      	mov	r3, r0
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d103      	bne.n	80023d6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2202      	movs	r2, #2
 80023d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4618      	mov	r0, r3
 80023dc:	f004 fee0 	bl	80071a0 <USB_ReadInterrupts>
 80023e0:	4603      	mov	r3, r0
 80023e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80023e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80023ea:	d120      	bne.n	800242e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80023f4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	2b00      	cmp	r3, #0
 8002404:	d113      	bne.n	800242e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002406:	2110      	movs	r1, #16
 8002408:	6938      	ldr	r0, [r7, #16]
 800240a:	f004 fdd3 	bl	8006fb4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800240e:	6938      	ldr	r0, [r7, #16]
 8002410:	f004 fe02 	bl	8007018 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	7a5b      	ldrb	r3, [r3, #9]
 8002418:	2b02      	cmp	r3, #2
 800241a:	d105      	bne.n	8002428 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2101      	movs	r1, #1
 8002422:	4618      	mov	r0, r3
 8002424:	f004 fffa 	bl	800741c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f00b f937 	bl	800d69c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f004 feb4 	bl	80071a0 <USB_ReadInterrupts>
 8002438:	4603      	mov	r3, r0
 800243a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800243e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002442:	d102      	bne.n	800244a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f001 fd4d 	bl	8003ee4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4618      	mov	r0, r3
 8002450:	f004 fea6 	bl	80071a0 <USB_ReadInterrupts>
 8002454:	4603      	mov	r3, r0
 8002456:	f003 0308 	and.w	r3, r3, #8
 800245a:	2b08      	cmp	r3, #8
 800245c:	d106      	bne.n	800246c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f00b f900 	bl	800d664 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2208      	movs	r2, #8
 800246a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4618      	mov	r0, r3
 8002472:	f004 fe95 	bl	80071a0 <USB_ReadInterrupts>
 8002476:	4603      	mov	r3, r0
 8002478:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800247c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002480:	d139      	bne.n	80024f6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f005 fc36 	bl	8007cf8 <USB_HC_ReadInterrupt>
 800248c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800248e:	2300      	movs	r3, #0
 8002490:	617b      	str	r3, [r7, #20]
 8002492:	e025      	b.n	80024e0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	f003 030f 	and.w	r3, r3, #15
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	fa22 f303 	lsr.w	r3, r2, r3
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d018      	beq.n	80024da <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	015a      	lsls	r2, r3, #5
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4413      	add	r3, r2
 80024b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024be:	d106      	bne.n	80024ce <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	4619      	mov	r1, r3
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 f905 	bl	80026d6 <HCD_HC_IN_IRQHandler>
 80024cc:	e005      	b.n	80024da <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	4619      	mov	r1, r3
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f000 ff67 	bl	80033a8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	3301      	adds	r3, #1
 80024de:	617b      	str	r3, [r7, #20]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	795b      	ldrb	r3, [r3, #5]
 80024e4:	461a      	mov	r2, r3
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d3d3      	bcc.n	8002494 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80024f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4618      	mov	r0, r3
 80024fc:	f004 fe50 	bl	80071a0 <USB_ReadInterrupts>
 8002500:	4603      	mov	r3, r0
 8002502:	f003 0310 	and.w	r3, r3, #16
 8002506:	2b10      	cmp	r3, #16
 8002508:	d101      	bne.n	800250e <HAL_HCD_IRQHandler+0x1ea>
 800250a:	2301      	movs	r3, #1
 800250c:	e000      	b.n	8002510 <HAL_HCD_IRQHandler+0x1ec>
 800250e:	2300      	movs	r3, #0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d014      	beq.n	800253e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	699a      	ldr	r2, [r3, #24]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f022 0210 	bic.w	r2, r2, #16
 8002522:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f001 fbfe 	bl	8003d26 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	699a      	ldr	r2, [r3, #24]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f042 0210 	orr.w	r2, r2, #16
 8002538:	619a      	str	r2, [r3, #24]
 800253a:	e000      	b.n	800253e <HAL_HCD_IRQHandler+0x21a>
      return;
 800253c:	bf00      	nop
    }
  }
}
 800253e:	3718      	adds	r7, #24
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002552:	2b01      	cmp	r3, #1
 8002554:	d101      	bne.n	800255a <HAL_HCD_Start+0x16>
 8002556:	2302      	movs	r3, #2
 8002558:	e013      	b.n	8002582 <HAL_HCD_Start+0x3e>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2201      	movs	r2, #1
 800255e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2101      	movs	r1, #1
 8002568:	4618      	mov	r0, r3
 800256a:	f004 ffbe 	bl	80074ea <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f004 fcb0 	bl	8006ed8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b082      	sub	sp, #8
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002598:	2b01      	cmp	r3, #1
 800259a:	d101      	bne.n	80025a0 <HAL_HCD_Stop+0x16>
 800259c:	2302      	movs	r3, #2
 800259e:	e00d      	b.n	80025bc <HAL_HCD_Stop+0x32>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f005 fd11 	bl	8007fd4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f004 ff60 	bl	8007496 <USB_ResetPort>
 80025d6:	4603      	mov	r3, r0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	460b      	mov	r3, r1
 80025ea:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80025ec:	78fa      	ldrb	r2, [r7, #3]
 80025ee:	6879      	ldr	r1, [r7, #4]
 80025f0:	4613      	mov	r3, r2
 80025f2:	011b      	lsls	r3, r3, #4
 80025f4:	1a9b      	subs	r3, r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	440b      	add	r3, r1
 80025fa:	334c      	adds	r3, #76	@ 0x4c
 80025fc:	781b      	ldrb	r3, [r3, #0]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800260a:	b480      	push	{r7}
 800260c:	b083      	sub	sp, #12
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
 8002612:	460b      	mov	r3, r1
 8002614:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002616:	78fa      	ldrb	r2, [r7, #3]
 8002618:	6879      	ldr	r1, [r7, #4]
 800261a:	4613      	mov	r3, r2
 800261c:	011b      	lsls	r3, r3, #4
 800261e:	1a9b      	subs	r3, r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	440b      	add	r3, r1
 8002624:	3338      	adds	r3, #56	@ 0x38
 8002626:	681b      	ldr	r3, [r3, #0]
}
 8002628:	4618      	mov	r0, r3
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4618      	mov	r0, r3
 8002642:	f004 ffa2 	bl	800758a <USB_GetCurrentFrame>
 8002646:	4603      	mov	r3, r0
}
 8002648:	4618      	mov	r0, r3
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4618      	mov	r0, r3
 800265e:	f004 ff7d 	bl	800755c <USB_GetHostSpeed>
 8002662:	4603      	mov	r3, r0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002678:	78fa      	ldrb	r2, [r7, #3]
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	4613      	mov	r3, r2
 800267e:	011b      	lsls	r3, r3, #4
 8002680:	1a9b      	subs	r3, r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	440b      	add	r3, r1
 8002686:	331a      	adds	r3, #26
 8002688:	2200      	movs	r2, #0
 800268a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 800268c:	78fa      	ldrb	r2, [r7, #3]
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	1a9b      	subs	r3, r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	331b      	adds	r3, #27
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80026a0:	78fa      	ldrb	r2, [r7, #3]
 80026a2:	6879      	ldr	r1, [r7, #4]
 80026a4:	4613      	mov	r3, r2
 80026a6:	011b      	lsls	r3, r3, #4
 80026a8:	1a9b      	subs	r3, r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	440b      	add	r3, r1
 80026ae:	3325      	adds	r3, #37	@ 0x25
 80026b0:	2200      	movs	r2, #0
 80026b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80026b4:	78fa      	ldrb	r2, [r7, #3]
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	4613      	mov	r3, r2
 80026ba:	011b      	lsls	r3, r3, #4
 80026bc:	1a9b      	subs	r3, r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	440b      	add	r3, r1
 80026c2:	3324      	adds	r3, #36	@ 0x24
 80026c4:	2200      	movs	r2, #0
 80026c6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr

080026d6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b086      	sub	sp, #24
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
 80026de:	460b      	mov	r3, r1
 80026e0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	78fa      	ldrb	r2, [r7, #3]
 80026f2:	4611      	mov	r1, r2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f004 fd66 	bl	80071c6 <USB_ReadChInterrupts>
 80026fa:	4603      	mov	r3, r0
 80026fc:	f003 0304 	and.w	r3, r3, #4
 8002700:	2b04      	cmp	r3, #4
 8002702:	d11a      	bne.n	800273a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002704:	78fb      	ldrb	r3, [r7, #3]
 8002706:	015a      	lsls	r2, r3, #5
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	4413      	add	r3, r2
 800270c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002710:	461a      	mov	r2, r3
 8002712:	2304      	movs	r3, #4
 8002714:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002716:	78fa      	ldrb	r2, [r7, #3]
 8002718:	6879      	ldr	r1, [r7, #4]
 800271a:	4613      	mov	r3, r2
 800271c:	011b      	lsls	r3, r3, #4
 800271e:	1a9b      	subs	r3, r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	440b      	add	r3, r1
 8002724:	334d      	adds	r3, #77	@ 0x4d
 8002726:	2207      	movs	r2, #7
 8002728:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	78fa      	ldrb	r2, [r7, #3]
 8002730:	4611      	mov	r1, r2
 8002732:	4618      	mov	r0, r3
 8002734:	f005 faf1 	bl	8007d1a <USB_HC_Halt>
 8002738:	e09e      	b.n	8002878 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	78fa      	ldrb	r2, [r7, #3]
 8002740:	4611      	mov	r1, r2
 8002742:	4618      	mov	r0, r3
 8002744:	f004 fd3f 	bl	80071c6 <USB_ReadChInterrupts>
 8002748:	4603      	mov	r3, r0
 800274a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800274e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002752:	d11b      	bne.n	800278c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002754:	78fb      	ldrb	r3, [r7, #3]
 8002756:	015a      	lsls	r2, r3, #5
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	4413      	add	r3, r2
 800275c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002760:	461a      	mov	r2, r3
 8002762:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002766:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002768:	78fa      	ldrb	r2, [r7, #3]
 800276a:	6879      	ldr	r1, [r7, #4]
 800276c:	4613      	mov	r3, r2
 800276e:	011b      	lsls	r3, r3, #4
 8002770:	1a9b      	subs	r3, r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	440b      	add	r3, r1
 8002776:	334d      	adds	r3, #77	@ 0x4d
 8002778:	2208      	movs	r2, #8
 800277a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	78fa      	ldrb	r2, [r7, #3]
 8002782:	4611      	mov	r1, r2
 8002784:	4618      	mov	r0, r3
 8002786:	f005 fac8 	bl	8007d1a <USB_HC_Halt>
 800278a:	e075      	b.n	8002878 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	78fa      	ldrb	r2, [r7, #3]
 8002792:	4611      	mov	r1, r2
 8002794:	4618      	mov	r0, r3
 8002796:	f004 fd16 	bl	80071c6 <USB_ReadChInterrupts>
 800279a:	4603      	mov	r3, r0
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	2b08      	cmp	r3, #8
 80027a2:	d11a      	bne.n	80027da <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	015a      	lsls	r2, r3, #5
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	4413      	add	r3, r2
 80027ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027b0:	461a      	mov	r2, r3
 80027b2:	2308      	movs	r3, #8
 80027b4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80027b6:	78fa      	ldrb	r2, [r7, #3]
 80027b8:	6879      	ldr	r1, [r7, #4]
 80027ba:	4613      	mov	r3, r2
 80027bc:	011b      	lsls	r3, r3, #4
 80027be:	1a9b      	subs	r3, r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	440b      	add	r3, r1
 80027c4:	334d      	adds	r3, #77	@ 0x4d
 80027c6:	2206      	movs	r2, #6
 80027c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	78fa      	ldrb	r2, [r7, #3]
 80027d0:	4611      	mov	r1, r2
 80027d2:	4618      	mov	r0, r3
 80027d4:	f005 faa1 	bl	8007d1a <USB_HC_Halt>
 80027d8:	e04e      	b.n	8002878 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	78fa      	ldrb	r2, [r7, #3]
 80027e0:	4611      	mov	r1, r2
 80027e2:	4618      	mov	r0, r3
 80027e4:	f004 fcef 	bl	80071c6 <USB_ReadChInterrupts>
 80027e8:	4603      	mov	r3, r0
 80027ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027f2:	d11b      	bne.n	800282c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80027f4:	78fb      	ldrb	r3, [r7, #3]
 80027f6:	015a      	lsls	r2, r3, #5
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	4413      	add	r3, r2
 80027fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002800:	461a      	mov	r2, r3
 8002802:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002806:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002808:	78fa      	ldrb	r2, [r7, #3]
 800280a:	6879      	ldr	r1, [r7, #4]
 800280c:	4613      	mov	r3, r2
 800280e:	011b      	lsls	r3, r3, #4
 8002810:	1a9b      	subs	r3, r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	334d      	adds	r3, #77	@ 0x4d
 8002818:	2209      	movs	r2, #9
 800281a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	78fa      	ldrb	r2, [r7, #3]
 8002822:	4611      	mov	r1, r2
 8002824:	4618      	mov	r0, r3
 8002826:	f005 fa78 	bl	8007d1a <USB_HC_Halt>
 800282a:	e025      	b.n	8002878 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	78fa      	ldrb	r2, [r7, #3]
 8002832:	4611      	mov	r1, r2
 8002834:	4618      	mov	r0, r3
 8002836:	f004 fcc6 	bl	80071c6 <USB_ReadChInterrupts>
 800283a:	4603      	mov	r3, r0
 800283c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002840:	2b80      	cmp	r3, #128	@ 0x80
 8002842:	d119      	bne.n	8002878 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002844:	78fb      	ldrb	r3, [r7, #3]
 8002846:	015a      	lsls	r2, r3, #5
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	4413      	add	r3, r2
 800284c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002850:	461a      	mov	r2, r3
 8002852:	2380      	movs	r3, #128	@ 0x80
 8002854:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002856:	78fa      	ldrb	r2, [r7, #3]
 8002858:	6879      	ldr	r1, [r7, #4]
 800285a:	4613      	mov	r3, r2
 800285c:	011b      	lsls	r3, r3, #4
 800285e:	1a9b      	subs	r3, r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	440b      	add	r3, r1
 8002864:	334d      	adds	r3, #77	@ 0x4d
 8002866:	2207      	movs	r2, #7
 8002868:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	78fa      	ldrb	r2, [r7, #3]
 8002870:	4611      	mov	r1, r2
 8002872:	4618      	mov	r0, r3
 8002874:	f005 fa51 	bl	8007d1a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	78fa      	ldrb	r2, [r7, #3]
 800287e:	4611      	mov	r1, r2
 8002880:	4618      	mov	r0, r3
 8002882:	f004 fca0 	bl	80071c6 <USB_ReadChInterrupts>
 8002886:	4603      	mov	r3, r0
 8002888:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800288c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002890:	d112      	bne.n	80028b8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	78fa      	ldrb	r2, [r7, #3]
 8002898:	4611      	mov	r1, r2
 800289a:	4618      	mov	r0, r3
 800289c:	f005 fa3d 	bl	8007d1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80028a0:	78fb      	ldrb	r3, [r7, #3]
 80028a2:	015a      	lsls	r2, r3, #5
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	4413      	add	r3, r2
 80028a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028ac:	461a      	mov	r2, r3
 80028ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028b2:	6093      	str	r3, [r2, #8]
 80028b4:	f000 bd75 	b.w	80033a2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	78fa      	ldrb	r2, [r7, #3]
 80028be:	4611      	mov	r1, r2
 80028c0:	4618      	mov	r0, r3
 80028c2:	f004 fc80 	bl	80071c6 <USB_ReadChInterrupts>
 80028c6:	4603      	mov	r3, r0
 80028c8:	f003 0301 	and.w	r3, r3, #1
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	f040 8128 	bne.w	8002b22 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80028d2:	78fb      	ldrb	r3, [r7, #3]
 80028d4:	015a      	lsls	r2, r3, #5
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4413      	add	r3, r2
 80028da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028de:	461a      	mov	r2, r3
 80028e0:	2320      	movs	r3, #32
 80028e2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80028e4:	78fa      	ldrb	r2, [r7, #3]
 80028e6:	6879      	ldr	r1, [r7, #4]
 80028e8:	4613      	mov	r3, r2
 80028ea:	011b      	lsls	r3, r3, #4
 80028ec:	1a9b      	subs	r3, r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	440b      	add	r3, r1
 80028f2:	331b      	adds	r3, #27
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d119      	bne.n	800292e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80028fa:	78fa      	ldrb	r2, [r7, #3]
 80028fc:	6879      	ldr	r1, [r7, #4]
 80028fe:	4613      	mov	r3, r2
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	1a9b      	subs	r3, r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	440b      	add	r3, r1
 8002908:	331b      	adds	r3, #27
 800290a:	2200      	movs	r2, #0
 800290c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800290e:	78fb      	ldrb	r3, [r7, #3]
 8002910:	015a      	lsls	r2, r3, #5
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	4413      	add	r3, r2
 8002916:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	78fa      	ldrb	r2, [r7, #3]
 800291e:	0151      	lsls	r1, r2, #5
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	440a      	add	r2, r1
 8002924:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002928:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800292c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	799b      	ldrb	r3, [r3, #6]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d01b      	beq.n	800296e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	3330      	adds	r3, #48	@ 0x30
 8002946:	6819      	ldr	r1, [r3, #0]
 8002948:	78fb      	ldrb	r3, [r7, #3]
 800294a:	015a      	lsls	r2, r3, #5
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	4413      	add	r3, r2
 8002950:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800295a:	78fa      	ldrb	r2, [r7, #3]
 800295c:	1ac9      	subs	r1, r1, r3
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	4613      	mov	r3, r2
 8002962:	011b      	lsls	r3, r3, #4
 8002964:	1a9b      	subs	r3, r3, r2
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	4403      	add	r3, r0
 800296a:	3338      	adds	r3, #56	@ 0x38
 800296c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800296e:	78fa      	ldrb	r2, [r7, #3]
 8002970:	6879      	ldr	r1, [r7, #4]
 8002972:	4613      	mov	r3, r2
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	1a9b      	subs	r3, r3, r2
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	440b      	add	r3, r1
 800297c:	334d      	adds	r3, #77	@ 0x4d
 800297e:	2201      	movs	r2, #1
 8002980:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002982:	78fa      	ldrb	r2, [r7, #3]
 8002984:	6879      	ldr	r1, [r7, #4]
 8002986:	4613      	mov	r3, r2
 8002988:	011b      	lsls	r3, r3, #4
 800298a:	1a9b      	subs	r3, r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	440b      	add	r3, r1
 8002990:	3344      	adds	r3, #68	@ 0x44
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002996:	78fb      	ldrb	r3, [r7, #3]
 8002998:	015a      	lsls	r2, r3, #5
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	4413      	add	r3, r2
 800299e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029a2:	461a      	mov	r2, r3
 80029a4:	2301      	movs	r3, #1
 80029a6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029a8:	78fa      	ldrb	r2, [r7, #3]
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	4613      	mov	r3, r2
 80029ae:	011b      	lsls	r3, r3, #4
 80029b0:	1a9b      	subs	r3, r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	440b      	add	r3, r1
 80029b6:	3326      	adds	r3, #38	@ 0x26
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00a      	beq.n	80029d4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80029be:	78fa      	ldrb	r2, [r7, #3]
 80029c0:	6879      	ldr	r1, [r7, #4]
 80029c2:	4613      	mov	r3, r2
 80029c4:	011b      	lsls	r3, r3, #4
 80029c6:	1a9b      	subs	r3, r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	440b      	add	r3, r1
 80029cc:	3326      	adds	r3, #38	@ 0x26
 80029ce:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d110      	bne.n	80029f6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	78fa      	ldrb	r2, [r7, #3]
 80029da:	4611      	mov	r1, r2
 80029dc:	4618      	mov	r0, r3
 80029de:	f005 f99c 	bl	8007d1a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80029e2:	78fb      	ldrb	r3, [r7, #3]
 80029e4:	015a      	lsls	r2, r3, #5
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	4413      	add	r3, r2
 80029ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ee:	461a      	mov	r2, r3
 80029f0:	2310      	movs	r3, #16
 80029f2:	6093      	str	r3, [r2, #8]
 80029f4:	e03d      	b.n	8002a72 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80029f6:	78fa      	ldrb	r2, [r7, #3]
 80029f8:	6879      	ldr	r1, [r7, #4]
 80029fa:	4613      	mov	r3, r2
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	1a9b      	subs	r3, r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	440b      	add	r3, r1
 8002a04:	3326      	adds	r3, #38	@ 0x26
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b03      	cmp	r3, #3
 8002a0a:	d00a      	beq.n	8002a22 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002a0c:	78fa      	ldrb	r2, [r7, #3]
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	4613      	mov	r3, r2
 8002a12:	011b      	lsls	r3, r3, #4
 8002a14:	1a9b      	subs	r3, r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	440b      	add	r3, r1
 8002a1a:	3326      	adds	r3, #38	@ 0x26
 8002a1c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d127      	bne.n	8002a72 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002a22:	78fb      	ldrb	r3, [r7, #3]
 8002a24:	015a      	lsls	r2, r3, #5
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	4413      	add	r3, r2
 8002a2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	78fa      	ldrb	r2, [r7, #3]
 8002a32:	0151      	lsls	r1, r2, #5
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	440a      	add	r2, r1
 8002a38:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002a3c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002a40:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002a42:	78fa      	ldrb	r2, [r7, #3]
 8002a44:	6879      	ldr	r1, [r7, #4]
 8002a46:	4613      	mov	r3, r2
 8002a48:	011b      	lsls	r3, r3, #4
 8002a4a:	1a9b      	subs	r3, r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	440b      	add	r3, r1
 8002a50:	334c      	adds	r3, #76	@ 0x4c
 8002a52:	2201      	movs	r2, #1
 8002a54:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a56:	78fa      	ldrb	r2, [r7, #3]
 8002a58:	6879      	ldr	r1, [r7, #4]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	011b      	lsls	r3, r3, #4
 8002a5e:	1a9b      	subs	r3, r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	440b      	add	r3, r1
 8002a64:	334c      	adds	r3, #76	@ 0x4c
 8002a66:	781a      	ldrb	r2, [r3, #0]
 8002a68:	78fb      	ldrb	r3, [r7, #3]
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f00a fe23 	bl	800d6b8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	799b      	ldrb	r3, [r3, #6]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d13b      	bne.n	8002af2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002a7a:	78fa      	ldrb	r2, [r7, #3]
 8002a7c:	6879      	ldr	r1, [r7, #4]
 8002a7e:	4613      	mov	r3, r2
 8002a80:	011b      	lsls	r3, r3, #4
 8002a82:	1a9b      	subs	r3, r3, r2
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	440b      	add	r3, r1
 8002a88:	3338      	adds	r3, #56	@ 0x38
 8002a8a:	6819      	ldr	r1, [r3, #0]
 8002a8c:	78fa      	ldrb	r2, [r7, #3]
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	4613      	mov	r3, r2
 8002a92:	011b      	lsls	r3, r3, #4
 8002a94:	1a9b      	subs	r3, r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4403      	add	r3, r0
 8002a9a:	3328      	adds	r3, #40	@ 0x28
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	440b      	add	r3, r1
 8002aa0:	1e59      	subs	r1, r3, #1
 8002aa2:	78fa      	ldrb	r2, [r7, #3]
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	011b      	lsls	r3, r3, #4
 8002aaa:	1a9b      	subs	r3, r3, r2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	4403      	add	r3, r0
 8002ab0:	3328      	adds	r3, #40	@ 0x28
 8002ab2:	881b      	ldrh	r3, [r3, #0]
 8002ab4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 8470 	beq.w	80033a2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002ac2:	78fa      	ldrb	r2, [r7, #3]
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	011b      	lsls	r3, r3, #4
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	333c      	adds	r3, #60	@ 0x3c
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	78fa      	ldrb	r2, [r7, #3]
 8002ad6:	f083 0301 	eor.w	r3, r3, #1
 8002ada:	b2d8      	uxtb	r0, r3
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	1a9b      	subs	r3, r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	440b      	add	r3, r1
 8002ae8:	333c      	adds	r3, #60	@ 0x3c
 8002aea:	4602      	mov	r2, r0
 8002aec:	701a      	strb	r2, [r3, #0]
 8002aee:	f000 bc58 	b.w	80033a2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002af2:	78fa      	ldrb	r2, [r7, #3]
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	4613      	mov	r3, r2
 8002af8:	011b      	lsls	r3, r3, #4
 8002afa:	1a9b      	subs	r3, r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	440b      	add	r3, r1
 8002b00:	333c      	adds	r3, #60	@ 0x3c
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	78fa      	ldrb	r2, [r7, #3]
 8002b06:	f083 0301 	eor.w	r3, r3, #1
 8002b0a:	b2d8      	uxtb	r0, r3
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	011b      	lsls	r3, r3, #4
 8002b12:	1a9b      	subs	r3, r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	440b      	add	r3, r1
 8002b18:	333c      	adds	r3, #60	@ 0x3c
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	701a      	strb	r2, [r3, #0]
 8002b1e:	f000 bc40 	b.w	80033a2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	78fa      	ldrb	r2, [r7, #3]
 8002b28:	4611      	mov	r1, r2
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f004 fb4b 	bl	80071c6 <USB_ReadChInterrupts>
 8002b30:	4603      	mov	r3, r0
 8002b32:	f003 0320 	and.w	r3, r3, #32
 8002b36:	2b20      	cmp	r3, #32
 8002b38:	d131      	bne.n	8002b9e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002b3a:	78fb      	ldrb	r3, [r7, #3]
 8002b3c:	015a      	lsls	r2, r3, #5
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	4413      	add	r3, r2
 8002b42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b46:	461a      	mov	r2, r3
 8002b48:	2320      	movs	r3, #32
 8002b4a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002b4c:	78fa      	ldrb	r2, [r7, #3]
 8002b4e:	6879      	ldr	r1, [r7, #4]
 8002b50:	4613      	mov	r3, r2
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	1a9b      	subs	r3, r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	331a      	adds	r3, #26
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	f040 841f 	bne.w	80033a2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002b64:	78fa      	ldrb	r2, [r7, #3]
 8002b66:	6879      	ldr	r1, [r7, #4]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	011b      	lsls	r3, r3, #4
 8002b6c:	1a9b      	subs	r3, r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	440b      	add	r3, r1
 8002b72:	331b      	adds	r3, #27
 8002b74:	2201      	movs	r2, #1
 8002b76:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002b78:	78fa      	ldrb	r2, [r7, #3]
 8002b7a:	6879      	ldr	r1, [r7, #4]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	011b      	lsls	r3, r3, #4
 8002b80:	1a9b      	subs	r3, r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	440b      	add	r3, r1
 8002b86:	334d      	adds	r3, #77	@ 0x4d
 8002b88:	2203      	movs	r2, #3
 8002b8a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	78fa      	ldrb	r2, [r7, #3]
 8002b92:	4611      	mov	r1, r2
 8002b94:	4618      	mov	r0, r3
 8002b96:	f005 f8c0 	bl	8007d1a <USB_HC_Halt>
 8002b9a:	f000 bc02 	b.w	80033a2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	78fa      	ldrb	r2, [r7, #3]
 8002ba4:	4611      	mov	r1, r2
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f004 fb0d 	bl	80071c6 <USB_ReadChInterrupts>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	f040 8305 	bne.w	80031c2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002bb8:	78fb      	ldrb	r3, [r7, #3]
 8002bba:	015a      	lsls	r2, r3, #5
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002bca:	78fa      	ldrb	r2, [r7, #3]
 8002bcc:	6879      	ldr	r1, [r7, #4]
 8002bce:	4613      	mov	r3, r2
 8002bd0:	011b      	lsls	r3, r3, #4
 8002bd2:	1a9b      	subs	r3, r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	334d      	adds	r3, #77	@ 0x4d
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d114      	bne.n	8002c0a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002be0:	78fa      	ldrb	r2, [r7, #3]
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	4613      	mov	r3, r2
 8002be6:	011b      	lsls	r3, r3, #4
 8002be8:	1a9b      	subs	r3, r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	440b      	add	r3, r1
 8002bee:	334d      	adds	r3, #77	@ 0x4d
 8002bf0:	2202      	movs	r2, #2
 8002bf2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002bf4:	78fa      	ldrb	r2, [r7, #3]
 8002bf6:	6879      	ldr	r1, [r7, #4]
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	011b      	lsls	r3, r3, #4
 8002bfc:	1a9b      	subs	r3, r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	440b      	add	r3, r1
 8002c02:	334c      	adds	r3, #76	@ 0x4c
 8002c04:	2201      	movs	r2, #1
 8002c06:	701a      	strb	r2, [r3, #0]
 8002c08:	e2cc      	b.n	80031a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002c0a:	78fa      	ldrb	r2, [r7, #3]
 8002c0c:	6879      	ldr	r1, [r7, #4]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	011b      	lsls	r3, r3, #4
 8002c12:	1a9b      	subs	r3, r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	440b      	add	r3, r1
 8002c18:	334d      	adds	r3, #77	@ 0x4d
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	2b06      	cmp	r3, #6
 8002c1e:	d114      	bne.n	8002c4a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c20:	78fa      	ldrb	r2, [r7, #3]
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	011b      	lsls	r3, r3, #4
 8002c28:	1a9b      	subs	r3, r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	334d      	adds	r3, #77	@ 0x4d
 8002c30:	2202      	movs	r2, #2
 8002c32:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002c34:	78fa      	ldrb	r2, [r7, #3]
 8002c36:	6879      	ldr	r1, [r7, #4]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	011b      	lsls	r3, r3, #4
 8002c3c:	1a9b      	subs	r3, r3, r2
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	440b      	add	r3, r1
 8002c42:	334c      	adds	r3, #76	@ 0x4c
 8002c44:	2205      	movs	r2, #5
 8002c46:	701a      	strb	r2, [r3, #0]
 8002c48:	e2ac      	b.n	80031a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002c4a:	78fa      	ldrb	r2, [r7, #3]
 8002c4c:	6879      	ldr	r1, [r7, #4]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	1a9b      	subs	r3, r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	440b      	add	r3, r1
 8002c58:	334d      	adds	r3, #77	@ 0x4d
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	2b07      	cmp	r3, #7
 8002c5e:	d00b      	beq.n	8002c78 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002c60:	78fa      	ldrb	r2, [r7, #3]
 8002c62:	6879      	ldr	r1, [r7, #4]
 8002c64:	4613      	mov	r3, r2
 8002c66:	011b      	lsls	r3, r3, #4
 8002c68:	1a9b      	subs	r3, r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	440b      	add	r3, r1
 8002c6e:	334d      	adds	r3, #77	@ 0x4d
 8002c70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002c72:	2b09      	cmp	r3, #9
 8002c74:	f040 80a6 	bne.w	8002dc4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c78:	78fa      	ldrb	r2, [r7, #3]
 8002c7a:	6879      	ldr	r1, [r7, #4]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	1a9b      	subs	r3, r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	440b      	add	r3, r1
 8002c86:	334d      	adds	r3, #77	@ 0x4d
 8002c88:	2202      	movs	r2, #2
 8002c8a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002c8c:	78fa      	ldrb	r2, [r7, #3]
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	4613      	mov	r3, r2
 8002c92:	011b      	lsls	r3, r3, #4
 8002c94:	1a9b      	subs	r3, r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	440b      	add	r3, r1
 8002c9a:	3344      	adds	r3, #68	@ 0x44
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	1c59      	adds	r1, r3, #1
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	011b      	lsls	r3, r3, #4
 8002ca6:	1a9b      	subs	r3, r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4403      	add	r3, r0
 8002cac:	3344      	adds	r3, #68	@ 0x44
 8002cae:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002cb0:	78fa      	ldrb	r2, [r7, #3]
 8002cb2:	6879      	ldr	r1, [r7, #4]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	1a9b      	subs	r3, r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	3344      	adds	r3, #68	@ 0x44
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d943      	bls.n	8002d4e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002cc6:	78fa      	ldrb	r2, [r7, #3]
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	011b      	lsls	r3, r3, #4
 8002cce:	1a9b      	subs	r3, r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	3344      	adds	r3, #68	@ 0x44
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002cda:	78fa      	ldrb	r2, [r7, #3]
 8002cdc:	6879      	ldr	r1, [r7, #4]
 8002cde:	4613      	mov	r3, r2
 8002ce0:	011b      	lsls	r3, r3, #4
 8002ce2:	1a9b      	subs	r3, r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	440b      	add	r3, r1
 8002ce8:	331a      	adds	r3, #26
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d123      	bne.n	8002d38 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	011b      	lsls	r3, r3, #4
 8002cf8:	1a9b      	subs	r3, r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	440b      	add	r3, r1
 8002cfe:	331b      	adds	r3, #27
 8002d00:	2200      	movs	r2, #0
 8002d02:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002d04:	78fa      	ldrb	r2, [r7, #3]
 8002d06:	6879      	ldr	r1, [r7, #4]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	011b      	lsls	r3, r3, #4
 8002d0c:	1a9b      	subs	r3, r3, r2
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	440b      	add	r3, r1
 8002d12:	331c      	adds	r3, #28
 8002d14:	2200      	movs	r2, #0
 8002d16:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d18:	78fb      	ldrb	r3, [r7, #3]
 8002d1a:	015a      	lsls	r2, r3, #5
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	4413      	add	r3, r2
 8002d20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	78fa      	ldrb	r2, [r7, #3]
 8002d28:	0151      	lsls	r1, r2, #5
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	440a      	add	r2, r1
 8002d2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d36:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002d38:	78fa      	ldrb	r2, [r7, #3]
 8002d3a:	6879      	ldr	r1, [r7, #4]
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	011b      	lsls	r3, r3, #4
 8002d40:	1a9b      	subs	r3, r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	440b      	add	r3, r1
 8002d46:	334c      	adds	r3, #76	@ 0x4c
 8002d48:	2204      	movs	r2, #4
 8002d4a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002d4c:	e229      	b.n	80031a2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002d4e:	78fa      	ldrb	r2, [r7, #3]
 8002d50:	6879      	ldr	r1, [r7, #4]
 8002d52:	4613      	mov	r3, r2
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	1a9b      	subs	r3, r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	440b      	add	r3, r1
 8002d5c:	334c      	adds	r3, #76	@ 0x4c
 8002d5e:	2202      	movs	r2, #2
 8002d60:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002d62:	78fa      	ldrb	r2, [r7, #3]
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	4613      	mov	r3, r2
 8002d68:	011b      	lsls	r3, r3, #4
 8002d6a:	1a9b      	subs	r3, r3, r2
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	440b      	add	r3, r1
 8002d70:	3326      	adds	r3, #38	@ 0x26
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00b      	beq.n	8002d90 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002d78:	78fa      	ldrb	r2, [r7, #3]
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	011b      	lsls	r3, r3, #4
 8002d80:	1a9b      	subs	r3, r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	3326      	adds	r3, #38	@ 0x26
 8002d88:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	f040 8209 	bne.w	80031a2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002d90:	78fb      	ldrb	r3, [r7, #3]
 8002d92:	015a      	lsls	r2, r3, #5
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	4413      	add	r3, r2
 8002d98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002da6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002dae:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002db0:	78fb      	ldrb	r3, [r7, #3]
 8002db2:	015a      	lsls	r2, r3, #5
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	4413      	add	r3, r2
 8002db8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002dc2:	e1ee      	b.n	80031a2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002dc4:	78fa      	ldrb	r2, [r7, #3]
 8002dc6:	6879      	ldr	r1, [r7, #4]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	011b      	lsls	r3, r3, #4
 8002dcc:	1a9b      	subs	r3, r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	334d      	adds	r3, #77	@ 0x4d
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	2b05      	cmp	r3, #5
 8002dd8:	f040 80c8 	bne.w	8002f6c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ddc:	78fa      	ldrb	r2, [r7, #3]
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	1a9b      	subs	r3, r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	440b      	add	r3, r1
 8002dea:	334d      	adds	r3, #77	@ 0x4d
 8002dec:	2202      	movs	r2, #2
 8002dee:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002df0:	78fa      	ldrb	r2, [r7, #3]
 8002df2:	6879      	ldr	r1, [r7, #4]
 8002df4:	4613      	mov	r3, r2
 8002df6:	011b      	lsls	r3, r3, #4
 8002df8:	1a9b      	subs	r3, r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	331b      	adds	r3, #27
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	f040 81ce 	bne.w	80031a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002e08:	78fa      	ldrb	r2, [r7, #3]
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	1a9b      	subs	r3, r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	3326      	adds	r3, #38	@ 0x26
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b03      	cmp	r3, #3
 8002e1c:	d16b      	bne.n	8002ef6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002e1e:	78fa      	ldrb	r2, [r7, #3]
 8002e20:	6879      	ldr	r1, [r7, #4]
 8002e22:	4613      	mov	r3, r2
 8002e24:	011b      	lsls	r3, r3, #4
 8002e26:	1a9b      	subs	r3, r3, r2
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	440b      	add	r3, r1
 8002e2c:	3348      	adds	r3, #72	@ 0x48
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	1c59      	adds	r1, r3, #1
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	011b      	lsls	r3, r3, #4
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	4403      	add	r3, r0
 8002e3e:	3348      	adds	r3, #72	@ 0x48
 8002e40:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002e42:	78fa      	ldrb	r2, [r7, #3]
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	4613      	mov	r3, r2
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	1a9b      	subs	r3, r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	440b      	add	r3, r1
 8002e50:	3348      	adds	r3, #72	@ 0x48
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d943      	bls.n	8002ee0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002e58:	78fa      	ldrb	r2, [r7, #3]
 8002e5a:	6879      	ldr	r1, [r7, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	011b      	lsls	r3, r3, #4
 8002e60:	1a9b      	subs	r3, r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	440b      	add	r3, r1
 8002e66:	3348      	adds	r3, #72	@ 0x48
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002e6c:	78fa      	ldrb	r2, [r7, #3]
 8002e6e:	6879      	ldr	r1, [r7, #4]
 8002e70:	4613      	mov	r3, r2
 8002e72:	011b      	lsls	r3, r3, #4
 8002e74:	1a9b      	subs	r3, r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	440b      	add	r3, r1
 8002e7a:	331b      	adds	r3, #27
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002e80:	78fa      	ldrb	r2, [r7, #3]
 8002e82:	6879      	ldr	r1, [r7, #4]
 8002e84:	4613      	mov	r3, r2
 8002e86:	011b      	lsls	r3, r3, #4
 8002e88:	1a9b      	subs	r3, r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	440b      	add	r3, r1
 8002e8e:	3344      	adds	r3, #68	@ 0x44
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d809      	bhi.n	8002eaa <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002e96:	78fa      	ldrb	r2, [r7, #3]
 8002e98:	6879      	ldr	r1, [r7, #4]
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	011b      	lsls	r3, r3, #4
 8002e9e:	1a9b      	subs	r3, r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	440b      	add	r3, r1
 8002ea4:	331c      	adds	r3, #28
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002eaa:	78fb      	ldrb	r3, [r7, #3]
 8002eac:	015a      	lsls	r2, r3, #5
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	4413      	add	r3, r2
 8002eb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	78fa      	ldrb	r2, [r7, #3]
 8002eba:	0151      	lsls	r1, r2, #5
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	440a      	add	r2, r1
 8002ec0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002ec4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ec8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	6879      	ldr	r1, [r7, #4]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	011b      	lsls	r3, r3, #4
 8002ed2:	1a9b      	subs	r3, r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	440b      	add	r3, r1
 8002ed8:	334c      	adds	r3, #76	@ 0x4c
 8002eda:	2204      	movs	r2, #4
 8002edc:	701a      	strb	r2, [r3, #0]
 8002ede:	e014      	b.n	8002f0a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ee0:	78fa      	ldrb	r2, [r7, #3]
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	1a9b      	subs	r3, r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	334c      	adds	r3, #76	@ 0x4c
 8002ef0:	2202      	movs	r2, #2
 8002ef2:	701a      	strb	r2, [r3, #0]
 8002ef4:	e009      	b.n	8002f0a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ef6:	78fa      	ldrb	r2, [r7, #3]
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	011b      	lsls	r3, r3, #4
 8002efe:	1a9b      	subs	r3, r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	440b      	add	r3, r1
 8002f04:	334c      	adds	r3, #76	@ 0x4c
 8002f06:	2202      	movs	r2, #2
 8002f08:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f0a:	78fa      	ldrb	r2, [r7, #3]
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	011b      	lsls	r3, r3, #4
 8002f12:	1a9b      	subs	r3, r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	440b      	add	r3, r1
 8002f18:	3326      	adds	r3, #38	@ 0x26
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d00b      	beq.n	8002f38 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002f20:	78fa      	ldrb	r2, [r7, #3]
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	1a9b      	subs	r3, r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	3326      	adds	r3, #38	@ 0x26
 8002f30:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	f040 8136 	bne.w	80031a4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002f38:	78fb      	ldrb	r3, [r7, #3]
 8002f3a:	015a      	lsls	r2, r3, #5
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	4413      	add	r3, r2
 8002f40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f4e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002f56:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002f58:	78fb      	ldrb	r3, [r7, #3]
 8002f5a:	015a      	lsls	r2, r3, #5
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	4413      	add	r3, r2
 8002f60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f64:	461a      	mov	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6013      	str	r3, [r2, #0]
 8002f6a:	e11b      	b.n	80031a4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002f6c:	78fa      	ldrb	r2, [r7, #3]
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	4613      	mov	r3, r2
 8002f72:	011b      	lsls	r3, r3, #4
 8002f74:	1a9b      	subs	r3, r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	440b      	add	r3, r1
 8002f7a:	334d      	adds	r3, #77	@ 0x4d
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	2b03      	cmp	r3, #3
 8002f80:	f040 8081 	bne.w	8003086 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f84:	78fa      	ldrb	r2, [r7, #3]
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	011b      	lsls	r3, r3, #4
 8002f8c:	1a9b      	subs	r3, r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	334d      	adds	r3, #77	@ 0x4d
 8002f94:	2202      	movs	r2, #2
 8002f96:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002f98:	78fa      	ldrb	r2, [r7, #3]
 8002f9a:	6879      	ldr	r1, [r7, #4]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	011b      	lsls	r3, r3, #4
 8002fa0:	1a9b      	subs	r3, r3, r2
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	440b      	add	r3, r1
 8002fa6:	331b      	adds	r3, #27
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	f040 80fa 	bne.w	80031a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002fb0:	78fa      	ldrb	r2, [r7, #3]
 8002fb2:	6879      	ldr	r1, [r7, #4]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	011b      	lsls	r3, r3, #4
 8002fb8:	1a9b      	subs	r3, r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	334c      	adds	r3, #76	@ 0x4c
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002fc4:	78fb      	ldrb	r3, [r7, #3]
 8002fc6:	015a      	lsls	r2, r3, #5
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	4413      	add	r3, r2
 8002fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	78fa      	ldrb	r2, [r7, #3]
 8002fd4:	0151      	lsls	r1, r2, #5
 8002fd6:	693a      	ldr	r2, [r7, #16]
 8002fd8:	440a      	add	r2, r1
 8002fda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fe2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002fe4:	78fb      	ldrb	r3, [r7, #3]
 8002fe6:	015a      	lsls	r2, r3, #5
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	4413      	add	r3, r2
 8002fec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	78fa      	ldrb	r2, [r7, #3]
 8002ff4:	0151      	lsls	r1, r2, #5
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	440a      	add	r2, r1
 8002ffa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002ffe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003002:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003004:	78fb      	ldrb	r3, [r7, #3]
 8003006:	015a      	lsls	r2, r3, #5
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	4413      	add	r3, r2
 800300c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	78fa      	ldrb	r2, [r7, #3]
 8003014:	0151      	lsls	r1, r2, #5
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	440a      	add	r2, r1
 800301a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800301e:	f023 0320 	bic.w	r3, r3, #32
 8003022:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003024:	78fa      	ldrb	r2, [r7, #3]
 8003026:	6879      	ldr	r1, [r7, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	011b      	lsls	r3, r3, #4
 800302c:	1a9b      	subs	r3, r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	440b      	add	r3, r1
 8003032:	3326      	adds	r3, #38	@ 0x26
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00b      	beq.n	8003052 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800303a:	78fa      	ldrb	r2, [r7, #3]
 800303c:	6879      	ldr	r1, [r7, #4]
 800303e:	4613      	mov	r3, r2
 8003040:	011b      	lsls	r3, r3, #4
 8003042:	1a9b      	subs	r3, r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	3326      	adds	r3, #38	@ 0x26
 800304a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800304c:	2b02      	cmp	r3, #2
 800304e:	f040 80a9 	bne.w	80031a4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003052:	78fb      	ldrb	r3, [r7, #3]
 8003054:	015a      	lsls	r2, r3, #5
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	4413      	add	r3, r2
 800305a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003068:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003070:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003072:	78fb      	ldrb	r3, [r7, #3]
 8003074:	015a      	lsls	r2, r3, #5
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	4413      	add	r3, r2
 800307a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800307e:	461a      	mov	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6013      	str	r3, [r2, #0]
 8003084:	e08e      	b.n	80031a4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003086:	78fa      	ldrb	r2, [r7, #3]
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	4613      	mov	r3, r2
 800308c:	011b      	lsls	r3, r3, #4
 800308e:	1a9b      	subs	r3, r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	440b      	add	r3, r1
 8003094:	334d      	adds	r3, #77	@ 0x4d
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	2b04      	cmp	r3, #4
 800309a:	d143      	bne.n	8003124 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800309c:	78fa      	ldrb	r2, [r7, #3]
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	1a9b      	subs	r3, r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	334d      	adds	r3, #77	@ 0x4d
 80030ac:	2202      	movs	r2, #2
 80030ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030b0:	78fa      	ldrb	r2, [r7, #3]
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	4613      	mov	r3, r2
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	1a9b      	subs	r3, r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	334c      	adds	r3, #76	@ 0x4c
 80030c0:	2202      	movs	r2, #2
 80030c2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	6879      	ldr	r1, [r7, #4]
 80030c8:	4613      	mov	r3, r2
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	1a9b      	subs	r3, r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	440b      	add	r3, r1
 80030d2:	3326      	adds	r3, #38	@ 0x26
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80030da:	78fa      	ldrb	r2, [r7, #3]
 80030dc:	6879      	ldr	r1, [r7, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	011b      	lsls	r3, r3, #4
 80030e2:	1a9b      	subs	r3, r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	440b      	add	r3, r1
 80030e8:	3326      	adds	r3, #38	@ 0x26
 80030ea:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d159      	bne.n	80031a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80030f0:	78fb      	ldrb	r3, [r7, #3]
 80030f2:	015a      	lsls	r2, r3, #5
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	4413      	add	r3, r2
 80030f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003106:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800310e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003110:	78fb      	ldrb	r3, [r7, #3]
 8003112:	015a      	lsls	r2, r3, #5
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	4413      	add	r3, r2
 8003118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800311c:	461a      	mov	r2, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e03f      	b.n	80031a4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003124:	78fa      	ldrb	r2, [r7, #3]
 8003126:	6879      	ldr	r1, [r7, #4]
 8003128:	4613      	mov	r3, r2
 800312a:	011b      	lsls	r3, r3, #4
 800312c:	1a9b      	subs	r3, r3, r2
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	440b      	add	r3, r1
 8003132:	334d      	adds	r3, #77	@ 0x4d
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	2b08      	cmp	r3, #8
 8003138:	d126      	bne.n	8003188 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800313a:	78fa      	ldrb	r2, [r7, #3]
 800313c:	6879      	ldr	r1, [r7, #4]
 800313e:	4613      	mov	r3, r2
 8003140:	011b      	lsls	r3, r3, #4
 8003142:	1a9b      	subs	r3, r3, r2
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	440b      	add	r3, r1
 8003148:	334d      	adds	r3, #77	@ 0x4d
 800314a:	2202      	movs	r2, #2
 800314c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800314e:	78fa      	ldrb	r2, [r7, #3]
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	4613      	mov	r3, r2
 8003154:	011b      	lsls	r3, r3, #4
 8003156:	1a9b      	subs	r3, r3, r2
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	3344      	adds	r3, #68	@ 0x44
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	1c59      	adds	r1, r3, #1
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	4613      	mov	r3, r2
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	1a9b      	subs	r3, r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	4403      	add	r3, r0
 800316e:	3344      	adds	r3, #68	@ 0x44
 8003170:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003172:	78fa      	ldrb	r2, [r7, #3]
 8003174:	6879      	ldr	r1, [r7, #4]
 8003176:	4613      	mov	r3, r2
 8003178:	011b      	lsls	r3, r3, #4
 800317a:	1a9b      	subs	r3, r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	440b      	add	r3, r1
 8003180:	334c      	adds	r3, #76	@ 0x4c
 8003182:	2204      	movs	r2, #4
 8003184:	701a      	strb	r2, [r3, #0]
 8003186:	e00d      	b.n	80031a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003188:	78fa      	ldrb	r2, [r7, #3]
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	4613      	mov	r3, r2
 800318e:	011b      	lsls	r3, r3, #4
 8003190:	1a9b      	subs	r3, r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	440b      	add	r3, r1
 8003196:	334d      	adds	r3, #77	@ 0x4d
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b02      	cmp	r3, #2
 800319c:	f000 8100 	beq.w	80033a0 <HCD_HC_IN_IRQHandler+0xcca>
 80031a0:	e000      	b.n	80031a4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80031a2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80031a4:	78fa      	ldrb	r2, [r7, #3]
 80031a6:	6879      	ldr	r1, [r7, #4]
 80031a8:	4613      	mov	r3, r2
 80031aa:	011b      	lsls	r3, r3, #4
 80031ac:	1a9b      	subs	r3, r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	440b      	add	r3, r1
 80031b2:	334c      	adds	r3, #76	@ 0x4c
 80031b4:	781a      	ldrb	r2, [r3, #0]
 80031b6:	78fb      	ldrb	r3, [r7, #3]
 80031b8:	4619      	mov	r1, r3
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f00a fa7c 	bl	800d6b8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80031c0:	e0ef      	b.n	80033a2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	78fa      	ldrb	r2, [r7, #3]
 80031c8:	4611      	mov	r1, r2
 80031ca:	4618      	mov	r0, r3
 80031cc:	f003 fffb 	bl	80071c6 <USB_ReadChInterrupts>
 80031d0:	4603      	mov	r3, r0
 80031d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d6:	2b40      	cmp	r3, #64	@ 0x40
 80031d8:	d12f      	bne.n	800323a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80031da:	78fb      	ldrb	r3, [r7, #3]
 80031dc:	015a      	lsls	r2, r3, #5
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4413      	add	r3, r2
 80031e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031e6:	461a      	mov	r2, r3
 80031e8:	2340      	movs	r3, #64	@ 0x40
 80031ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80031ec:	78fa      	ldrb	r2, [r7, #3]
 80031ee:	6879      	ldr	r1, [r7, #4]
 80031f0:	4613      	mov	r3, r2
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	1a9b      	subs	r3, r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	440b      	add	r3, r1
 80031fa:	334d      	adds	r3, #77	@ 0x4d
 80031fc:	2205      	movs	r2, #5
 80031fe:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003200:	78fa      	ldrb	r2, [r7, #3]
 8003202:	6879      	ldr	r1, [r7, #4]
 8003204:	4613      	mov	r3, r2
 8003206:	011b      	lsls	r3, r3, #4
 8003208:	1a9b      	subs	r3, r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	440b      	add	r3, r1
 800320e:	331a      	adds	r3, #26
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d109      	bne.n	800322a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003216:	78fa      	ldrb	r2, [r7, #3]
 8003218:	6879      	ldr	r1, [r7, #4]
 800321a:	4613      	mov	r3, r2
 800321c:	011b      	lsls	r3, r3, #4
 800321e:	1a9b      	subs	r3, r3, r2
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	440b      	add	r3, r1
 8003224:	3344      	adds	r3, #68	@ 0x44
 8003226:	2200      	movs	r2, #0
 8003228:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	78fa      	ldrb	r2, [r7, #3]
 8003230:	4611      	mov	r1, r2
 8003232:	4618      	mov	r0, r3
 8003234:	f004 fd71 	bl	8007d1a <USB_HC_Halt>
 8003238:	e0b3      	b.n	80033a2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	78fa      	ldrb	r2, [r7, #3]
 8003240:	4611      	mov	r1, r2
 8003242:	4618      	mov	r0, r3
 8003244:	f003 ffbf 	bl	80071c6 <USB_ReadChInterrupts>
 8003248:	4603      	mov	r3, r0
 800324a:	f003 0310 	and.w	r3, r3, #16
 800324e:	2b10      	cmp	r3, #16
 8003250:	f040 80a7 	bne.w	80033a2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003254:	78fa      	ldrb	r2, [r7, #3]
 8003256:	6879      	ldr	r1, [r7, #4]
 8003258:	4613      	mov	r3, r2
 800325a:	011b      	lsls	r3, r3, #4
 800325c:	1a9b      	subs	r3, r3, r2
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	440b      	add	r3, r1
 8003262:	3326      	adds	r3, #38	@ 0x26
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	2b03      	cmp	r3, #3
 8003268:	d11b      	bne.n	80032a2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800326a:	78fa      	ldrb	r2, [r7, #3]
 800326c:	6879      	ldr	r1, [r7, #4]
 800326e:	4613      	mov	r3, r2
 8003270:	011b      	lsls	r3, r3, #4
 8003272:	1a9b      	subs	r3, r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	440b      	add	r3, r1
 8003278:	3344      	adds	r3, #68	@ 0x44
 800327a:	2200      	movs	r2, #0
 800327c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800327e:	78fa      	ldrb	r2, [r7, #3]
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	4613      	mov	r3, r2
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	440b      	add	r3, r1
 800328c:	334d      	adds	r3, #77	@ 0x4d
 800328e:	2204      	movs	r2, #4
 8003290:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	78fa      	ldrb	r2, [r7, #3]
 8003298:	4611      	mov	r1, r2
 800329a:	4618      	mov	r0, r3
 800329c:	f004 fd3d 	bl	8007d1a <USB_HC_Halt>
 80032a0:	e03f      	b.n	8003322 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032a2:	78fa      	ldrb	r2, [r7, #3]
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	4613      	mov	r3, r2
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	1a9b      	subs	r3, r3, r2
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	440b      	add	r3, r1
 80032b0:	3326      	adds	r3, #38	@ 0x26
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00a      	beq.n	80032ce <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80032b8:	78fa      	ldrb	r2, [r7, #3]
 80032ba:	6879      	ldr	r1, [r7, #4]
 80032bc:	4613      	mov	r3, r2
 80032be:	011b      	lsls	r3, r3, #4
 80032c0:	1a9b      	subs	r3, r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	440b      	add	r3, r1
 80032c6:	3326      	adds	r3, #38	@ 0x26
 80032c8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d129      	bne.n	8003322 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80032ce:	78fa      	ldrb	r2, [r7, #3]
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	4613      	mov	r3, r2
 80032d4:	011b      	lsls	r3, r3, #4
 80032d6:	1a9b      	subs	r3, r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	440b      	add	r3, r1
 80032dc:	3344      	adds	r3, #68	@ 0x44
 80032de:	2200      	movs	r2, #0
 80032e0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	799b      	ldrb	r3, [r3, #6]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00a      	beq.n	8003300 <HCD_HC_IN_IRQHandler+0xc2a>
 80032ea:	78fa      	ldrb	r2, [r7, #3]
 80032ec:	6879      	ldr	r1, [r7, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	011b      	lsls	r3, r3, #4
 80032f2:	1a9b      	subs	r3, r3, r2
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	440b      	add	r3, r1
 80032f8:	331b      	adds	r3, #27
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d110      	bne.n	8003322 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003300:	78fa      	ldrb	r2, [r7, #3]
 8003302:	6879      	ldr	r1, [r7, #4]
 8003304:	4613      	mov	r3, r2
 8003306:	011b      	lsls	r3, r3, #4
 8003308:	1a9b      	subs	r3, r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	440b      	add	r3, r1
 800330e:	334d      	adds	r3, #77	@ 0x4d
 8003310:	2204      	movs	r2, #4
 8003312:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	78fa      	ldrb	r2, [r7, #3]
 800331a:	4611      	mov	r1, r2
 800331c:	4618      	mov	r0, r3
 800331e:	f004 fcfc 	bl	8007d1a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003322:	78fa      	ldrb	r2, [r7, #3]
 8003324:	6879      	ldr	r1, [r7, #4]
 8003326:	4613      	mov	r3, r2
 8003328:	011b      	lsls	r3, r3, #4
 800332a:	1a9b      	subs	r3, r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	331b      	adds	r3, #27
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d129      	bne.n	800338c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003338:	78fa      	ldrb	r2, [r7, #3]
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	011b      	lsls	r3, r3, #4
 8003340:	1a9b      	subs	r3, r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	331b      	adds	r3, #27
 8003348:	2200      	movs	r2, #0
 800334a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800334c:	78fb      	ldrb	r3, [r7, #3]
 800334e:	015a      	lsls	r2, r3, #5
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	4413      	add	r3, r2
 8003354:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	78fa      	ldrb	r2, [r7, #3]
 800335c:	0151      	lsls	r1, r2, #5
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	440a      	add	r2, r1
 8003362:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003366:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800336a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800336c:	78fb      	ldrb	r3, [r7, #3]
 800336e:	015a      	lsls	r2, r3, #5
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	4413      	add	r3, r2
 8003374:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	78fa      	ldrb	r2, [r7, #3]
 800337c:	0151      	lsls	r1, r2, #5
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	440a      	add	r2, r1
 8003382:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003386:	f043 0320 	orr.w	r3, r3, #32
 800338a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800338c:	78fb      	ldrb	r3, [r7, #3]
 800338e:	015a      	lsls	r2, r3, #5
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	4413      	add	r3, r2
 8003394:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003398:	461a      	mov	r2, r3
 800339a:	2310      	movs	r3, #16
 800339c:	6093      	str	r3, [r2, #8]
 800339e:	e000      	b.n	80033a2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80033a0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80033a2:	3718      	adds	r7, #24
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	460b      	mov	r3, r1
 80033b2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	78fa      	ldrb	r2, [r7, #3]
 80033c4:	4611      	mov	r1, r2
 80033c6:	4618      	mov	r0, r3
 80033c8:	f003 fefd 	bl	80071c6 <USB_ReadChInterrupts>
 80033cc:	4603      	mov	r3, r0
 80033ce:	f003 0304 	and.w	r3, r3, #4
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d11b      	bne.n	800340e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80033d6:	78fb      	ldrb	r3, [r7, #3]
 80033d8:	015a      	lsls	r2, r3, #5
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	4413      	add	r3, r2
 80033de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033e2:	461a      	mov	r2, r3
 80033e4:	2304      	movs	r3, #4
 80033e6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80033e8:	78fa      	ldrb	r2, [r7, #3]
 80033ea:	6879      	ldr	r1, [r7, #4]
 80033ec:	4613      	mov	r3, r2
 80033ee:	011b      	lsls	r3, r3, #4
 80033f0:	1a9b      	subs	r3, r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	440b      	add	r3, r1
 80033f6:	334d      	adds	r3, #77	@ 0x4d
 80033f8:	2207      	movs	r2, #7
 80033fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	78fa      	ldrb	r2, [r7, #3]
 8003402:	4611      	mov	r1, r2
 8003404:	4618      	mov	r0, r3
 8003406:	f004 fc88 	bl	8007d1a <USB_HC_Halt>
 800340a:	f000 bc89 	b.w	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	78fa      	ldrb	r2, [r7, #3]
 8003414:	4611      	mov	r1, r2
 8003416:	4618      	mov	r0, r3
 8003418:	f003 fed5 	bl	80071c6 <USB_ReadChInterrupts>
 800341c:	4603      	mov	r3, r0
 800341e:	f003 0320 	and.w	r3, r3, #32
 8003422:	2b20      	cmp	r3, #32
 8003424:	f040 8082 	bne.w	800352c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	015a      	lsls	r2, r3, #5
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	4413      	add	r3, r2
 8003430:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003434:	461a      	mov	r2, r3
 8003436:	2320      	movs	r3, #32
 8003438:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800343a:	78fa      	ldrb	r2, [r7, #3]
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	1a9b      	subs	r3, r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	440b      	add	r3, r1
 8003448:	3319      	adds	r3, #25
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d124      	bne.n	800349a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003450:	78fa      	ldrb	r2, [r7, #3]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	011b      	lsls	r3, r3, #4
 8003458:	1a9b      	subs	r3, r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	3319      	adds	r3, #25
 8003460:	2200      	movs	r2, #0
 8003462:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	334c      	adds	r3, #76	@ 0x4c
 8003474:	2202      	movs	r2, #2
 8003476:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003478:	78fa      	ldrb	r2, [r7, #3]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	334d      	adds	r3, #77	@ 0x4d
 8003488:	2203      	movs	r2, #3
 800348a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	78fa      	ldrb	r2, [r7, #3]
 8003492:	4611      	mov	r1, r2
 8003494:	4618      	mov	r0, r3
 8003496:	f004 fc40 	bl	8007d1a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800349a:	78fa      	ldrb	r2, [r7, #3]
 800349c:	6879      	ldr	r1, [r7, #4]
 800349e:	4613      	mov	r3, r2
 80034a0:	011b      	lsls	r3, r3, #4
 80034a2:	1a9b      	subs	r3, r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	440b      	add	r3, r1
 80034a8:	331a      	adds	r3, #26
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	f040 8437 	bne.w	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
 80034b2:	78fa      	ldrb	r2, [r7, #3]
 80034b4:	6879      	ldr	r1, [r7, #4]
 80034b6:	4613      	mov	r3, r2
 80034b8:	011b      	lsls	r3, r3, #4
 80034ba:	1a9b      	subs	r3, r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	440b      	add	r3, r1
 80034c0:	331b      	adds	r3, #27
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f040 842b 	bne.w	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80034ca:	78fa      	ldrb	r2, [r7, #3]
 80034cc:	6879      	ldr	r1, [r7, #4]
 80034ce:	4613      	mov	r3, r2
 80034d0:	011b      	lsls	r3, r3, #4
 80034d2:	1a9b      	subs	r3, r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	440b      	add	r3, r1
 80034d8:	3326      	adds	r3, #38	@ 0x26
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d009      	beq.n	80034f4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80034e0:	78fa      	ldrb	r2, [r7, #3]
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	1a9b      	subs	r3, r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	440b      	add	r3, r1
 80034ee:	331b      	adds	r3, #27
 80034f0:	2201      	movs	r2, #1
 80034f2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80034f4:	78fa      	ldrb	r2, [r7, #3]
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	4613      	mov	r3, r2
 80034fa:	011b      	lsls	r3, r3, #4
 80034fc:	1a9b      	subs	r3, r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	440b      	add	r3, r1
 8003502:	334d      	adds	r3, #77	@ 0x4d
 8003504:	2203      	movs	r2, #3
 8003506:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	78fa      	ldrb	r2, [r7, #3]
 800350e:	4611      	mov	r1, r2
 8003510:	4618      	mov	r0, r3
 8003512:	f004 fc02 	bl	8007d1a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003516:	78fa      	ldrb	r2, [r7, #3]
 8003518:	6879      	ldr	r1, [r7, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	3344      	adds	r3, #68	@ 0x44
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]
 800352a:	e3f9      	b.n	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	78fa      	ldrb	r2, [r7, #3]
 8003532:	4611      	mov	r1, r2
 8003534:	4618      	mov	r0, r3
 8003536:	f003 fe46 	bl	80071c6 <USB_ReadChInterrupts>
 800353a:	4603      	mov	r3, r0
 800353c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003540:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003544:	d111      	bne.n	800356a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003546:	78fb      	ldrb	r3, [r7, #3]
 8003548:	015a      	lsls	r2, r3, #5
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	4413      	add	r3, r2
 800354e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003552:	461a      	mov	r2, r3
 8003554:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003558:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	78fa      	ldrb	r2, [r7, #3]
 8003560:	4611      	mov	r1, r2
 8003562:	4618      	mov	r0, r3
 8003564:	f004 fbd9 	bl	8007d1a <USB_HC_Halt>
 8003568:	e3da      	b.n	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	78fa      	ldrb	r2, [r7, #3]
 8003570:	4611      	mov	r1, r2
 8003572:	4618      	mov	r0, r3
 8003574:	f003 fe27 	bl	80071c6 <USB_ReadChInterrupts>
 8003578:	4603      	mov	r3, r0
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b01      	cmp	r3, #1
 8003580:	d168      	bne.n	8003654 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003582:	78fa      	ldrb	r2, [r7, #3]
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	440b      	add	r3, r1
 8003590:	3344      	adds	r3, #68	@ 0x44
 8003592:	2200      	movs	r2, #0
 8003594:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	78fa      	ldrb	r2, [r7, #3]
 800359c:	4611      	mov	r1, r2
 800359e:	4618      	mov	r0, r3
 80035a0:	f003 fe11 	bl	80071c6 <USB_ReadChInterrupts>
 80035a4:	4603      	mov	r3, r0
 80035a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035aa:	2b40      	cmp	r3, #64	@ 0x40
 80035ac:	d112      	bne.n	80035d4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80035ae:	78fa      	ldrb	r2, [r7, #3]
 80035b0:	6879      	ldr	r1, [r7, #4]
 80035b2:	4613      	mov	r3, r2
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	440b      	add	r3, r1
 80035bc:	3319      	adds	r3, #25
 80035be:	2201      	movs	r2, #1
 80035c0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80035c2:	78fb      	ldrb	r3, [r7, #3]
 80035c4:	015a      	lsls	r2, r3, #5
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	4413      	add	r3, r2
 80035ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035ce:	461a      	mov	r2, r3
 80035d0:	2340      	movs	r3, #64	@ 0x40
 80035d2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80035d4:	78fa      	ldrb	r2, [r7, #3]
 80035d6:	6879      	ldr	r1, [r7, #4]
 80035d8:	4613      	mov	r3, r2
 80035da:	011b      	lsls	r3, r3, #4
 80035dc:	1a9b      	subs	r3, r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	440b      	add	r3, r1
 80035e2:	331b      	adds	r3, #27
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d019      	beq.n	800361e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80035ea:	78fa      	ldrb	r2, [r7, #3]
 80035ec:	6879      	ldr	r1, [r7, #4]
 80035ee:	4613      	mov	r3, r2
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	1a9b      	subs	r3, r3, r2
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	440b      	add	r3, r1
 80035f8:	331b      	adds	r3, #27
 80035fa:	2200      	movs	r2, #0
 80035fc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80035fe:	78fb      	ldrb	r3, [r7, #3]
 8003600:	015a      	lsls	r2, r3, #5
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	4413      	add	r3, r2
 8003606:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	78fa      	ldrb	r2, [r7, #3]
 800360e:	0151      	lsls	r1, r2, #5
 8003610:	693a      	ldr	r2, [r7, #16]
 8003612:	440a      	add	r2, r1
 8003614:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003618:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800361c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800361e:	78fb      	ldrb	r3, [r7, #3]
 8003620:	015a      	lsls	r2, r3, #5
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	4413      	add	r3, r2
 8003626:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800362a:	461a      	mov	r2, r3
 800362c:	2301      	movs	r3, #1
 800362e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003630:	78fa      	ldrb	r2, [r7, #3]
 8003632:	6879      	ldr	r1, [r7, #4]
 8003634:	4613      	mov	r3, r2
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	1a9b      	subs	r3, r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	440b      	add	r3, r1
 800363e:	334d      	adds	r3, #77	@ 0x4d
 8003640:	2201      	movs	r2, #1
 8003642:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	78fa      	ldrb	r2, [r7, #3]
 800364a:	4611      	mov	r1, r2
 800364c:	4618      	mov	r0, r3
 800364e:	f004 fb64 	bl	8007d1a <USB_HC_Halt>
 8003652:	e365      	b.n	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	78fa      	ldrb	r2, [r7, #3]
 800365a:	4611      	mov	r1, r2
 800365c:	4618      	mov	r0, r3
 800365e:	f003 fdb2 	bl	80071c6 <USB_ReadChInterrupts>
 8003662:	4603      	mov	r3, r0
 8003664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003668:	2b40      	cmp	r3, #64	@ 0x40
 800366a:	d139      	bne.n	80036e0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800366c:	78fa      	ldrb	r2, [r7, #3]
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	4613      	mov	r3, r2
 8003672:	011b      	lsls	r3, r3, #4
 8003674:	1a9b      	subs	r3, r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	334d      	adds	r3, #77	@ 0x4d
 800367c:	2205      	movs	r2, #5
 800367e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003680:	78fa      	ldrb	r2, [r7, #3]
 8003682:	6879      	ldr	r1, [r7, #4]
 8003684:	4613      	mov	r3, r2
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	1a9b      	subs	r3, r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	440b      	add	r3, r1
 800368e:	331a      	adds	r3, #26
 8003690:	781b      	ldrb	r3, [r3, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d109      	bne.n	80036aa <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003696:	78fa      	ldrb	r2, [r7, #3]
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	011b      	lsls	r3, r3, #4
 800369e:	1a9b      	subs	r3, r3, r2
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	440b      	add	r3, r1
 80036a4:	3319      	adds	r3, #25
 80036a6:	2201      	movs	r2, #1
 80036a8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80036aa:	78fa      	ldrb	r2, [r7, #3]
 80036ac:	6879      	ldr	r1, [r7, #4]
 80036ae:	4613      	mov	r3, r2
 80036b0:	011b      	lsls	r3, r3, #4
 80036b2:	1a9b      	subs	r3, r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	440b      	add	r3, r1
 80036b8:	3344      	adds	r3, #68	@ 0x44
 80036ba:	2200      	movs	r2, #0
 80036bc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	78fa      	ldrb	r2, [r7, #3]
 80036c4:	4611      	mov	r1, r2
 80036c6:	4618      	mov	r0, r3
 80036c8:	f004 fb27 	bl	8007d1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80036cc:	78fb      	ldrb	r3, [r7, #3]
 80036ce:	015a      	lsls	r2, r3, #5
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	4413      	add	r3, r2
 80036d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036d8:	461a      	mov	r2, r3
 80036da:	2340      	movs	r3, #64	@ 0x40
 80036dc:	6093      	str	r3, [r2, #8]
 80036de:	e31f      	b.n	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	78fa      	ldrb	r2, [r7, #3]
 80036e6:	4611      	mov	r1, r2
 80036e8:	4618      	mov	r0, r3
 80036ea:	f003 fd6c 	bl	80071c6 <USB_ReadChInterrupts>
 80036ee:	4603      	mov	r3, r0
 80036f0:	f003 0308 	and.w	r3, r3, #8
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d11a      	bne.n	800372e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80036f8:	78fb      	ldrb	r3, [r7, #3]
 80036fa:	015a      	lsls	r2, r3, #5
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	4413      	add	r3, r2
 8003700:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003704:	461a      	mov	r2, r3
 8003706:	2308      	movs	r3, #8
 8003708:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800370a:	78fa      	ldrb	r2, [r7, #3]
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	011b      	lsls	r3, r3, #4
 8003712:	1a9b      	subs	r3, r3, r2
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	440b      	add	r3, r1
 8003718:	334d      	adds	r3, #77	@ 0x4d
 800371a:	2206      	movs	r2, #6
 800371c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	78fa      	ldrb	r2, [r7, #3]
 8003724:	4611      	mov	r1, r2
 8003726:	4618      	mov	r0, r3
 8003728:	f004 faf7 	bl	8007d1a <USB_HC_Halt>
 800372c:	e2f8      	b.n	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	78fa      	ldrb	r2, [r7, #3]
 8003734:	4611      	mov	r1, r2
 8003736:	4618      	mov	r0, r3
 8003738:	f003 fd45 	bl	80071c6 <USB_ReadChInterrupts>
 800373c:	4603      	mov	r3, r0
 800373e:	f003 0310 	and.w	r3, r3, #16
 8003742:	2b10      	cmp	r3, #16
 8003744:	d144      	bne.n	80037d0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003746:	78fa      	ldrb	r2, [r7, #3]
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	4613      	mov	r3, r2
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	1a9b      	subs	r3, r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	440b      	add	r3, r1
 8003754:	3344      	adds	r3, #68	@ 0x44
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800375a:	78fa      	ldrb	r2, [r7, #3]
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	4613      	mov	r3, r2
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	1a9b      	subs	r3, r3, r2
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	334d      	adds	r3, #77	@ 0x4d
 800376a:	2204      	movs	r2, #4
 800376c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800376e:	78fa      	ldrb	r2, [r7, #3]
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	4613      	mov	r3, r2
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	1a9b      	subs	r3, r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	3319      	adds	r3, #25
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d114      	bne.n	80037ae <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003784:	78fa      	ldrb	r2, [r7, #3]
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	1a9b      	subs	r3, r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	3318      	adds	r3, #24
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d109      	bne.n	80037ae <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800379a:	78fa      	ldrb	r2, [r7, #3]
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	011b      	lsls	r3, r3, #4
 80037a2:	1a9b      	subs	r3, r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	440b      	add	r3, r1
 80037a8:	3319      	adds	r3, #25
 80037aa:	2201      	movs	r2, #1
 80037ac:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	78fa      	ldrb	r2, [r7, #3]
 80037b4:	4611      	mov	r1, r2
 80037b6:	4618      	mov	r0, r3
 80037b8:	f004 faaf 	bl	8007d1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80037bc:	78fb      	ldrb	r3, [r7, #3]
 80037be:	015a      	lsls	r2, r3, #5
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	4413      	add	r3, r2
 80037c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037c8:	461a      	mov	r2, r3
 80037ca:	2310      	movs	r3, #16
 80037cc:	6093      	str	r3, [r2, #8]
 80037ce:	e2a7      	b.n	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	78fa      	ldrb	r2, [r7, #3]
 80037d6:	4611      	mov	r1, r2
 80037d8:	4618      	mov	r0, r3
 80037da:	f003 fcf4 	bl	80071c6 <USB_ReadChInterrupts>
 80037de:	4603      	mov	r3, r0
 80037e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037e4:	2b80      	cmp	r3, #128	@ 0x80
 80037e6:	f040 8083 	bne.w	80038f0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	799b      	ldrb	r3, [r3, #6]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d111      	bne.n	8003816 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80037f2:	78fa      	ldrb	r2, [r7, #3]
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	4613      	mov	r3, r2
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	1a9b      	subs	r3, r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	440b      	add	r3, r1
 8003800:	334d      	adds	r3, #77	@ 0x4d
 8003802:	2207      	movs	r2, #7
 8003804:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	78fa      	ldrb	r2, [r7, #3]
 800380c:	4611      	mov	r1, r2
 800380e:	4618      	mov	r0, r3
 8003810:	f004 fa83 	bl	8007d1a <USB_HC_Halt>
 8003814:	e062      	b.n	80038dc <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003816:	78fa      	ldrb	r2, [r7, #3]
 8003818:	6879      	ldr	r1, [r7, #4]
 800381a:	4613      	mov	r3, r2
 800381c:	011b      	lsls	r3, r3, #4
 800381e:	1a9b      	subs	r3, r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	440b      	add	r3, r1
 8003824:	3344      	adds	r3, #68	@ 0x44
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	1c59      	adds	r1, r3, #1
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	4613      	mov	r3, r2
 800382e:	011b      	lsls	r3, r3, #4
 8003830:	1a9b      	subs	r3, r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	4403      	add	r3, r0
 8003836:	3344      	adds	r3, #68	@ 0x44
 8003838:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800383a:	78fa      	ldrb	r2, [r7, #3]
 800383c:	6879      	ldr	r1, [r7, #4]
 800383e:	4613      	mov	r3, r2
 8003840:	011b      	lsls	r3, r3, #4
 8003842:	1a9b      	subs	r3, r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	440b      	add	r3, r1
 8003848:	3344      	adds	r3, #68	@ 0x44
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b02      	cmp	r3, #2
 800384e:	d922      	bls.n	8003896 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003850:	78fa      	ldrb	r2, [r7, #3]
 8003852:	6879      	ldr	r1, [r7, #4]
 8003854:	4613      	mov	r3, r2
 8003856:	011b      	lsls	r3, r3, #4
 8003858:	1a9b      	subs	r3, r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	440b      	add	r3, r1
 800385e:	3344      	adds	r3, #68	@ 0x44
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003864:	78fa      	ldrb	r2, [r7, #3]
 8003866:	6879      	ldr	r1, [r7, #4]
 8003868:	4613      	mov	r3, r2
 800386a:	011b      	lsls	r3, r3, #4
 800386c:	1a9b      	subs	r3, r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	440b      	add	r3, r1
 8003872:	334c      	adds	r3, #76	@ 0x4c
 8003874:	2204      	movs	r2, #4
 8003876:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003878:	78fa      	ldrb	r2, [r7, #3]
 800387a:	6879      	ldr	r1, [r7, #4]
 800387c:	4613      	mov	r3, r2
 800387e:	011b      	lsls	r3, r3, #4
 8003880:	1a9b      	subs	r3, r3, r2
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	440b      	add	r3, r1
 8003886:	334c      	adds	r3, #76	@ 0x4c
 8003888:	781a      	ldrb	r2, [r3, #0]
 800388a:	78fb      	ldrb	r3, [r7, #3]
 800388c:	4619      	mov	r1, r3
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f009 ff12 	bl	800d6b8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003894:	e022      	b.n	80038dc <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003896:	78fa      	ldrb	r2, [r7, #3]
 8003898:	6879      	ldr	r1, [r7, #4]
 800389a:	4613      	mov	r3, r2
 800389c:	011b      	lsls	r3, r3, #4
 800389e:	1a9b      	subs	r3, r3, r2
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	440b      	add	r3, r1
 80038a4:	334c      	adds	r3, #76	@ 0x4c
 80038a6:	2202      	movs	r2, #2
 80038a8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80038aa:	78fb      	ldrb	r3, [r7, #3]
 80038ac:	015a      	lsls	r2, r3, #5
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	4413      	add	r3, r2
 80038b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80038c0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80038c8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80038ca:	78fb      	ldrb	r3, [r7, #3]
 80038cc:	015a      	lsls	r2, r3, #5
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	4413      	add	r3, r2
 80038d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038d6:	461a      	mov	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80038dc:	78fb      	ldrb	r3, [r7, #3]
 80038de:	015a      	lsls	r2, r3, #5
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	4413      	add	r3, r2
 80038e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038e8:	461a      	mov	r2, r3
 80038ea:	2380      	movs	r3, #128	@ 0x80
 80038ec:	6093      	str	r3, [r2, #8]
 80038ee:	e217      	b.n	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	78fa      	ldrb	r2, [r7, #3]
 80038f6:	4611      	mov	r1, r2
 80038f8:	4618      	mov	r0, r3
 80038fa:	f003 fc64 	bl	80071c6 <USB_ReadChInterrupts>
 80038fe:	4603      	mov	r3, r0
 8003900:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003904:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003908:	d11b      	bne.n	8003942 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800390a:	78fa      	ldrb	r2, [r7, #3]
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	440b      	add	r3, r1
 8003918:	334d      	adds	r3, #77	@ 0x4d
 800391a:	2209      	movs	r2, #9
 800391c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	78fa      	ldrb	r2, [r7, #3]
 8003924:	4611      	mov	r1, r2
 8003926:	4618      	mov	r0, r3
 8003928:	f004 f9f7 	bl	8007d1a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800392c:	78fb      	ldrb	r3, [r7, #3]
 800392e:	015a      	lsls	r2, r3, #5
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	4413      	add	r3, r2
 8003934:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003938:	461a      	mov	r2, r3
 800393a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800393e:	6093      	str	r3, [r2, #8]
 8003940:	e1ee      	b.n	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	78fa      	ldrb	r2, [r7, #3]
 8003948:	4611      	mov	r1, r2
 800394a:	4618      	mov	r0, r3
 800394c:	f003 fc3b 	bl	80071c6 <USB_ReadChInterrupts>
 8003950:	4603      	mov	r3, r0
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b02      	cmp	r3, #2
 8003958:	f040 81df 	bne.w	8003d1a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800395c:	78fb      	ldrb	r3, [r7, #3]
 800395e:	015a      	lsls	r2, r3, #5
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	4413      	add	r3, r2
 8003964:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003968:	461a      	mov	r2, r3
 800396a:	2302      	movs	r3, #2
 800396c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800396e:	78fa      	ldrb	r2, [r7, #3]
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	4613      	mov	r3, r2
 8003974:	011b      	lsls	r3, r3, #4
 8003976:	1a9b      	subs	r3, r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	440b      	add	r3, r1
 800397c:	334d      	adds	r3, #77	@ 0x4d
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	2b01      	cmp	r3, #1
 8003982:	f040 8093 	bne.w	8003aac <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003986:	78fa      	ldrb	r2, [r7, #3]
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	4613      	mov	r3, r2
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	440b      	add	r3, r1
 8003994:	334d      	adds	r3, #77	@ 0x4d
 8003996:	2202      	movs	r2, #2
 8003998:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800399a:	78fa      	ldrb	r2, [r7, #3]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4613      	mov	r3, r2
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	1a9b      	subs	r3, r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	440b      	add	r3, r1
 80039a8:	334c      	adds	r3, #76	@ 0x4c
 80039aa:	2201      	movs	r2, #1
 80039ac:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80039ae:	78fa      	ldrb	r2, [r7, #3]
 80039b0:	6879      	ldr	r1, [r7, #4]
 80039b2:	4613      	mov	r3, r2
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	1a9b      	subs	r3, r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	440b      	add	r3, r1
 80039bc:	3326      	adds	r3, #38	@ 0x26
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d00b      	beq.n	80039dc <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80039c4:	78fa      	ldrb	r2, [r7, #3]
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	4613      	mov	r3, r2
 80039ca:	011b      	lsls	r3, r3, #4
 80039cc:	1a9b      	subs	r3, r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	440b      	add	r3, r1
 80039d2:	3326      	adds	r3, #38	@ 0x26
 80039d4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80039d6:	2b03      	cmp	r3, #3
 80039d8:	f040 8190 	bne.w	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	799b      	ldrb	r3, [r3, #6]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d115      	bne.n	8003a10 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80039e4:	78fa      	ldrb	r2, [r7, #3]
 80039e6:	6879      	ldr	r1, [r7, #4]
 80039e8:	4613      	mov	r3, r2
 80039ea:	011b      	lsls	r3, r3, #4
 80039ec:	1a9b      	subs	r3, r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	440b      	add	r3, r1
 80039f2:	333d      	adds	r3, #61	@ 0x3d
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	78fa      	ldrb	r2, [r7, #3]
 80039f8:	f083 0301 	eor.w	r3, r3, #1
 80039fc:	b2d8      	uxtb	r0, r3
 80039fe:	6879      	ldr	r1, [r7, #4]
 8003a00:	4613      	mov	r3, r2
 8003a02:	011b      	lsls	r3, r3, #4
 8003a04:	1a9b      	subs	r3, r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	440b      	add	r3, r1
 8003a0a:	333d      	adds	r3, #61	@ 0x3d
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	799b      	ldrb	r3, [r3, #6]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	f040 8171 	bne.w	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
 8003a1a:	78fa      	ldrb	r2, [r7, #3]
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	011b      	lsls	r3, r3, #4
 8003a22:	1a9b      	subs	r3, r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	440b      	add	r3, r1
 8003a28:	3334      	adds	r3, #52	@ 0x34
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 8165 	beq.w	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	3334      	adds	r3, #52	@ 0x34
 8003a42:	6819      	ldr	r1, [r3, #0]
 8003a44:	78fa      	ldrb	r2, [r7, #3]
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	011b      	lsls	r3, r3, #4
 8003a4c:	1a9b      	subs	r3, r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4403      	add	r3, r0
 8003a52:	3328      	adds	r3, #40	@ 0x28
 8003a54:	881b      	ldrh	r3, [r3, #0]
 8003a56:	440b      	add	r3, r1
 8003a58:	1e59      	subs	r1, r3, #1
 8003a5a:	78fa      	ldrb	r2, [r7, #3]
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	1a9b      	subs	r3, r3, r2
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	4403      	add	r3, r0
 8003a68:	3328      	adds	r3, #40	@ 0x28
 8003a6a:	881b      	ldrh	r3, [r3, #0]
 8003a6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a70:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f000 813f 	beq.w	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003a7e:	78fa      	ldrb	r2, [r7, #3]
 8003a80:	6879      	ldr	r1, [r7, #4]
 8003a82:	4613      	mov	r3, r2
 8003a84:	011b      	lsls	r3, r3, #4
 8003a86:	1a9b      	subs	r3, r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	440b      	add	r3, r1
 8003a8c:	333d      	adds	r3, #61	@ 0x3d
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	78fa      	ldrb	r2, [r7, #3]
 8003a92:	f083 0301 	eor.w	r3, r3, #1
 8003a96:	b2d8      	uxtb	r0, r3
 8003a98:	6879      	ldr	r1, [r7, #4]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	011b      	lsls	r3, r3, #4
 8003a9e:	1a9b      	subs	r3, r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	440b      	add	r3, r1
 8003aa4:	333d      	adds	r3, #61	@ 0x3d
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	701a      	strb	r2, [r3, #0]
 8003aaa:	e127      	b.n	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003aac:	78fa      	ldrb	r2, [r7, #3]
 8003aae:	6879      	ldr	r1, [r7, #4]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	011b      	lsls	r3, r3, #4
 8003ab4:	1a9b      	subs	r3, r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	440b      	add	r3, r1
 8003aba:	334d      	adds	r3, #77	@ 0x4d
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	2b03      	cmp	r3, #3
 8003ac0:	d120      	bne.n	8003b04 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ac2:	78fa      	ldrb	r2, [r7, #3]
 8003ac4:	6879      	ldr	r1, [r7, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	011b      	lsls	r3, r3, #4
 8003aca:	1a9b      	subs	r3, r3, r2
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	440b      	add	r3, r1
 8003ad0:	334d      	adds	r3, #77	@ 0x4d
 8003ad2:	2202      	movs	r2, #2
 8003ad4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003ad6:	78fa      	ldrb	r2, [r7, #3]
 8003ad8:	6879      	ldr	r1, [r7, #4]
 8003ada:	4613      	mov	r3, r2
 8003adc:	011b      	lsls	r3, r3, #4
 8003ade:	1a9b      	subs	r3, r3, r2
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	440b      	add	r3, r1
 8003ae4:	331b      	adds	r3, #27
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	f040 8107 	bne.w	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003aee:	78fa      	ldrb	r2, [r7, #3]
 8003af0:	6879      	ldr	r1, [r7, #4]
 8003af2:	4613      	mov	r3, r2
 8003af4:	011b      	lsls	r3, r3, #4
 8003af6:	1a9b      	subs	r3, r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	440b      	add	r3, r1
 8003afc:	334c      	adds	r3, #76	@ 0x4c
 8003afe:	2202      	movs	r2, #2
 8003b00:	701a      	strb	r2, [r3, #0]
 8003b02:	e0fb      	b.n	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003b04:	78fa      	ldrb	r2, [r7, #3]
 8003b06:	6879      	ldr	r1, [r7, #4]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	1a9b      	subs	r3, r3, r2
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	440b      	add	r3, r1
 8003b12:	334d      	adds	r3, #77	@ 0x4d
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d13a      	bne.n	8003b90 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b1a:	78fa      	ldrb	r2, [r7, #3]
 8003b1c:	6879      	ldr	r1, [r7, #4]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	011b      	lsls	r3, r3, #4
 8003b22:	1a9b      	subs	r3, r3, r2
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	440b      	add	r3, r1
 8003b28:	334d      	adds	r3, #77	@ 0x4d
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b2e:	78fa      	ldrb	r2, [r7, #3]
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	011b      	lsls	r3, r3, #4
 8003b36:	1a9b      	subs	r3, r3, r2
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	440b      	add	r3, r1
 8003b3c:	334c      	adds	r3, #76	@ 0x4c
 8003b3e:	2202      	movs	r2, #2
 8003b40:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003b42:	78fa      	ldrb	r2, [r7, #3]
 8003b44:	6879      	ldr	r1, [r7, #4]
 8003b46:	4613      	mov	r3, r2
 8003b48:	011b      	lsls	r3, r3, #4
 8003b4a:	1a9b      	subs	r3, r3, r2
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	440b      	add	r3, r1
 8003b50:	331b      	adds	r3, #27
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	f040 80d1 	bne.w	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003b5a:	78fa      	ldrb	r2, [r7, #3]
 8003b5c:	6879      	ldr	r1, [r7, #4]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	011b      	lsls	r3, r3, #4
 8003b62:	1a9b      	subs	r3, r3, r2
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	440b      	add	r3, r1
 8003b68:	331b      	adds	r3, #27
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b6e:	78fb      	ldrb	r3, [r7, #3]
 8003b70:	015a      	lsls	r2, r3, #5
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	4413      	add	r3, r2
 8003b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	78fa      	ldrb	r2, [r7, #3]
 8003b7e:	0151      	lsls	r1, r2, #5
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	440a      	add	r2, r1
 8003b84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b8c:	6053      	str	r3, [r2, #4]
 8003b8e:	e0b5      	b.n	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003b90:	78fa      	ldrb	r2, [r7, #3]
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	4613      	mov	r3, r2
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	1a9b      	subs	r3, r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	334d      	adds	r3, #77	@ 0x4d
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	2b05      	cmp	r3, #5
 8003ba4:	d114      	bne.n	8003bd0 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ba6:	78fa      	ldrb	r2, [r7, #3]
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	4613      	mov	r3, r2
 8003bac:	011b      	lsls	r3, r3, #4
 8003bae:	1a9b      	subs	r3, r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	440b      	add	r3, r1
 8003bb4:	334d      	adds	r3, #77	@ 0x4d
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003bba:	78fa      	ldrb	r2, [r7, #3]
 8003bbc:	6879      	ldr	r1, [r7, #4]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	011b      	lsls	r3, r3, #4
 8003bc2:	1a9b      	subs	r3, r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	440b      	add	r3, r1
 8003bc8:	334c      	adds	r3, #76	@ 0x4c
 8003bca:	2202      	movs	r2, #2
 8003bcc:	701a      	strb	r2, [r3, #0]
 8003bce:	e095      	b.n	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003bd0:	78fa      	ldrb	r2, [r7, #3]
 8003bd2:	6879      	ldr	r1, [r7, #4]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	1a9b      	subs	r3, r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	440b      	add	r3, r1
 8003bde:	334d      	adds	r3, #77	@ 0x4d
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	2b06      	cmp	r3, #6
 8003be4:	d114      	bne.n	8003c10 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003be6:	78fa      	ldrb	r2, [r7, #3]
 8003be8:	6879      	ldr	r1, [r7, #4]
 8003bea:	4613      	mov	r3, r2
 8003bec:	011b      	lsls	r3, r3, #4
 8003bee:	1a9b      	subs	r3, r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	440b      	add	r3, r1
 8003bf4:	334d      	adds	r3, #77	@ 0x4d
 8003bf6:	2202      	movs	r2, #2
 8003bf8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003bfa:	78fa      	ldrb	r2, [r7, #3]
 8003bfc:	6879      	ldr	r1, [r7, #4]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	011b      	lsls	r3, r3, #4
 8003c02:	1a9b      	subs	r3, r3, r2
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	440b      	add	r3, r1
 8003c08:	334c      	adds	r3, #76	@ 0x4c
 8003c0a:	2205      	movs	r2, #5
 8003c0c:	701a      	strb	r2, [r3, #0]
 8003c0e:	e075      	b.n	8003cfc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003c10:	78fa      	ldrb	r2, [r7, #3]
 8003c12:	6879      	ldr	r1, [r7, #4]
 8003c14:	4613      	mov	r3, r2
 8003c16:	011b      	lsls	r3, r3, #4
 8003c18:	1a9b      	subs	r3, r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	440b      	add	r3, r1
 8003c1e:	334d      	adds	r3, #77	@ 0x4d
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	2b07      	cmp	r3, #7
 8003c24:	d00a      	beq.n	8003c3c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003c26:	78fa      	ldrb	r2, [r7, #3]
 8003c28:	6879      	ldr	r1, [r7, #4]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	011b      	lsls	r3, r3, #4
 8003c2e:	1a9b      	subs	r3, r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	440b      	add	r3, r1
 8003c34:	334d      	adds	r3, #77	@ 0x4d
 8003c36:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003c38:	2b09      	cmp	r3, #9
 8003c3a:	d170      	bne.n	8003d1e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c3c:	78fa      	ldrb	r2, [r7, #3]
 8003c3e:	6879      	ldr	r1, [r7, #4]
 8003c40:	4613      	mov	r3, r2
 8003c42:	011b      	lsls	r3, r3, #4
 8003c44:	1a9b      	subs	r3, r3, r2
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	440b      	add	r3, r1
 8003c4a:	334d      	adds	r3, #77	@ 0x4d
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003c50:	78fa      	ldrb	r2, [r7, #3]
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	4613      	mov	r3, r2
 8003c56:	011b      	lsls	r3, r3, #4
 8003c58:	1a9b      	subs	r3, r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	3344      	adds	r3, #68	@ 0x44
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	1c59      	adds	r1, r3, #1
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	4613      	mov	r3, r2
 8003c68:	011b      	lsls	r3, r3, #4
 8003c6a:	1a9b      	subs	r3, r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	4403      	add	r3, r0
 8003c70:	3344      	adds	r3, #68	@ 0x44
 8003c72:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003c74:	78fa      	ldrb	r2, [r7, #3]
 8003c76:	6879      	ldr	r1, [r7, #4]
 8003c78:	4613      	mov	r3, r2
 8003c7a:	011b      	lsls	r3, r3, #4
 8003c7c:	1a9b      	subs	r3, r3, r2
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	440b      	add	r3, r1
 8003c82:	3344      	adds	r3, #68	@ 0x44
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d914      	bls.n	8003cb4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003c8a:	78fa      	ldrb	r2, [r7, #3]
 8003c8c:	6879      	ldr	r1, [r7, #4]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	011b      	lsls	r3, r3, #4
 8003c92:	1a9b      	subs	r3, r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	440b      	add	r3, r1
 8003c98:	3344      	adds	r3, #68	@ 0x44
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	1a9b      	subs	r3, r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	440b      	add	r3, r1
 8003cac:	334c      	adds	r3, #76	@ 0x4c
 8003cae:	2204      	movs	r2, #4
 8003cb0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003cb2:	e022      	b.n	8003cfa <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003cb4:	78fa      	ldrb	r2, [r7, #3]
 8003cb6:	6879      	ldr	r1, [r7, #4]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	011b      	lsls	r3, r3, #4
 8003cbc:	1a9b      	subs	r3, r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	440b      	add	r3, r1
 8003cc2:	334c      	adds	r3, #76	@ 0x4c
 8003cc4:	2202      	movs	r2, #2
 8003cc6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003cc8:	78fb      	ldrb	r3, [r7, #3]
 8003cca:	015a      	lsls	r2, r3, #5
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	4413      	add	r3, r2
 8003cd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003cde:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003ce6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ce8:	78fb      	ldrb	r3, [r7, #3]
 8003cea:	015a      	lsls	r2, r3, #5
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	4413      	add	r3, r2
 8003cf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003cfa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003cfc:	78fa      	ldrb	r2, [r7, #3]
 8003cfe:	6879      	ldr	r1, [r7, #4]
 8003d00:	4613      	mov	r3, r2
 8003d02:	011b      	lsls	r3, r3, #4
 8003d04:	1a9b      	subs	r3, r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	440b      	add	r3, r1
 8003d0a:	334c      	adds	r3, #76	@ 0x4c
 8003d0c:	781a      	ldrb	r2, [r3, #0]
 8003d0e:	78fb      	ldrb	r3, [r7, #3]
 8003d10:	4619      	mov	r1, r3
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f009 fcd0 	bl	800d6b8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003d18:	e002      	b.n	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003d1a:	bf00      	nop
 8003d1c:	e000      	b.n	8003d20 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003d1e:	bf00      	nop
  }
}
 8003d20:	3718      	adds	r7, #24
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}

08003d26 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003d26:	b580      	push	{r7, lr}
 8003d28:	b08a      	sub	sp, #40	@ 0x28
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d36:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	f003 030f 	and.w	r3, r3, #15
 8003d46:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	0c5b      	lsrs	r3, r3, #17
 8003d4c:	f003 030f 	and.w	r3, r3, #15
 8003d50:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	091b      	lsrs	r3, r3, #4
 8003d56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d5a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d004      	beq.n	8003d6c <HCD_RXQLVL_IRQHandler+0x46>
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	2b05      	cmp	r3, #5
 8003d66:	f000 80b6 	beq.w	8003ed6 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003d6a:	e0b7      	b.n	8003edc <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f000 80b3 	beq.w	8003eda <HCD_RXQLVL_IRQHandler+0x1b4>
 8003d74:	6879      	ldr	r1, [r7, #4]
 8003d76:	69ba      	ldr	r2, [r7, #24]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	011b      	lsls	r3, r3, #4
 8003d7c:	1a9b      	subs	r3, r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	440b      	add	r3, r1
 8003d82:	332c      	adds	r3, #44	@ 0x2c
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 80a7 	beq.w	8003eda <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003d8c:	6879      	ldr	r1, [r7, #4]
 8003d8e:	69ba      	ldr	r2, [r7, #24]
 8003d90:	4613      	mov	r3, r2
 8003d92:	011b      	lsls	r3, r3, #4
 8003d94:	1a9b      	subs	r3, r3, r2
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	440b      	add	r3, r1
 8003d9a:	3338      	adds	r3, #56	@ 0x38
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	18d1      	adds	r1, r2, r3
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	4613      	mov	r3, r2
 8003da8:	011b      	lsls	r3, r3, #4
 8003daa:	1a9b      	subs	r3, r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	4403      	add	r3, r0
 8003db0:	3334      	adds	r3, #52	@ 0x34
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4299      	cmp	r1, r3
 8003db6:	f200 8083 	bhi.w	8003ec0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6818      	ldr	r0, [r3, #0]
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	69ba      	ldr	r2, [r7, #24]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	1a9b      	subs	r3, r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	440b      	add	r3, r1
 8003dcc:	332c      	adds	r3, #44	@ 0x2c
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	693a      	ldr	r2, [r7, #16]
 8003dd2:	b292      	uxth	r2, r2
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	f003 f98b 	bl	80070f0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003dda:	6879      	ldr	r1, [r7, #4]
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	4613      	mov	r3, r2
 8003de0:	011b      	lsls	r3, r3, #4
 8003de2:	1a9b      	subs	r3, r3, r2
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	440b      	add	r3, r1
 8003de8:	332c      	adds	r3, #44	@ 0x2c
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	18d1      	adds	r1, r2, r3
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	4613      	mov	r3, r2
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	1a9b      	subs	r3, r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4403      	add	r3, r0
 8003dfe:	332c      	adds	r3, #44	@ 0x2c
 8003e00:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003e02:	6879      	ldr	r1, [r7, #4]
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	4613      	mov	r3, r2
 8003e08:	011b      	lsls	r3, r3, #4
 8003e0a:	1a9b      	subs	r3, r3, r2
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	440b      	add	r3, r1
 8003e10:	3338      	adds	r3, #56	@ 0x38
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	18d1      	adds	r1, r2, r3
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	011b      	lsls	r3, r3, #4
 8003e20:	1a9b      	subs	r3, r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	4403      	add	r3, r0
 8003e26:	3338      	adds	r3, #56	@ 0x38
 8003e28:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	015a      	lsls	r2, r3, #5
 8003e2e:	6a3b      	ldr	r3, [r7, #32]
 8003e30:	4413      	add	r3, r2
 8003e32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	0cdb      	lsrs	r3, r3, #19
 8003e3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e3e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003e40:	6879      	ldr	r1, [r7, #4]
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	4613      	mov	r3, r2
 8003e46:	011b      	lsls	r3, r3, #4
 8003e48:	1a9b      	subs	r3, r3, r2
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	440b      	add	r3, r1
 8003e4e:	3328      	adds	r3, #40	@ 0x28
 8003e50:	881b      	ldrh	r3, [r3, #0]
 8003e52:	461a      	mov	r2, r3
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d13f      	bne.n	8003eda <HCD_RXQLVL_IRQHandler+0x1b4>
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d03c      	beq.n	8003eda <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	015a      	lsls	r2, r3, #5
 8003e64:	6a3b      	ldr	r3, [r7, #32]
 8003e66:	4413      	add	r3, r2
 8003e68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003e76:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e7e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	015a      	lsls	r2, r3, #5
 8003e84:	6a3b      	ldr	r3, [r7, #32]
 8003e86:	4413      	add	r3, r2
 8003e88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003e92:	6879      	ldr	r1, [r7, #4]
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	4613      	mov	r3, r2
 8003e98:	011b      	lsls	r3, r3, #4
 8003e9a:	1a9b      	subs	r3, r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	333c      	adds	r3, #60	@ 0x3c
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	f083 0301 	eor.w	r3, r3, #1
 8003ea8:	b2d8      	uxtb	r0, r3
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	4613      	mov	r3, r2
 8003eb0:	011b      	lsls	r3, r3, #4
 8003eb2:	1a9b      	subs	r3, r3, r2
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	440b      	add	r3, r1
 8003eb8:	333c      	adds	r3, #60	@ 0x3c
 8003eba:	4602      	mov	r2, r0
 8003ebc:	701a      	strb	r2, [r3, #0]
      break;
 8003ebe:	e00c      	b.n	8003eda <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003ec0:	6879      	ldr	r1, [r7, #4]
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	011b      	lsls	r3, r3, #4
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	440b      	add	r3, r1
 8003ece:	334c      	adds	r3, #76	@ 0x4c
 8003ed0:	2204      	movs	r2, #4
 8003ed2:	701a      	strb	r2, [r3, #0]
      break;
 8003ed4:	e001      	b.n	8003eda <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003ed6:	bf00      	nop
 8003ed8:	e000      	b.n	8003edc <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003eda:	bf00      	nop
  }
}
 8003edc:	bf00      	nop
 8003ede:	3728      	adds	r7, #40	@ 0x28
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003f10:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d10b      	bne.n	8003f34 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d102      	bne.n	8003f2c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f009 fbaa 	bl	800d680 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	f043 0302 	orr.w	r3, r3, #2
 8003f32:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	2b08      	cmp	r3, #8
 8003f3c:	d132      	bne.n	8003fa4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	f043 0308 	orr.w	r3, r3, #8
 8003f44:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b04      	cmp	r3, #4
 8003f4e:	d126      	bne.n	8003f9e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	7a5b      	ldrb	r3, [r3, #9]
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d113      	bne.n	8003f80 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003f5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f62:	d106      	bne.n	8003f72 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2102      	movs	r1, #2
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f003 fa56 	bl	800741c <USB_InitFSLSPClkSel>
 8003f70:	e011      	b.n	8003f96 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2101      	movs	r1, #1
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f003 fa4f 	bl	800741c <USB_InitFSLSPClkSel>
 8003f7e:	e00a      	b.n	8003f96 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	79db      	ldrb	r3, [r3, #7]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d106      	bne.n	8003f96 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003f8e:	461a      	mov	r2, r3
 8003f90:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003f94:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f009 fba0 	bl	800d6dc <HAL_HCD_PortEnabled_Callback>
 8003f9c:	e002      	b.n	8003fa4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f009 fbaa 	bl	800d6f8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f003 0320 	and.w	r3, r3, #32
 8003faa:	2b20      	cmp	r3, #32
 8003fac:	d103      	bne.n	8003fb6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	f043 0320 	orr.w	r3, r3, #32
 8003fb4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	6013      	str	r3, [r2, #0]
}
 8003fc2:	bf00      	nop
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e12b      	b.n	8004236 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d106      	bne.n	8003ff8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7fd f94c 	bl	8001290 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2224      	movs	r2, #36	@ 0x24
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f022 0201 	bic.w	r2, r2, #1
 800400e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800401e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800402e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004030:	f001 fa20 	bl	8005474 <HAL_RCC_GetPCLK1Freq>
 8004034:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	4a81      	ldr	r2, [pc, #516]	@ (8004240 <HAL_I2C_Init+0x274>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d807      	bhi.n	8004050 <HAL_I2C_Init+0x84>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	4a80      	ldr	r2, [pc, #512]	@ (8004244 <HAL_I2C_Init+0x278>)
 8004044:	4293      	cmp	r3, r2
 8004046:	bf94      	ite	ls
 8004048:	2301      	movls	r3, #1
 800404a:	2300      	movhi	r3, #0
 800404c:	b2db      	uxtb	r3, r3
 800404e:	e006      	b.n	800405e <HAL_I2C_Init+0x92>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	4a7d      	ldr	r2, [pc, #500]	@ (8004248 <HAL_I2C_Init+0x27c>)
 8004054:	4293      	cmp	r3, r2
 8004056:	bf94      	ite	ls
 8004058:	2301      	movls	r3, #1
 800405a:	2300      	movhi	r3, #0
 800405c:	b2db      	uxtb	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e0e7      	b.n	8004236 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	4a78      	ldr	r2, [pc, #480]	@ (800424c <HAL_I2C_Init+0x280>)
 800406a:	fba2 2303 	umull	r2, r3, r2, r3
 800406e:	0c9b      	lsrs	r3, r3, #18
 8004070:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68ba      	ldr	r2, [r7, #8]
 8004082:	430a      	orrs	r2, r1
 8004084:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	6a1b      	ldr	r3, [r3, #32]
 800408c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	4a6a      	ldr	r2, [pc, #424]	@ (8004240 <HAL_I2C_Init+0x274>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d802      	bhi.n	80040a0 <HAL_I2C_Init+0xd4>
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	3301      	adds	r3, #1
 800409e:	e009      	b.n	80040b4 <HAL_I2C_Init+0xe8>
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80040a6:	fb02 f303 	mul.w	r3, r2, r3
 80040aa:	4a69      	ldr	r2, [pc, #420]	@ (8004250 <HAL_I2C_Init+0x284>)
 80040ac:	fba2 2303 	umull	r2, r3, r2, r3
 80040b0:	099b      	lsrs	r3, r3, #6
 80040b2:	3301      	adds	r3, #1
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6812      	ldr	r2, [r2, #0]
 80040b8:	430b      	orrs	r3, r1
 80040ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80040c6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	495c      	ldr	r1, [pc, #368]	@ (8004240 <HAL_I2C_Init+0x274>)
 80040d0:	428b      	cmp	r3, r1
 80040d2:	d819      	bhi.n	8004108 <HAL_I2C_Init+0x13c>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	1e59      	subs	r1, r3, #1
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	fbb1 f3f3 	udiv	r3, r1, r3
 80040e2:	1c59      	adds	r1, r3, #1
 80040e4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80040e8:	400b      	ands	r3, r1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00a      	beq.n	8004104 <HAL_I2C_Init+0x138>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	1e59      	subs	r1, r3, #1
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	005b      	lsls	r3, r3, #1
 80040f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80040fc:	3301      	adds	r3, #1
 80040fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004102:	e051      	b.n	80041a8 <HAL_I2C_Init+0x1dc>
 8004104:	2304      	movs	r3, #4
 8004106:	e04f      	b.n	80041a8 <HAL_I2C_Init+0x1dc>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d111      	bne.n	8004134 <HAL_I2C_Init+0x168>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	1e58      	subs	r0, r3, #1
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6859      	ldr	r1, [r3, #4]
 8004118:	460b      	mov	r3, r1
 800411a:	005b      	lsls	r3, r3, #1
 800411c:	440b      	add	r3, r1
 800411e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004122:	3301      	adds	r3, #1
 8004124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004128:	2b00      	cmp	r3, #0
 800412a:	bf0c      	ite	eq
 800412c:	2301      	moveq	r3, #1
 800412e:	2300      	movne	r3, #0
 8004130:	b2db      	uxtb	r3, r3
 8004132:	e012      	b.n	800415a <HAL_I2C_Init+0x18e>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	1e58      	subs	r0, r3, #1
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6859      	ldr	r1, [r3, #4]
 800413c:	460b      	mov	r3, r1
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	0099      	lsls	r1, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	fbb0 f3f3 	udiv	r3, r0, r3
 800414a:	3301      	adds	r3, #1
 800414c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004150:	2b00      	cmp	r3, #0
 8004152:	bf0c      	ite	eq
 8004154:	2301      	moveq	r3, #1
 8004156:	2300      	movne	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_I2C_Init+0x196>
 800415e:	2301      	movs	r3, #1
 8004160:	e022      	b.n	80041a8 <HAL_I2C_Init+0x1dc>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10e      	bne.n	8004188 <HAL_I2C_Init+0x1bc>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	1e58      	subs	r0, r3, #1
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6859      	ldr	r1, [r3, #4]
 8004172:	460b      	mov	r3, r1
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	440b      	add	r3, r1
 8004178:	fbb0 f3f3 	udiv	r3, r0, r3
 800417c:	3301      	adds	r3, #1
 800417e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004182:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004186:	e00f      	b.n	80041a8 <HAL_I2C_Init+0x1dc>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	1e58      	subs	r0, r3, #1
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6859      	ldr	r1, [r3, #4]
 8004190:	460b      	mov	r3, r1
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	440b      	add	r3, r1
 8004196:	0099      	lsls	r1, r3, #2
 8004198:	440b      	add	r3, r1
 800419a:	fbb0 f3f3 	udiv	r3, r0, r3
 800419e:	3301      	adds	r3, #1
 80041a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041a8:	6879      	ldr	r1, [r7, #4]
 80041aa:	6809      	ldr	r1, [r1, #0]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	69da      	ldr	r2, [r3, #28]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	431a      	orrs	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80041d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	6911      	ldr	r1, [r2, #16]
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	68d2      	ldr	r2, [r2, #12]
 80041e2:	4311      	orrs	r1, r2
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	430b      	orrs	r3, r1
 80041ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	695a      	ldr	r2, [r3, #20]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f042 0201 	orr.w	r2, r2, #1
 8004216:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2220      	movs	r2, #32
 8004222:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	000186a0 	.word	0x000186a0
 8004244:	001e847f 	.word	0x001e847f
 8004248:	003d08ff 	.word	0x003d08ff
 800424c:	431bde83 	.word	0x431bde83
 8004250:	10624dd3 	.word	0x10624dd3

08004254 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b088      	sub	sp, #32
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e128      	b.n	80044b8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800426c:	b2db      	uxtb	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d109      	bne.n	8004286 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a90      	ldr	r2, [pc, #576]	@ (80044c0 <HAL_I2S_Init+0x26c>)
 800427e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f7fd f84d 	bl	8001320 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2202      	movs	r2, #2
 800428a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	69db      	ldr	r3, [r3, #28]
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	6812      	ldr	r2, [r2, #0]
 8004298:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800429c:	f023 030f 	bic.w	r3, r3, #15
 80042a0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2202      	movs	r2, #2
 80042a8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d060      	beq.n	8004374 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d102      	bne.n	80042c0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80042ba:	2310      	movs	r3, #16
 80042bc:	617b      	str	r3, [r7, #20]
 80042be:	e001      	b.n	80042c4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80042c0:	2320      	movs	r3, #32
 80042c2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	2b20      	cmp	r3, #32
 80042ca:	d802      	bhi.n	80042d2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	005b      	lsls	r3, r3, #1
 80042d0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80042d2:	2001      	movs	r0, #1
 80042d4:	f001 fa0a 	bl	80056ec <HAL_RCCEx_GetPeriphCLKFreq>
 80042d8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042e2:	d125      	bne.n	8004330 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d010      	beq.n	800430e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80042f6:	4613      	mov	r3, r2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	4413      	add	r3, r2
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	461a      	mov	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	fbb2 f3f3 	udiv	r3, r2, r3
 8004308:	3305      	adds	r3, #5
 800430a:	613b      	str	r3, [r7, #16]
 800430c:	e01f      	b.n	800434e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	fbb2 f2f3 	udiv	r2, r2, r3
 8004318:	4613      	mov	r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4413      	add	r3, r2
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	461a      	mov	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	fbb2 f3f3 	udiv	r3, r2, r3
 800432a:	3305      	adds	r3, #5
 800432c:	613b      	str	r3, [r7, #16]
 800432e:	e00e      	b.n	800434e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004330:	68fa      	ldr	r2, [r7, #12]
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	fbb2 f2f3 	udiv	r2, r2, r3
 8004338:	4613      	mov	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4413      	add	r3, r2
 800433e:	005b      	lsls	r3, r3, #1
 8004340:	461a      	mov	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	fbb2 f3f3 	udiv	r3, r2, r3
 800434a:	3305      	adds	r3, #5
 800434c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	4a5c      	ldr	r2, [pc, #368]	@ (80044c4 <HAL_I2S_Init+0x270>)
 8004352:	fba2 2303 	umull	r2, r3, r2, r3
 8004356:	08db      	lsrs	r3, r3, #3
 8004358:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	085b      	lsrs	r3, r3, #1
 800436a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	021b      	lsls	r3, r3, #8
 8004370:	61bb      	str	r3, [r7, #24]
 8004372:	e003      	b.n	800437c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004374:	2302      	movs	r3, #2
 8004376:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004378:	2300      	movs	r3, #0
 800437a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d902      	bls.n	8004388 <HAL_I2S_Init+0x134>
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	2bff      	cmp	r3, #255	@ 0xff
 8004386:	d907      	bls.n	8004398 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800438c:	f043 0210 	orr.w	r2, r3, #16
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e08f      	b.n	80044b8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	691a      	ldr	r2, [r3, #16]
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	ea42 0103 	orr.w	r1, r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	69fa      	ldr	r2, [r7, #28]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80043b6:	f023 030f 	bic.w	r3, r3, #15
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	6851      	ldr	r1, [r2, #4]
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	6892      	ldr	r2, [r2, #8]
 80043c2:	4311      	orrs	r1, r2
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	68d2      	ldr	r2, [r2, #12]
 80043c8:	4311      	orrs	r1, r2
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6992      	ldr	r2, [r2, #24]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043da:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d161      	bne.n	80044a8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	4a38      	ldr	r2, [pc, #224]	@ (80044c8 <HAL_I2S_Init+0x274>)
 80043e8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a37      	ldr	r2, [pc, #220]	@ (80044cc <HAL_I2S_Init+0x278>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d101      	bne.n	80043f8 <HAL_I2S_Init+0x1a4>
 80043f4:	4b36      	ldr	r3, [pc, #216]	@ (80044d0 <HAL_I2S_Init+0x27c>)
 80043f6:	e001      	b.n	80043fc <HAL_I2S_Init+0x1a8>
 80043f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043fc:	69db      	ldr	r3, [r3, #28]
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	6812      	ldr	r2, [r2, #0]
 8004402:	4932      	ldr	r1, [pc, #200]	@ (80044cc <HAL_I2S_Init+0x278>)
 8004404:	428a      	cmp	r2, r1
 8004406:	d101      	bne.n	800440c <HAL_I2S_Init+0x1b8>
 8004408:	4a31      	ldr	r2, [pc, #196]	@ (80044d0 <HAL_I2S_Init+0x27c>)
 800440a:	e001      	b.n	8004410 <HAL_I2S_Init+0x1bc>
 800440c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004410:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004414:	f023 030f 	bic.w	r3, r3, #15
 8004418:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a2b      	ldr	r2, [pc, #172]	@ (80044cc <HAL_I2S_Init+0x278>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d101      	bne.n	8004428 <HAL_I2S_Init+0x1d4>
 8004424:	4b2a      	ldr	r3, [pc, #168]	@ (80044d0 <HAL_I2S_Init+0x27c>)
 8004426:	e001      	b.n	800442c <HAL_I2S_Init+0x1d8>
 8004428:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800442c:	2202      	movs	r2, #2
 800442e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a25      	ldr	r2, [pc, #148]	@ (80044cc <HAL_I2S_Init+0x278>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d101      	bne.n	800443e <HAL_I2S_Init+0x1ea>
 800443a:	4b25      	ldr	r3, [pc, #148]	@ (80044d0 <HAL_I2S_Init+0x27c>)
 800443c:	e001      	b.n	8004442 <HAL_I2S_Init+0x1ee>
 800443e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004442:	69db      	ldr	r3, [r3, #28]
 8004444:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800444e:	d003      	beq.n	8004458 <HAL_I2S_Init+0x204>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d103      	bne.n	8004460 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004458:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800445c:	613b      	str	r3, [r7, #16]
 800445e:	e001      	b.n	8004464 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004460:	2300      	movs	r3, #0
 8004462:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800446e:	4313      	orrs	r3, r2
 8004470:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004478:	4313      	orrs	r3, r2
 800447a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	699b      	ldr	r3, [r3, #24]
 8004480:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004482:	4313      	orrs	r3, r2
 8004484:	b29a      	uxth	r2, r3
 8004486:	897b      	ldrh	r3, [r7, #10]
 8004488:	4313      	orrs	r3, r2
 800448a:	b29b      	uxth	r3, r3
 800448c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004490:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a0d      	ldr	r2, [pc, #52]	@ (80044cc <HAL_I2S_Init+0x278>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d101      	bne.n	80044a0 <HAL_I2S_Init+0x24c>
 800449c:	4b0c      	ldr	r3, [pc, #48]	@ (80044d0 <HAL_I2S_Init+0x27c>)
 800449e:	e001      	b.n	80044a4 <HAL_I2S_Init+0x250>
 80044a0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044a4:	897a      	ldrh	r2, [r7, #10]
 80044a6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3720      	adds	r7, #32
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}
 80044c0:	080045cb 	.word	0x080045cb
 80044c4:	cccccccd 	.word	0xcccccccd
 80044c8:	080046e1 	.word	0x080046e1
 80044cc:	40003800 	.word	0x40003800
 80044d0:	40003400 	.word	0x40003400

080044d4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004504:	bf00      	nop
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451c:	881a      	ldrh	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004528:	1c9a      	adds	r2, r3, #2
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004532:	b29b      	uxth	r3, r3
 8004534:	3b01      	subs	r3, #1
 8004536:	b29a      	uxth	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004540:	b29b      	uxth	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d10e      	bne.n	8004564 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	685a      	ldr	r2, [r3, #4]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004554:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2201      	movs	r2, #1
 800455a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f7ff ffb8 	bl	80044d4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004564:	bf00      	nop
 8004566:	3708      	adds	r7, #8
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68da      	ldr	r2, [r3, #12]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800457e:	b292      	uxth	r2, r2
 8004580:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004586:	1c9a      	adds	r2, r3, #2
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004590:	b29b      	uxth	r3, r3
 8004592:	3b01      	subs	r3, #1
 8004594:	b29a      	uxth	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800459e:	b29b      	uxth	r3, r3
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10e      	bne.n	80045c2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80045b2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f7ff ff93 	bl	80044e8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80045c2:	bf00      	nop
 80045c4:	3708      	adds	r7, #8
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80045ca:	b580      	push	{r7, lr}
 80045cc:	b086      	sub	sp, #24
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d13a      	bne.n	800465c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f003 0301 	and.w	r3, r3, #1
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d109      	bne.n	8004604 <I2S_IRQHandler+0x3a>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045fa:	2b40      	cmp	r3, #64	@ 0x40
 80045fc:	d102      	bne.n	8004604 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f7ff ffb4 	bl	800456c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800460a:	2b40      	cmp	r3, #64	@ 0x40
 800460c:	d126      	bne.n	800465c <I2S_IRQHandler+0x92>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f003 0320 	and.w	r3, r3, #32
 8004618:	2b20      	cmp	r3, #32
 800461a:	d11f      	bne.n	800465c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	685a      	ldr	r2, [r3, #4]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800462a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800462c:	2300      	movs	r3, #0
 800462e:	613b      	str	r3, [r7, #16]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	613b      	str	r3, [r7, #16]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	613b      	str	r3, [r7, #16]
 8004640:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800464e:	f043 0202 	orr.w	r2, r3, #2
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7ff ff50 	bl	80044fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b03      	cmp	r3, #3
 8004666:	d136      	bne.n	80046d6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b02      	cmp	r3, #2
 8004670:	d109      	bne.n	8004686 <I2S_IRQHandler+0xbc>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800467c:	2b80      	cmp	r3, #128	@ 0x80
 800467e:	d102      	bne.n	8004686 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f7ff ff45 	bl	8004510 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b08      	cmp	r3, #8
 800468e:	d122      	bne.n	80046d6 <I2S_IRQHandler+0x10c>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f003 0320 	and.w	r3, r3, #32
 800469a:	2b20      	cmp	r3, #32
 800469c:	d11b      	bne.n	80046d6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80046ac:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80046ae:	2300      	movs	r3, #0
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	60fb      	str	r3, [r7, #12]
 80046ba:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c8:	f043 0204 	orr.w	r2, r3, #4
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f7ff ff13 	bl	80044fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80046d6:	bf00      	nop
 80046d8:	3718      	adds	r7, #24
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
	...

080046e0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b088      	sub	sp, #32
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a92      	ldr	r2, [pc, #584]	@ (8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d101      	bne.n	80046fe <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80046fa:	4b92      	ldr	r3, [pc, #584]	@ (8004944 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80046fc:	e001      	b.n	8004702 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80046fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a8b      	ldr	r2, [pc, #556]	@ (8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d101      	bne.n	800471c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004718:	4b8a      	ldr	r3, [pc, #552]	@ (8004944 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800471a:	e001      	b.n	8004720 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800471c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800472c:	d004      	beq.n	8004738 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	f040 8099 	bne.w	800486a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b02      	cmp	r3, #2
 8004740:	d107      	bne.n	8004752 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004748:	2b00      	cmp	r3, #0
 800474a:	d002      	beq.n	8004752 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 f925 	bl	800499c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b01      	cmp	r3, #1
 800475a:	d107      	bne.n	800476c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004762:	2b00      	cmp	r3, #0
 8004764:	d002      	beq.n	800476c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 f9c8 	bl	8004afc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004772:	2b40      	cmp	r3, #64	@ 0x40
 8004774:	d13a      	bne.n	80047ec <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	f003 0320 	and.w	r3, r3, #32
 800477c:	2b00      	cmp	r3, #0
 800477e:	d035      	beq.n	80047ec <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a6e      	ldr	r2, [pc, #440]	@ (8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d101      	bne.n	800478e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800478a:	4b6e      	ldr	r3, [pc, #440]	@ (8004944 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800478c:	e001      	b.n	8004792 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800478e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4969      	ldr	r1, [pc, #420]	@ (8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800479a:	428b      	cmp	r3, r1
 800479c:	d101      	bne.n	80047a2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800479e:	4b69      	ldr	r3, [pc, #420]	@ (8004944 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80047a0:	e001      	b.n	80047a6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80047a2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80047a6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80047aa:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685a      	ldr	r2, [r3, #4]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80047ba:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80047bc:	2300      	movs	r3, #0
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	60fb      	str	r3, [r7, #12]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	60fb      	str	r3, [r7, #12]
 80047d0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2201      	movs	r2, #1
 80047d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047de:	f043 0202 	orr.w	r2, r3, #2
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f7ff fe88 	bl	80044fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	f003 0308 	and.w	r3, r3, #8
 80047f2:	2b08      	cmp	r3, #8
 80047f4:	f040 80c3 	bne.w	800497e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	f003 0320 	and.w	r3, r3, #32
 80047fe:	2b00      	cmp	r3, #0
 8004800:	f000 80bd 	beq.w	800497e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004812:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a49      	ldr	r2, [pc, #292]	@ (8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d101      	bne.n	8004822 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800481e:	4b49      	ldr	r3, [pc, #292]	@ (8004944 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004820:	e001      	b.n	8004826 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004822:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4944      	ldr	r1, [pc, #272]	@ (8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800482e:	428b      	cmp	r3, r1
 8004830:	d101      	bne.n	8004836 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004832:	4b44      	ldr	r3, [pc, #272]	@ (8004944 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004834:	e001      	b.n	800483a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004836:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800483a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800483e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004840:	2300      	movs	r3, #0
 8004842:	60bb      	str	r3, [r7, #8]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	60bb      	str	r3, [r7, #8]
 800484c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800485a:	f043 0204 	orr.w	r2, r3, #4
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7ff fe4a 	bl	80044fc <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004868:	e089      	b.n	800497e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b02      	cmp	r3, #2
 8004872:	d107      	bne.n	8004884 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800487a:	2b00      	cmp	r3, #0
 800487c:	d002      	beq.n	8004884 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 f8be 	bl	8004a00 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b01      	cmp	r3, #1
 800488c:	d107      	bne.n	800489e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f8fd 	bl	8004a98 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a4:	2b40      	cmp	r3, #64	@ 0x40
 80048a6:	d12f      	bne.n	8004908 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f003 0320 	and.w	r3, r3, #32
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d02a      	beq.n	8004908 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80048c0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a1e      	ldr	r2, [pc, #120]	@ (8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d101      	bne.n	80048d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80048cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004944 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80048ce:	e001      	b.n	80048d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80048d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80048d4:	685a      	ldr	r2, [r3, #4]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4919      	ldr	r1, [pc, #100]	@ (8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80048dc:	428b      	cmp	r3, r1
 80048de:	d101      	bne.n	80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80048e0:	4b18      	ldr	r3, [pc, #96]	@ (8004944 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80048e2:	e001      	b.n	80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80048e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80048e8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80048ec:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2201      	movs	r2, #1
 80048f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048fa:	f043 0202 	orr.w	r2, r3, #2
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7ff fdfa 	bl	80044fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	f003 0308 	and.w	r3, r3, #8
 800490e:	2b08      	cmp	r3, #8
 8004910:	d136      	bne.n	8004980 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	f003 0320 	and.w	r3, r3, #32
 8004918:	2b00      	cmp	r3, #0
 800491a:	d031      	beq.n	8004980 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a07      	ldr	r2, [pc, #28]	@ (8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d101      	bne.n	800492a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004926:	4b07      	ldr	r3, [pc, #28]	@ (8004944 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004928:	e001      	b.n	800492e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800492a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800492e:	685a      	ldr	r2, [r3, #4]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4902      	ldr	r1, [pc, #8]	@ (8004940 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004936:	428b      	cmp	r3, r1
 8004938:	d106      	bne.n	8004948 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800493a:	4b02      	ldr	r3, [pc, #8]	@ (8004944 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800493c:	e006      	b.n	800494c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800493e:	bf00      	nop
 8004940:	40003800 	.word	0x40003800
 8004944:	40003400 	.word	0x40003400
 8004948:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800494c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004950:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004960:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800496e:	f043 0204 	orr.w	r2, r3, #4
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f7ff fdc0 	bl	80044fc <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800497c:	e000      	b.n	8004980 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800497e:	bf00      	nop
}
 8004980:	bf00      	nop
 8004982:	3720      	adds	r7, #32
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b082      	sub	sp, #8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a8:	1c99      	adds	r1, r3, #2
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	6251      	str	r1, [r2, #36]	@ 0x24
 80049ae:	881a      	ldrh	r2, [r3, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	3b01      	subs	r3, #1
 80049be:	b29a      	uxth	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d113      	bne.n	80049f6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	685a      	ldr	r2, [r3, #4]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80049dc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d106      	bne.n	80049f6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f7ff ffc9 	bl	8004988 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80049f6:	bf00      	nop
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
	...

08004a00 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0c:	1c99      	adds	r1, r3, #2
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	6251      	str	r1, [r2, #36]	@ 0x24
 8004a12:	8819      	ldrh	r1, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a1d      	ldr	r2, [pc, #116]	@ (8004a90 <I2SEx_TxISR_I2SExt+0x90>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d101      	bne.n	8004a22 <I2SEx_TxISR_I2SExt+0x22>
 8004a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8004a94 <I2SEx_TxISR_I2SExt+0x94>)
 8004a20:	e001      	b.n	8004a26 <I2SEx_TxISR_I2SExt+0x26>
 8004a22:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a26:	460a      	mov	r2, r1
 8004a28:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	3b01      	subs	r3, #1
 8004a32:	b29a      	uxth	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d121      	bne.n	8004a86 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a12      	ldr	r2, [pc, #72]	@ (8004a90 <I2SEx_TxISR_I2SExt+0x90>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d101      	bne.n	8004a50 <I2SEx_TxISR_I2SExt+0x50>
 8004a4c:	4b11      	ldr	r3, [pc, #68]	@ (8004a94 <I2SEx_TxISR_I2SExt+0x94>)
 8004a4e:	e001      	b.n	8004a54 <I2SEx_TxISR_I2SExt+0x54>
 8004a50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	490d      	ldr	r1, [pc, #52]	@ (8004a90 <I2SEx_TxISR_I2SExt+0x90>)
 8004a5c:	428b      	cmp	r3, r1
 8004a5e:	d101      	bne.n	8004a64 <I2SEx_TxISR_I2SExt+0x64>
 8004a60:	4b0c      	ldr	r3, [pc, #48]	@ (8004a94 <I2SEx_TxISR_I2SExt+0x94>)
 8004a62:	e001      	b.n	8004a68 <I2SEx_TxISR_I2SExt+0x68>
 8004a64:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004a68:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004a6c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d106      	bne.n	8004a86 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff ff81 	bl	8004988 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a86:	bf00      	nop
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	40003800 	.word	0x40003800
 8004a94:	40003400 	.word	0x40003400

08004a98 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68d8      	ldr	r0, [r3, #12]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aaa:	1c99      	adds	r1, r3, #2
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004ab0:	b282      	uxth	r2, r0
 8004ab2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	3b01      	subs	r3, #1
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d113      	bne.n	8004af4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685a      	ldr	r2, [r3, #4]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004ada:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d106      	bne.n	8004af4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f7ff ff4a 	bl	8004988 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004af4:	bf00      	nop
 8004af6:	3708      	adds	r7, #8
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a20      	ldr	r2, [pc, #128]	@ (8004b8c <I2SEx_RxISR_I2SExt+0x90>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d101      	bne.n	8004b12 <I2SEx_RxISR_I2SExt+0x16>
 8004b0e:	4b20      	ldr	r3, [pc, #128]	@ (8004b90 <I2SEx_RxISR_I2SExt+0x94>)
 8004b10:	e001      	b.n	8004b16 <I2SEx_RxISR_I2SExt+0x1a>
 8004b12:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b16:	68d8      	ldr	r0, [r3, #12]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1c:	1c99      	adds	r1, r3, #2
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004b22:	b282      	uxth	r2, r0
 8004b24:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d121      	bne.n	8004b82 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a12      	ldr	r2, [pc, #72]	@ (8004b8c <I2SEx_RxISR_I2SExt+0x90>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d101      	bne.n	8004b4c <I2SEx_RxISR_I2SExt+0x50>
 8004b48:	4b11      	ldr	r3, [pc, #68]	@ (8004b90 <I2SEx_RxISR_I2SExt+0x94>)
 8004b4a:	e001      	b.n	8004b50 <I2SEx_RxISR_I2SExt+0x54>
 8004b4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b50:	685a      	ldr	r2, [r3, #4]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	490d      	ldr	r1, [pc, #52]	@ (8004b8c <I2SEx_RxISR_I2SExt+0x90>)
 8004b58:	428b      	cmp	r3, r1
 8004b5a:	d101      	bne.n	8004b60 <I2SEx_RxISR_I2SExt+0x64>
 8004b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b90 <I2SEx_RxISR_I2SExt+0x94>)
 8004b5e:	e001      	b.n	8004b64 <I2SEx_RxISR_I2SExt+0x68>
 8004b60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004b64:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004b68:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d106      	bne.n	8004b82 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f7ff ff03 	bl	8004988 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b82:	bf00      	nop
 8004b84:	3708      	adds	r7, #8
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40003800 	.word	0x40003800
 8004b90:	40003400 	.word	0x40003400

08004b94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d101      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e267      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0301 	and.w	r3, r3, #1
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d075      	beq.n	8004c9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004bb2:	4b88      	ldr	r3, [pc, #544]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 030c 	and.w	r3, r3, #12
 8004bba:	2b04      	cmp	r3, #4
 8004bbc:	d00c      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bbe:	4b85      	ldr	r3, [pc, #532]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d112      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bca:	4b82      	ldr	r3, [pc, #520]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bd6:	d10b      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bd8:	4b7e      	ldr	r3, [pc, #504]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d05b      	beq.n	8004c9c <HAL_RCC_OscConfig+0x108>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d157      	bne.n	8004c9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e242      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bf8:	d106      	bne.n	8004c08 <HAL_RCC_OscConfig+0x74>
 8004bfa:	4b76      	ldr	r3, [pc, #472]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a75      	ldr	r2, [pc, #468]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c04:	6013      	str	r3, [r2, #0]
 8004c06:	e01d      	b.n	8004c44 <HAL_RCC_OscConfig+0xb0>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c10:	d10c      	bne.n	8004c2c <HAL_RCC_OscConfig+0x98>
 8004c12:	4b70      	ldr	r3, [pc, #448]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a6f      	ldr	r2, [pc, #444]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c1c:	6013      	str	r3, [r2, #0]
 8004c1e:	4b6d      	ldr	r3, [pc, #436]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a6c      	ldr	r2, [pc, #432]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c28:	6013      	str	r3, [r2, #0]
 8004c2a:	e00b      	b.n	8004c44 <HAL_RCC_OscConfig+0xb0>
 8004c2c:	4b69      	ldr	r3, [pc, #420]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a68      	ldr	r2, [pc, #416]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c36:	6013      	str	r3, [r2, #0]
 8004c38:	4b66      	ldr	r3, [pc, #408]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a65      	ldr	r2, [pc, #404]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d013      	beq.n	8004c74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c4c:	f7fc fde6 	bl	800181c <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c52:	e008      	b.n	8004c66 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c54:	f7fc fde2 	bl	800181c <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b64      	cmp	r3, #100	@ 0x64
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e207      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c66:	4b5b      	ldr	r3, [pc, #364]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d0f0      	beq.n	8004c54 <HAL_RCC_OscConfig+0xc0>
 8004c72:	e014      	b.n	8004c9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c74:	f7fc fdd2 	bl	800181c <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c7a:	e008      	b.n	8004c8e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c7c:	f7fc fdce 	bl	800181c <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b64      	cmp	r3, #100	@ 0x64
 8004c88:	d901      	bls.n	8004c8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e1f3      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c8e:	4b51      	ldr	r3, [pc, #324]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1f0      	bne.n	8004c7c <HAL_RCC_OscConfig+0xe8>
 8004c9a:	e000      	b.n	8004c9e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d063      	beq.n	8004d72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004caa:	4b4a      	ldr	r3, [pc, #296]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f003 030c 	and.w	r3, r3, #12
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00b      	beq.n	8004cce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cb6:	4b47      	ldr	r3, [pc, #284]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004cbe:	2b08      	cmp	r3, #8
 8004cc0:	d11c      	bne.n	8004cfc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cc2:	4b44      	ldr	r3, [pc, #272]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d116      	bne.n	8004cfc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cce:	4b41      	ldr	r3, [pc, #260]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0302 	and.w	r3, r3, #2
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d005      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x152>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d001      	beq.n	8004ce6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e1c7      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ce6:	4b3b      	ldr	r3, [pc, #236]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	4937      	ldr	r1, [pc, #220]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cfa:	e03a      	b.n	8004d72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d020      	beq.n	8004d46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d04:	4b34      	ldr	r3, [pc, #208]	@ (8004dd8 <HAL_RCC_OscConfig+0x244>)
 8004d06:	2201      	movs	r2, #1
 8004d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d0a:	f7fc fd87 	bl	800181c <HAL_GetTick>
 8004d0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d10:	e008      	b.n	8004d24 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d12:	f7fc fd83 	bl	800181c <HAL_GetTick>
 8004d16:	4602      	mov	r2, r0
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d901      	bls.n	8004d24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e1a8      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d24:	4b2b      	ldr	r3, [pc, #172]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0302 	and.w	r3, r3, #2
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d0f0      	beq.n	8004d12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d30:	4b28      	ldr	r3, [pc, #160]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	00db      	lsls	r3, r3, #3
 8004d3e:	4925      	ldr	r1, [pc, #148]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	600b      	str	r3, [r1, #0]
 8004d44:	e015      	b.n	8004d72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d46:	4b24      	ldr	r3, [pc, #144]	@ (8004dd8 <HAL_RCC_OscConfig+0x244>)
 8004d48:	2200      	movs	r2, #0
 8004d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d4c:	f7fc fd66 	bl	800181c <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d52:	e008      	b.n	8004d66 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d54:	f7fc fd62 	bl	800181c <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e187      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d66:	4b1b      	ldr	r3, [pc, #108]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d1f0      	bne.n	8004d54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0308 	and.w	r3, r3, #8
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d036      	beq.n	8004dec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d016      	beq.n	8004db4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d86:	4b15      	ldr	r3, [pc, #84]	@ (8004ddc <HAL_RCC_OscConfig+0x248>)
 8004d88:	2201      	movs	r2, #1
 8004d8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d8c:	f7fc fd46 	bl	800181c <HAL_GetTick>
 8004d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d92:	e008      	b.n	8004da6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d94:	f7fc fd42 	bl	800181c <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d901      	bls.n	8004da6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e167      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004da6:	4b0b      	ldr	r3, [pc, #44]	@ (8004dd4 <HAL_RCC_OscConfig+0x240>)
 8004da8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d0f0      	beq.n	8004d94 <HAL_RCC_OscConfig+0x200>
 8004db2:	e01b      	b.n	8004dec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004db4:	4b09      	ldr	r3, [pc, #36]	@ (8004ddc <HAL_RCC_OscConfig+0x248>)
 8004db6:	2200      	movs	r2, #0
 8004db8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dba:	f7fc fd2f 	bl	800181c <HAL_GetTick>
 8004dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dc0:	e00e      	b.n	8004de0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dc2:	f7fc fd2b 	bl	800181c <HAL_GetTick>
 8004dc6:	4602      	mov	r2, r0
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	d907      	bls.n	8004de0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e150      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
 8004dd4:	40023800 	.word	0x40023800
 8004dd8:	42470000 	.word	0x42470000
 8004ddc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004de0:	4b88      	ldr	r3, [pc, #544]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004de2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004de4:	f003 0302 	and.w	r3, r3, #2
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1ea      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f000 8097 	beq.w	8004f28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dfe:	4b81      	ldr	r3, [pc, #516]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10f      	bne.n	8004e2a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	60bb      	str	r3, [r7, #8]
 8004e0e:	4b7d      	ldr	r3, [pc, #500]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e12:	4a7c      	ldr	r2, [pc, #496]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004e14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e18:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e1a:	4b7a      	ldr	r3, [pc, #488]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e22:	60bb      	str	r3, [r7, #8]
 8004e24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e26:	2301      	movs	r3, #1
 8004e28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e2a:	4b77      	ldr	r3, [pc, #476]	@ (8005008 <HAL_RCC_OscConfig+0x474>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d118      	bne.n	8004e68 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e36:	4b74      	ldr	r3, [pc, #464]	@ (8005008 <HAL_RCC_OscConfig+0x474>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a73      	ldr	r2, [pc, #460]	@ (8005008 <HAL_RCC_OscConfig+0x474>)
 8004e3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e42:	f7fc fceb 	bl	800181c <HAL_GetTick>
 8004e46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e48:	e008      	b.n	8004e5c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e4a:	f7fc fce7 	bl	800181c <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e10c      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e5c:	4b6a      	ldr	r3, [pc, #424]	@ (8005008 <HAL_RCC_OscConfig+0x474>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d0f0      	beq.n	8004e4a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d106      	bne.n	8004e7e <HAL_RCC_OscConfig+0x2ea>
 8004e70:	4b64      	ldr	r3, [pc, #400]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e74:	4a63      	ldr	r2, [pc, #396]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004e76:	f043 0301 	orr.w	r3, r3, #1
 8004e7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e7c:	e01c      	b.n	8004eb8 <HAL_RCC_OscConfig+0x324>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	2b05      	cmp	r3, #5
 8004e84:	d10c      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x30c>
 8004e86:	4b5f      	ldr	r3, [pc, #380]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e8a:	4a5e      	ldr	r2, [pc, #376]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004e8c:	f043 0304 	orr.w	r3, r3, #4
 8004e90:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e92:	4b5c      	ldr	r3, [pc, #368]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004e94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e96:	4a5b      	ldr	r2, [pc, #364]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004e98:	f043 0301 	orr.w	r3, r3, #1
 8004e9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e9e:	e00b      	b.n	8004eb8 <HAL_RCC_OscConfig+0x324>
 8004ea0:	4b58      	ldr	r3, [pc, #352]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004ea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ea4:	4a57      	ldr	r2, [pc, #348]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004ea6:	f023 0301 	bic.w	r3, r3, #1
 8004eaa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eac:	4b55      	ldr	r3, [pc, #340]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eb0:	4a54      	ldr	r2, [pc, #336]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004eb2:	f023 0304 	bic.w	r3, r3, #4
 8004eb6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d015      	beq.n	8004eec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ec0:	f7fc fcac 	bl	800181c <HAL_GetTick>
 8004ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ec6:	e00a      	b.n	8004ede <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ec8:	f7fc fca8 	bl	800181c <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e0cb      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ede:	4b49      	ldr	r3, [pc, #292]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0ee      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x334>
 8004eea:	e014      	b.n	8004f16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004eec:	f7fc fc96 	bl	800181c <HAL_GetTick>
 8004ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ef2:	e00a      	b.n	8004f0a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ef4:	f7fc fc92 	bl	800181c <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d901      	bls.n	8004f0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004f06:	2303      	movs	r3, #3
 8004f08:	e0b5      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f0a:	4b3e      	ldr	r3, [pc, #248]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d1ee      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f16:	7dfb      	ldrb	r3, [r7, #23]
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d105      	bne.n	8004f28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f1c:	4b39      	ldr	r3, [pc, #228]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f20:	4a38      	ldr	r2, [pc, #224]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004f22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f26:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 80a1 	beq.w	8005074 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f32:	4b34      	ldr	r3, [pc, #208]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	f003 030c 	and.w	r3, r3, #12
 8004f3a:	2b08      	cmp	r3, #8
 8004f3c:	d05c      	beq.n	8004ff8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	2b02      	cmp	r3, #2
 8004f44:	d141      	bne.n	8004fca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f46:	4b31      	ldr	r3, [pc, #196]	@ (800500c <HAL_RCC_OscConfig+0x478>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f4c:	f7fc fc66 	bl	800181c <HAL_GetTick>
 8004f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f52:	e008      	b.n	8004f66 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f54:	f7fc fc62 	bl	800181c <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d901      	bls.n	8004f66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e087      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f66:	4b27      	ldr	r3, [pc, #156]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d1f0      	bne.n	8004f54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	69da      	ldr	r2, [r3, #28]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	431a      	orrs	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f80:	019b      	lsls	r3, r3, #6
 8004f82:	431a      	orrs	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f88:	085b      	lsrs	r3, r3, #1
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	041b      	lsls	r3, r3, #16
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f94:	061b      	lsls	r3, r3, #24
 8004f96:	491b      	ldr	r1, [pc, #108]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f9c:	4b1b      	ldr	r3, [pc, #108]	@ (800500c <HAL_RCC_OscConfig+0x478>)
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fa2:	f7fc fc3b 	bl	800181c <HAL_GetTick>
 8004fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fa8:	e008      	b.n	8004fbc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004faa:	f7fc fc37 	bl	800181c <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	2b02      	cmp	r3, #2
 8004fb6:	d901      	bls.n	8004fbc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e05c      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fbc:	4b11      	ldr	r3, [pc, #68]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d0f0      	beq.n	8004faa <HAL_RCC_OscConfig+0x416>
 8004fc8:	e054      	b.n	8005074 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fca:	4b10      	ldr	r3, [pc, #64]	@ (800500c <HAL_RCC_OscConfig+0x478>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fd0:	f7fc fc24 	bl	800181c <HAL_GetTick>
 8004fd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fd6:	e008      	b.n	8004fea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fd8:	f7fc fc20 	bl	800181c <HAL_GetTick>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	d901      	bls.n	8004fea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e045      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fea:	4b06      	ldr	r3, [pc, #24]	@ (8005004 <HAL_RCC_OscConfig+0x470>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1f0      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x444>
 8004ff6:	e03d      	b.n	8005074 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	699b      	ldr	r3, [r3, #24]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d107      	bne.n	8005010 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e038      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
 8005004:	40023800 	.word	0x40023800
 8005008:	40007000 	.word	0x40007000
 800500c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005010:	4b1b      	ldr	r3, [pc, #108]	@ (8005080 <HAL_RCC_OscConfig+0x4ec>)
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	699b      	ldr	r3, [r3, #24]
 800501a:	2b01      	cmp	r3, #1
 800501c:	d028      	beq.n	8005070 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005028:	429a      	cmp	r2, r3
 800502a:	d121      	bne.n	8005070 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005036:	429a      	cmp	r2, r3
 8005038:	d11a      	bne.n	8005070 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005040:	4013      	ands	r3, r2
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005046:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005048:	4293      	cmp	r3, r2
 800504a:	d111      	bne.n	8005070 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005056:	085b      	lsrs	r3, r3, #1
 8005058:	3b01      	subs	r3, #1
 800505a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800505c:	429a      	cmp	r2, r3
 800505e:	d107      	bne.n	8005070 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800506a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800506c:	429a      	cmp	r2, r3
 800506e:	d001      	beq.n	8005074 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e000      	b.n	8005076 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3718      	adds	r7, #24
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	40023800 	.word	0x40023800

08005084 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d101      	bne.n	8005098 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e0cc      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005098:	4b68      	ldr	r3, [pc, #416]	@ (800523c <HAL_RCC_ClockConfig+0x1b8>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0307 	and.w	r3, r3, #7
 80050a0:	683a      	ldr	r2, [r7, #0]
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d90c      	bls.n	80050c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050a6:	4b65      	ldr	r3, [pc, #404]	@ (800523c <HAL_RCC_ClockConfig+0x1b8>)
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	b2d2      	uxtb	r2, r2
 80050ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ae:	4b63      	ldr	r3, [pc, #396]	@ (800523c <HAL_RCC_ClockConfig+0x1b8>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0307 	and.w	r3, r3, #7
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d001      	beq.n	80050c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e0b8      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d020      	beq.n	800510e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0304 	and.w	r3, r3, #4
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d005      	beq.n	80050e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050d8:	4b59      	ldr	r3, [pc, #356]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	4a58      	ldr	r2, [pc, #352]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 80050de:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80050e2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0308 	and.w	r3, r3, #8
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d005      	beq.n	80050fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050f0:	4b53      	ldr	r3, [pc, #332]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	4a52      	ldr	r2, [pc, #328]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 80050f6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80050fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050fc:	4b50      	ldr	r3, [pc, #320]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	494d      	ldr	r1, [pc, #308]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 800510a:	4313      	orrs	r3, r2
 800510c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0301 	and.w	r3, r3, #1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d044      	beq.n	80051a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d107      	bne.n	8005132 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005122:	4b47      	ldr	r3, [pc, #284]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800512a:	2b00      	cmp	r3, #0
 800512c:	d119      	bne.n	8005162 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e07f      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	2b02      	cmp	r3, #2
 8005138:	d003      	beq.n	8005142 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800513e:	2b03      	cmp	r3, #3
 8005140:	d107      	bne.n	8005152 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005142:	4b3f      	ldr	r3, [pc, #252]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d109      	bne.n	8005162 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e06f      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005152:	4b3b      	ldr	r3, [pc, #236]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0302 	and.w	r3, r3, #2
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e067      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005162:	4b37      	ldr	r3, [pc, #220]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f023 0203 	bic.w	r2, r3, #3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	4934      	ldr	r1, [pc, #208]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 8005170:	4313      	orrs	r3, r2
 8005172:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005174:	f7fc fb52 	bl	800181c <HAL_GetTick>
 8005178:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800517a:	e00a      	b.n	8005192 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800517c:	f7fc fb4e 	bl	800181c <HAL_GetTick>
 8005180:	4602      	mov	r2, r0
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	f241 3288 	movw	r2, #5000	@ 0x1388
 800518a:	4293      	cmp	r3, r2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e04f      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005192:	4b2b      	ldr	r3, [pc, #172]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 020c 	and.w	r2, r3, #12
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d1eb      	bne.n	800517c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051a4:	4b25      	ldr	r3, [pc, #148]	@ (800523c <HAL_RCC_ClockConfig+0x1b8>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0307 	and.w	r3, r3, #7
 80051ac:	683a      	ldr	r2, [r7, #0]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d20c      	bcs.n	80051cc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051b2:	4b22      	ldr	r3, [pc, #136]	@ (800523c <HAL_RCC_ClockConfig+0x1b8>)
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	b2d2      	uxtb	r2, r2
 80051b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051ba:	4b20      	ldr	r3, [pc, #128]	@ (800523c <HAL_RCC_ClockConfig+0x1b8>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0307 	and.w	r3, r3, #7
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d001      	beq.n	80051cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e032      	b.n	8005232 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0304 	and.w	r3, r3, #4
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d008      	beq.n	80051ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051d8:	4b19      	ldr	r3, [pc, #100]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	4916      	ldr	r1, [pc, #88]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 80051e6:	4313      	orrs	r3, r2
 80051e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0308 	and.w	r3, r3, #8
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d009      	beq.n	800520a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051f6:	4b12      	ldr	r3, [pc, #72]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	00db      	lsls	r3, r3, #3
 8005204:	490e      	ldr	r1, [pc, #56]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 8005206:	4313      	orrs	r3, r2
 8005208:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800520a:	f000 f821 	bl	8005250 <HAL_RCC_GetSysClockFreq>
 800520e:	4602      	mov	r2, r0
 8005210:	4b0b      	ldr	r3, [pc, #44]	@ (8005240 <HAL_RCC_ClockConfig+0x1bc>)
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	091b      	lsrs	r3, r3, #4
 8005216:	f003 030f 	and.w	r3, r3, #15
 800521a:	490a      	ldr	r1, [pc, #40]	@ (8005244 <HAL_RCC_ClockConfig+0x1c0>)
 800521c:	5ccb      	ldrb	r3, [r1, r3]
 800521e:	fa22 f303 	lsr.w	r3, r2, r3
 8005222:	4a09      	ldr	r2, [pc, #36]	@ (8005248 <HAL_RCC_ClockConfig+0x1c4>)
 8005224:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005226:	4b09      	ldr	r3, [pc, #36]	@ (800524c <HAL_RCC_ClockConfig+0x1c8>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4618      	mov	r0, r3
 800522c:	f7fc f9aa 	bl	8001584 <HAL_InitTick>

  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	40023c00 	.word	0x40023c00
 8005240:	40023800 	.word	0x40023800
 8005244:	0800ded0 	.word	0x0800ded0
 8005248:	20000010 	.word	0x20000010
 800524c:	20000014 	.word	0x20000014

08005250 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005250:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005254:	b094      	sub	sp, #80	@ 0x50
 8005256:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005258:	2300      	movs	r3, #0
 800525a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800525c:	2300      	movs	r3, #0
 800525e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005260:	2300      	movs	r3, #0
 8005262:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005264:	2300      	movs	r3, #0
 8005266:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005268:	4b79      	ldr	r3, [pc, #484]	@ (8005450 <HAL_RCC_GetSysClockFreq+0x200>)
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f003 030c 	and.w	r3, r3, #12
 8005270:	2b08      	cmp	r3, #8
 8005272:	d00d      	beq.n	8005290 <HAL_RCC_GetSysClockFreq+0x40>
 8005274:	2b08      	cmp	r3, #8
 8005276:	f200 80e1 	bhi.w	800543c <HAL_RCC_GetSysClockFreq+0x1ec>
 800527a:	2b00      	cmp	r3, #0
 800527c:	d002      	beq.n	8005284 <HAL_RCC_GetSysClockFreq+0x34>
 800527e:	2b04      	cmp	r3, #4
 8005280:	d003      	beq.n	800528a <HAL_RCC_GetSysClockFreq+0x3a>
 8005282:	e0db      	b.n	800543c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005284:	4b73      	ldr	r3, [pc, #460]	@ (8005454 <HAL_RCC_GetSysClockFreq+0x204>)
 8005286:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005288:	e0db      	b.n	8005442 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800528a:	4b73      	ldr	r3, [pc, #460]	@ (8005458 <HAL_RCC_GetSysClockFreq+0x208>)
 800528c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800528e:	e0d8      	b.n	8005442 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005290:	4b6f      	ldr	r3, [pc, #444]	@ (8005450 <HAL_RCC_GetSysClockFreq+0x200>)
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005298:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800529a:	4b6d      	ldr	r3, [pc, #436]	@ (8005450 <HAL_RCC_GetSysClockFreq+0x200>)
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d063      	beq.n	800536e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052a6:	4b6a      	ldr	r3, [pc, #424]	@ (8005450 <HAL_RCC_GetSysClockFreq+0x200>)
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	099b      	lsrs	r3, r3, #6
 80052ac:	2200      	movs	r2, #0
 80052ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80052b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80052b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80052ba:	2300      	movs	r3, #0
 80052bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80052be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80052c2:	4622      	mov	r2, r4
 80052c4:	462b      	mov	r3, r5
 80052c6:	f04f 0000 	mov.w	r0, #0
 80052ca:	f04f 0100 	mov.w	r1, #0
 80052ce:	0159      	lsls	r1, r3, #5
 80052d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052d4:	0150      	lsls	r0, r2, #5
 80052d6:	4602      	mov	r2, r0
 80052d8:	460b      	mov	r3, r1
 80052da:	4621      	mov	r1, r4
 80052dc:	1a51      	subs	r1, r2, r1
 80052de:	6139      	str	r1, [r7, #16]
 80052e0:	4629      	mov	r1, r5
 80052e2:	eb63 0301 	sbc.w	r3, r3, r1
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	f04f 0200 	mov.w	r2, #0
 80052ec:	f04f 0300 	mov.w	r3, #0
 80052f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052f4:	4659      	mov	r1, fp
 80052f6:	018b      	lsls	r3, r1, #6
 80052f8:	4651      	mov	r1, sl
 80052fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052fe:	4651      	mov	r1, sl
 8005300:	018a      	lsls	r2, r1, #6
 8005302:	4651      	mov	r1, sl
 8005304:	ebb2 0801 	subs.w	r8, r2, r1
 8005308:	4659      	mov	r1, fp
 800530a:	eb63 0901 	sbc.w	r9, r3, r1
 800530e:	f04f 0200 	mov.w	r2, #0
 8005312:	f04f 0300 	mov.w	r3, #0
 8005316:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800531a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800531e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005322:	4690      	mov	r8, r2
 8005324:	4699      	mov	r9, r3
 8005326:	4623      	mov	r3, r4
 8005328:	eb18 0303 	adds.w	r3, r8, r3
 800532c:	60bb      	str	r3, [r7, #8]
 800532e:	462b      	mov	r3, r5
 8005330:	eb49 0303 	adc.w	r3, r9, r3
 8005334:	60fb      	str	r3, [r7, #12]
 8005336:	f04f 0200 	mov.w	r2, #0
 800533a:	f04f 0300 	mov.w	r3, #0
 800533e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005342:	4629      	mov	r1, r5
 8005344:	024b      	lsls	r3, r1, #9
 8005346:	4621      	mov	r1, r4
 8005348:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800534c:	4621      	mov	r1, r4
 800534e:	024a      	lsls	r2, r1, #9
 8005350:	4610      	mov	r0, r2
 8005352:	4619      	mov	r1, r3
 8005354:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005356:	2200      	movs	r2, #0
 8005358:	62bb      	str	r3, [r7, #40]	@ 0x28
 800535a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800535c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005360:	f7fa ff36 	bl	80001d0 <__aeabi_uldivmod>
 8005364:	4602      	mov	r2, r0
 8005366:	460b      	mov	r3, r1
 8005368:	4613      	mov	r3, r2
 800536a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800536c:	e058      	b.n	8005420 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800536e:	4b38      	ldr	r3, [pc, #224]	@ (8005450 <HAL_RCC_GetSysClockFreq+0x200>)
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	099b      	lsrs	r3, r3, #6
 8005374:	2200      	movs	r2, #0
 8005376:	4618      	mov	r0, r3
 8005378:	4611      	mov	r1, r2
 800537a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800537e:	623b      	str	r3, [r7, #32]
 8005380:	2300      	movs	r3, #0
 8005382:	627b      	str	r3, [r7, #36]	@ 0x24
 8005384:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005388:	4642      	mov	r2, r8
 800538a:	464b      	mov	r3, r9
 800538c:	f04f 0000 	mov.w	r0, #0
 8005390:	f04f 0100 	mov.w	r1, #0
 8005394:	0159      	lsls	r1, r3, #5
 8005396:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800539a:	0150      	lsls	r0, r2, #5
 800539c:	4602      	mov	r2, r0
 800539e:	460b      	mov	r3, r1
 80053a0:	4641      	mov	r1, r8
 80053a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80053a6:	4649      	mov	r1, r9
 80053a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80053ac:	f04f 0200 	mov.w	r2, #0
 80053b0:	f04f 0300 	mov.w	r3, #0
 80053b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80053b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80053bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80053c0:	ebb2 040a 	subs.w	r4, r2, sl
 80053c4:	eb63 050b 	sbc.w	r5, r3, fp
 80053c8:	f04f 0200 	mov.w	r2, #0
 80053cc:	f04f 0300 	mov.w	r3, #0
 80053d0:	00eb      	lsls	r3, r5, #3
 80053d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053d6:	00e2      	lsls	r2, r4, #3
 80053d8:	4614      	mov	r4, r2
 80053da:	461d      	mov	r5, r3
 80053dc:	4643      	mov	r3, r8
 80053de:	18e3      	adds	r3, r4, r3
 80053e0:	603b      	str	r3, [r7, #0]
 80053e2:	464b      	mov	r3, r9
 80053e4:	eb45 0303 	adc.w	r3, r5, r3
 80053e8:	607b      	str	r3, [r7, #4]
 80053ea:	f04f 0200 	mov.w	r2, #0
 80053ee:	f04f 0300 	mov.w	r3, #0
 80053f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053f6:	4629      	mov	r1, r5
 80053f8:	028b      	lsls	r3, r1, #10
 80053fa:	4621      	mov	r1, r4
 80053fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005400:	4621      	mov	r1, r4
 8005402:	028a      	lsls	r2, r1, #10
 8005404:	4610      	mov	r0, r2
 8005406:	4619      	mov	r1, r3
 8005408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800540a:	2200      	movs	r2, #0
 800540c:	61bb      	str	r3, [r7, #24]
 800540e:	61fa      	str	r2, [r7, #28]
 8005410:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005414:	f7fa fedc 	bl	80001d0 <__aeabi_uldivmod>
 8005418:	4602      	mov	r2, r0
 800541a:	460b      	mov	r3, r1
 800541c:	4613      	mov	r3, r2
 800541e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005420:	4b0b      	ldr	r3, [pc, #44]	@ (8005450 <HAL_RCC_GetSysClockFreq+0x200>)
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	0c1b      	lsrs	r3, r3, #16
 8005426:	f003 0303 	and.w	r3, r3, #3
 800542a:	3301      	adds	r3, #1
 800542c:	005b      	lsls	r3, r3, #1
 800542e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005430:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005434:	fbb2 f3f3 	udiv	r3, r2, r3
 8005438:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800543a:	e002      	b.n	8005442 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800543c:	4b05      	ldr	r3, [pc, #20]	@ (8005454 <HAL_RCC_GetSysClockFreq+0x204>)
 800543e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005440:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005442:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005444:	4618      	mov	r0, r3
 8005446:	3750      	adds	r7, #80	@ 0x50
 8005448:	46bd      	mov	sp, r7
 800544a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800544e:	bf00      	nop
 8005450:	40023800 	.word	0x40023800
 8005454:	00f42400 	.word	0x00f42400
 8005458:	007a1200 	.word	0x007a1200

0800545c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800545c:	b480      	push	{r7}
 800545e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005460:	4b03      	ldr	r3, [pc, #12]	@ (8005470 <HAL_RCC_GetHCLKFreq+0x14>)
 8005462:	681b      	ldr	r3, [r3, #0]
}
 8005464:	4618      	mov	r0, r3
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
 800546e:	bf00      	nop
 8005470:	20000010 	.word	0x20000010

08005474 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005478:	f7ff fff0 	bl	800545c <HAL_RCC_GetHCLKFreq>
 800547c:	4602      	mov	r2, r0
 800547e:	4b05      	ldr	r3, [pc, #20]	@ (8005494 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	0a9b      	lsrs	r3, r3, #10
 8005484:	f003 0307 	and.w	r3, r3, #7
 8005488:	4903      	ldr	r1, [pc, #12]	@ (8005498 <HAL_RCC_GetPCLK1Freq+0x24>)
 800548a:	5ccb      	ldrb	r3, [r1, r3]
 800548c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005490:	4618      	mov	r0, r3
 8005492:	bd80      	pop	{r7, pc}
 8005494:	40023800 	.word	0x40023800
 8005498:	0800dee0 	.word	0x0800dee0

0800549c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054a0:	f7ff ffdc 	bl	800545c <HAL_RCC_GetHCLKFreq>
 80054a4:	4602      	mov	r2, r0
 80054a6:	4b05      	ldr	r3, [pc, #20]	@ (80054bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	0b5b      	lsrs	r3, r3, #13
 80054ac:	f003 0307 	and.w	r3, r3, #7
 80054b0:	4903      	ldr	r1, [pc, #12]	@ (80054c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054b2:	5ccb      	ldrb	r3, [r1, r3]
 80054b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	40023800 	.word	0x40023800
 80054c0:	0800dee0 	.word	0x0800dee0

080054c4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	220f      	movs	r2, #15
 80054d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80054d4:	4b12      	ldr	r3, [pc, #72]	@ (8005520 <HAL_RCC_GetClockConfig+0x5c>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f003 0203 	and.w	r2, r3, #3
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80054e0:	4b0f      	ldr	r3, [pc, #60]	@ (8005520 <HAL_RCC_GetClockConfig+0x5c>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80054ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005520 <HAL_RCC_GetClockConfig+0x5c>)
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80054f8:	4b09      	ldr	r3, [pc, #36]	@ (8005520 <HAL_RCC_GetClockConfig+0x5c>)
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	08db      	lsrs	r3, r3, #3
 80054fe:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005506:	4b07      	ldr	r3, [pc, #28]	@ (8005524 <HAL_RCC_GetClockConfig+0x60>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0207 	and.w	r2, r3, #7
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	601a      	str	r2, [r3, #0]
}
 8005512:	bf00      	nop
 8005514:	370c      	adds	r7, #12
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	40023800 	.word	0x40023800
 8005524:	40023c00 	.word	0x40023c00

08005528 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005530:	2300      	movs	r3, #0
 8005532:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005534:	2300      	movs	r3, #0
 8005536:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0301 	and.w	r3, r3, #1
 8005540:	2b00      	cmp	r3, #0
 8005542:	d105      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800554c:	2b00      	cmp	r3, #0
 800554e:	d035      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005550:	4b62      	ldr	r3, [pc, #392]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005552:	2200      	movs	r2, #0
 8005554:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005556:	f7fc f961 	bl	800181c <HAL_GetTick>
 800555a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800555c:	e008      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800555e:	f7fc f95d 	bl	800181c <HAL_GetTick>
 8005562:	4602      	mov	r2, r0
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	2b02      	cmp	r3, #2
 800556a:	d901      	bls.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e0b0      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005570:	4b5b      	ldr	r3, [pc, #364]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1f0      	bne.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	019a      	lsls	r2, r3, #6
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	071b      	lsls	r3, r3, #28
 8005588:	4955      	ldr	r1, [pc, #340]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800558a:	4313      	orrs	r3, r2
 800558c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005590:	4b52      	ldr	r3, [pc, #328]	@ (80056dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005592:	2201      	movs	r2, #1
 8005594:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005596:	f7fc f941 	bl	800181c <HAL_GetTick>
 800559a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800559c:	e008      	b.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800559e:	f7fc f93d 	bl	800181c <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d901      	bls.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e090      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055b0:	4b4b      	ldr	r3, [pc, #300]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d0f0      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	f000 8083 	beq.w	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80055ca:	2300      	movs	r3, #0
 80055cc:	60fb      	str	r3, [r7, #12]
 80055ce:	4b44      	ldr	r3, [pc, #272]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d2:	4a43      	ldr	r2, [pc, #268]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80055da:	4b41      	ldr	r3, [pc, #260]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80055dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055e2:	60fb      	str	r3, [r7, #12]
 80055e4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80055e6:	4b3f      	ldr	r3, [pc, #252]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a3e      	ldr	r2, [pc, #248]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80055ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055f0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80055f2:	f7fc f913 	bl	800181c <HAL_GetTick>
 80055f6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80055f8:	e008      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055fa:	f7fc f90f 	bl	800181c <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	2b02      	cmp	r3, #2
 8005606:	d901      	bls.n	800560c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e062      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800560c:	4b35      	ldr	r3, [pc, #212]	@ (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0f0      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005618:	4b31      	ldr	r3, [pc, #196]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800561a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005620:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d02f      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	68db      	ldr	r3, [r3, #12]
 800562c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005630:	693a      	ldr	r2, [r7, #16]
 8005632:	429a      	cmp	r2, r3
 8005634:	d028      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005636:	4b2a      	ldr	r3, [pc, #168]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800563a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800563e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005640:	4b29      	ldr	r3, [pc, #164]	@ (80056e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005642:	2201      	movs	r2, #1
 8005644:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005646:	4b28      	ldr	r3, [pc, #160]	@ (80056e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005648:	2200      	movs	r2, #0
 800564a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800564c:	4a24      	ldr	r2, [pc, #144]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005652:	4b23      	ldr	r3, [pc, #140]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005656:	f003 0301 	and.w	r3, r3, #1
 800565a:	2b01      	cmp	r3, #1
 800565c:	d114      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800565e:	f7fc f8dd 	bl	800181c <HAL_GetTick>
 8005662:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005664:	e00a      	b.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005666:	f7fc f8d9 	bl	800181c <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005674:	4293      	cmp	r3, r2
 8005676:	d901      	bls.n	800567c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e02a      	b.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800567c:	4b18      	ldr	r3, [pc, #96]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800567e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005680:	f003 0302 	and.w	r3, r3, #2
 8005684:	2b00      	cmp	r3, #0
 8005686:	d0ee      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005690:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005694:	d10d      	bne.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005696:	4b12      	ldr	r3, [pc, #72]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80056a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056aa:	490d      	ldr	r1, [pc, #52]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056ac:	4313      	orrs	r3, r2
 80056ae:	608b      	str	r3, [r1, #8]
 80056b0:	e005      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x196>
 80056b2:	4b0b      	ldr	r3, [pc, #44]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	4a0a      	ldr	r2, [pc, #40]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056b8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80056bc:	6093      	str	r3, [r2, #8]
 80056be:	4b08      	ldr	r3, [pc, #32]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056c0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056ca:	4905      	ldr	r1, [pc, #20]	@ (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3718      	adds	r7, #24
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
 80056da:	bf00      	nop
 80056dc:	42470068 	.word	0x42470068
 80056e0:	40023800 	.word	0x40023800
 80056e4:	40007000 	.word	0x40007000
 80056e8:	42470e40 	.word	0x42470e40

080056ec <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b087      	sub	sp, #28
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80056f4:	2300      	movs	r3, #0
 80056f6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80056f8:	2300      	movs	r3, #0
 80056fa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005700:	2300      	movs	r3, #0
 8005702:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2b01      	cmp	r3, #1
 8005708:	d13f      	bne.n	800578a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800570a:	4b24      	ldr	r3, [pc, #144]	@ (800579c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005712:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d006      	beq.n	8005728 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005720:	d12f      	bne.n	8005782 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005722:	4b1f      	ldr	r3, [pc, #124]	@ (80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005724:	617b      	str	r3, [r7, #20]
          break;
 8005726:	e02f      	b.n	8005788 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005728:	4b1c      	ldr	r3, [pc, #112]	@ (800579c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005730:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005734:	d108      	bne.n	8005748 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005736:	4b19      	ldr	r3, [pc, #100]	@ (800579c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800573e:	4a19      	ldr	r2, [pc, #100]	@ (80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005740:	fbb2 f3f3 	udiv	r3, r2, r3
 8005744:	613b      	str	r3, [r7, #16]
 8005746:	e007      	b.n	8005758 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005748:	4b14      	ldr	r3, [pc, #80]	@ (800579c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005750:	4a15      	ldr	r2, [pc, #84]	@ (80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005752:	fbb2 f3f3 	udiv	r3, r2, r3
 8005756:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005758:	4b10      	ldr	r3, [pc, #64]	@ (800579c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800575a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800575e:	099b      	lsrs	r3, r3, #6
 8005760:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	fb02 f303 	mul.w	r3, r2, r3
 800576a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800576c:	4b0b      	ldr	r3, [pc, #44]	@ (800579c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800576e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005772:	0f1b      	lsrs	r3, r3, #28
 8005774:	f003 0307 	and.w	r3, r3, #7
 8005778:	68ba      	ldr	r2, [r7, #8]
 800577a:	fbb2 f3f3 	udiv	r3, r2, r3
 800577e:	617b      	str	r3, [r7, #20]
          break;
 8005780:	e002      	b.n	8005788 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005782:	2300      	movs	r3, #0
 8005784:	617b      	str	r3, [r7, #20]
          break;
 8005786:	bf00      	nop
        }
      }
      break;
 8005788:	e000      	b.n	800578c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800578a:	bf00      	nop
    }
  }
  return frequency;
 800578c:	697b      	ldr	r3, [r7, #20]
}
 800578e:	4618      	mov	r0, r3
 8005790:	371c      	adds	r7, #28
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	40023800 	.word	0x40023800
 80057a0:	00bb8000 	.word	0x00bb8000
 80057a4:	007a1200 	.word	0x007a1200
 80057a8:	00f42400 	.word	0x00f42400

080057ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e07b      	b.n	80058b6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d108      	bne.n	80057d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057ce:	d009      	beq.n	80057e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	61da      	str	r2, [r3, #28]
 80057d6:	e005      	b.n	80057e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2200      	movs	r2, #0
 80057e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d106      	bne.n	8005804 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f7fb fe0e 	bl	8001420 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2202      	movs	r2, #2
 8005808:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800581a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800582c:	431a      	orrs	r2, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005836:	431a      	orrs	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	f003 0302 	and.w	r3, r3, #2
 8005840:	431a      	orrs	r2, r3
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	431a      	orrs	r2, r3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	699b      	ldr	r3, [r3, #24]
 8005850:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005854:	431a      	orrs	r2, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	69db      	ldr	r3, [r3, #28]
 800585a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800585e:	431a      	orrs	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005868:	ea42 0103 	orr.w	r1, r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005870:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	430a      	orrs	r2, r1
 800587a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	0c1b      	lsrs	r3, r3, #16
 8005882:	f003 0104 	and.w	r1, r3, #4
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800588a:	f003 0210 	and.w	r2, r3, #16
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	430a      	orrs	r2, r1
 8005894:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	69da      	ldr	r2, [r3, #28]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80058b4:	2300      	movs	r3, #0
}
 80058b6:	4618      	mov	r0, r3
 80058b8:	3708      	adds	r7, #8
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}

080058be <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058be:	b580      	push	{r7, lr}
 80058c0:	b088      	sub	sp, #32
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	60f8      	str	r0, [r7, #12]
 80058c6:	60b9      	str	r1, [r7, #8]
 80058c8:	603b      	str	r3, [r7, #0]
 80058ca:	4613      	mov	r3, r2
 80058cc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058ce:	f7fb ffa5 	bl	800181c <HAL_GetTick>
 80058d2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80058d4:	88fb      	ldrh	r3, [r7, #6]
 80058d6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d001      	beq.n	80058e8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80058e4:	2302      	movs	r3, #2
 80058e6:	e12a      	b.n	8005b3e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d002      	beq.n	80058f4 <HAL_SPI_Transmit+0x36>
 80058ee:	88fb      	ldrh	r3, [r7, #6]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d101      	bne.n	80058f8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e122      	b.n	8005b3e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d101      	bne.n	8005906 <HAL_SPI_Transmit+0x48>
 8005902:	2302      	movs	r3, #2
 8005904:	e11b      	b.n	8005b3e <HAL_SPI_Transmit+0x280>
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2201      	movs	r2, #1
 800590a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2203      	movs	r2, #3
 8005912:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	68ba      	ldr	r2, [r7, #8]
 8005920:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	88fa      	ldrh	r2, [r7, #6]
 8005926:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	88fa      	ldrh	r2, [r7, #6]
 800592c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005954:	d10f      	bne.n	8005976 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005964:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005974:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005980:	2b40      	cmp	r3, #64	@ 0x40
 8005982:	d007      	beq.n	8005994 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005992:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800599c:	d152      	bne.n	8005a44 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d002      	beq.n	80059ac <HAL_SPI_Transmit+0xee>
 80059a6:	8b7b      	ldrh	r3, [r7, #26]
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d145      	bne.n	8005a38 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b0:	881a      	ldrh	r2, [r3, #0]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059bc:	1c9a      	adds	r2, r3, #2
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	3b01      	subs	r3, #1
 80059ca:	b29a      	uxth	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80059d0:	e032      	b.n	8005a38 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f003 0302 	and.w	r3, r3, #2
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d112      	bne.n	8005a06 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059e4:	881a      	ldrh	r2, [r3, #0]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059f0:	1c9a      	adds	r2, r3, #2
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	3b01      	subs	r3, #1
 80059fe:	b29a      	uxth	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005a04:	e018      	b.n	8005a38 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a06:	f7fb ff09 	bl	800181c <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	683a      	ldr	r2, [r7, #0]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d803      	bhi.n	8005a1e <HAL_SPI_Transmit+0x160>
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1c:	d102      	bne.n	8005a24 <HAL_SPI_Transmit+0x166>
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d109      	bne.n	8005a38 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005a34:	2303      	movs	r3, #3
 8005a36:	e082      	b.n	8005b3e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d1c7      	bne.n	80059d2 <HAL_SPI_Transmit+0x114>
 8005a42:	e053      	b.n	8005aec <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d002      	beq.n	8005a52 <HAL_SPI_Transmit+0x194>
 8005a4c:	8b7b      	ldrh	r3, [r7, #26]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d147      	bne.n	8005ae2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	330c      	adds	r3, #12
 8005a5c:	7812      	ldrb	r2, [r2, #0]
 8005a5e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a64:	1c5a      	adds	r2, r3, #1
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	3b01      	subs	r3, #1
 8005a72:	b29a      	uxth	r2, r3
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005a78:	e033      	b.n	8005ae2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	f003 0302 	and.w	r3, r3, #2
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d113      	bne.n	8005ab0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	330c      	adds	r3, #12
 8005a92:	7812      	ldrb	r2, [r2, #0]
 8005a94:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a9a:	1c5a      	adds	r2, r3, #1
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005aae:	e018      	b.n	8005ae2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ab0:	f7fb feb4 	bl	800181c <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	683a      	ldr	r2, [r7, #0]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d803      	bhi.n	8005ac8 <HAL_SPI_Transmit+0x20a>
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac6:	d102      	bne.n	8005ace <HAL_SPI_Transmit+0x210>
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d109      	bne.n	8005ae2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e02d      	b.n	8005b3e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1c6      	bne.n	8005a7a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005aec:	69fa      	ldr	r2, [r7, #28]
 8005aee:	6839      	ldr	r1, [r7, #0]
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 fbd9 	bl	80062a8 <SPI_EndRxTxTransaction>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2220      	movs	r2, #32
 8005b00:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10a      	bne.n	8005b20 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	617b      	str	r3, [r7, #20]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	617b      	str	r3, [r7, #20]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	617b      	str	r3, [r7, #20]
 8005b1e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d001      	beq.n	8005b3c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e000      	b.n	8005b3e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
  }
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3720      	adds	r7, #32
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b088      	sub	sp, #32
 8005b4a:	af02      	add	r7, sp, #8
 8005b4c:	60f8      	str	r0, [r7, #12]
 8005b4e:	60b9      	str	r1, [r7, #8]
 8005b50:	603b      	str	r3, [r7, #0]
 8005b52:	4613      	mov	r3, r2
 8005b54:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d001      	beq.n	8005b66 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005b62:	2302      	movs	r3, #2
 8005b64:	e104      	b.n	8005d70 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <HAL_SPI_Receive+0x2c>
 8005b6c:	88fb      	ldrh	r3, [r7, #6]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e0fc      	b.n	8005d70 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b7e:	d112      	bne.n	8005ba6 <HAL_SPI_Receive+0x60>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10e      	bne.n	8005ba6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2204      	movs	r2, #4
 8005b8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005b90:	88fa      	ldrh	r2, [r7, #6]
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	9300      	str	r3, [sp, #0]
 8005b96:	4613      	mov	r3, r2
 8005b98:	68ba      	ldr	r2, [r7, #8]
 8005b9a:	68b9      	ldr	r1, [r7, #8]
 8005b9c:	68f8      	ldr	r0, [r7, #12]
 8005b9e:	f000 f8eb 	bl	8005d78 <HAL_SPI_TransmitReceive>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	e0e4      	b.n	8005d70 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ba6:	f7fb fe39 	bl	800181c <HAL_GetTick>
 8005baa:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d101      	bne.n	8005bba <HAL_SPI_Receive+0x74>
 8005bb6:	2302      	movs	r3, #2
 8005bb8:	e0da      	b.n	8005d70 <HAL_SPI_Receive+0x22a>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2204      	movs	r2, #4
 8005bc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	68ba      	ldr	r2, [r7, #8]
 8005bd4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	88fa      	ldrh	r2, [r7, #6]
 8005bda:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	88fa      	ldrh	r2, [r7, #6]
 8005be0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c08:	d10f      	bne.n	8005c2a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005c28:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c34:	2b40      	cmp	r3, #64	@ 0x40
 8005c36:	d007      	beq.n	8005c48 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c46:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d170      	bne.n	8005d32 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005c50:	e035      	b.n	8005cbe <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d115      	bne.n	8005c8c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f103 020c 	add.w	r2, r3, #12
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c6c:	7812      	ldrb	r2, [r2, #0]
 8005c6e:	b2d2      	uxtb	r2, r2
 8005c70:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005c8a:	e018      	b.n	8005cbe <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c8c:	f7fb fdc6 	bl	800181c <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d803      	bhi.n	8005ca4 <HAL_SPI_Receive+0x15e>
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca2:	d102      	bne.n	8005caa <HAL_SPI_Receive+0x164>
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d109      	bne.n	8005cbe <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e058      	b.n	8005d70 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1c4      	bne.n	8005c52 <HAL_SPI_Receive+0x10c>
 8005cc8:	e038      	b.n	8005d3c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f003 0301 	and.w	r3, r3, #1
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d113      	bne.n	8005d00 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68da      	ldr	r2, [r3, #12]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ce2:	b292      	uxth	r2, r2
 8005ce4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cea:	1c9a      	adds	r2, r3, #2
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005cfe:	e018      	b.n	8005d32 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d00:	f7fb fd8c 	bl	800181c <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	683a      	ldr	r2, [r7, #0]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d803      	bhi.n	8005d18 <HAL_SPI_Receive+0x1d2>
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d16:	d102      	bne.n	8005d1e <HAL_SPI_Receive+0x1d8>
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d109      	bne.n	8005d32 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e01e      	b.n	8005d70 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d1c6      	bne.n	8005cca <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	6839      	ldr	r1, [r7, #0]
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 fa4b 	bl	80061dc <SPI_EndRxTransaction>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d002      	beq.n	8005d52 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d001      	beq.n	8005d6e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e000      	b.n	8005d70 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005d6e:	2300      	movs	r3, #0
  }
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3718      	adds	r7, #24
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b08a      	sub	sp, #40	@ 0x28
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
 8005d84:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005d86:	2301      	movs	r3, #1
 8005d88:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d8a:	f7fb fd47 	bl	800181c <HAL_GetTick>
 8005d8e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d96:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005d9e:	887b      	ldrh	r3, [r7, #2]
 8005da0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005da2:	7ffb      	ldrb	r3, [r7, #31]
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d00c      	beq.n	8005dc2 <HAL_SPI_TransmitReceive+0x4a>
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dae:	d106      	bne.n	8005dbe <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d102      	bne.n	8005dbe <HAL_SPI_TransmitReceive+0x46>
 8005db8:	7ffb      	ldrb	r3, [r7, #31]
 8005dba:	2b04      	cmp	r3, #4
 8005dbc:	d001      	beq.n	8005dc2 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	e17f      	b.n	80060c2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d005      	beq.n	8005dd4 <HAL_SPI_TransmitReceive+0x5c>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d002      	beq.n	8005dd4 <HAL_SPI_TransmitReceive+0x5c>
 8005dce:	887b      	ldrh	r3, [r7, #2]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e174      	b.n	80060c2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d101      	bne.n	8005de6 <HAL_SPI_TransmitReceive+0x6e>
 8005de2:	2302      	movs	r3, #2
 8005de4:	e16d      	b.n	80060c2 <HAL_SPI_TransmitReceive+0x34a>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b04      	cmp	r3, #4
 8005df8:	d003      	beq.n	8005e02 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2205      	movs	r2, #5
 8005dfe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	887a      	ldrh	r2, [r7, #2]
 8005e12:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	887a      	ldrh	r2, [r7, #2]
 8005e18:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	68ba      	ldr	r2, [r7, #8]
 8005e1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	887a      	ldrh	r2, [r7, #2]
 8005e24:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	887a      	ldrh	r2, [r7, #2]
 8005e2a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e42:	2b40      	cmp	r3, #64	@ 0x40
 8005e44:	d007      	beq.n	8005e56 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e54:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e5e:	d17e      	bne.n	8005f5e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d002      	beq.n	8005e6e <HAL_SPI_TransmitReceive+0xf6>
 8005e68:	8afb      	ldrh	r3, [r7, #22]
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d16c      	bne.n	8005f48 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e72:	881a      	ldrh	r2, [r3, #0]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e7e:	1c9a      	adds	r2, r3, #2
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	b29a      	uxth	r2, r3
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e92:	e059      	b.n	8005f48 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f003 0302 	and.w	r3, r3, #2
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	d11b      	bne.n	8005eda <HAL_SPI_TransmitReceive+0x162>
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ea6:	b29b      	uxth	r3, r3
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d016      	beq.n	8005eda <HAL_SPI_TransmitReceive+0x162>
 8005eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d113      	bne.n	8005eda <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb6:	881a      	ldrh	r2, [r3, #0]
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ec2:	1c9a      	adds	r2, r3, #2
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	3b01      	subs	r3, #1
 8005ed0:	b29a      	uxth	r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d119      	bne.n	8005f1c <HAL_SPI_TransmitReceive+0x1a4>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d014      	beq.n	8005f1c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68da      	ldr	r2, [r3, #12]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005efc:	b292      	uxth	r2, r2
 8005efe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f04:	1c9a      	adds	r2, r3, #2
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f0e:	b29b      	uxth	r3, r3
 8005f10:	3b01      	subs	r3, #1
 8005f12:	b29a      	uxth	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005f1c:	f7fb fc7e 	bl	800181c <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	6a3b      	ldr	r3, [r7, #32]
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d80d      	bhi.n	8005f48 <HAL_SPI_TransmitReceive+0x1d0>
 8005f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f32:	d009      	beq.n	8005f48 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e0bc      	b.n	80060c2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1a0      	bne.n	8005e94 <HAL_SPI_TransmitReceive+0x11c>
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d19b      	bne.n	8005e94 <HAL_SPI_TransmitReceive+0x11c>
 8005f5c:	e082      	b.n	8006064 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d002      	beq.n	8005f6c <HAL_SPI_TransmitReceive+0x1f4>
 8005f66:	8afb      	ldrh	r3, [r7, #22]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d171      	bne.n	8006050 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	330c      	adds	r3, #12
 8005f76:	7812      	ldrb	r2, [r2, #0]
 8005f78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f7e:	1c5a      	adds	r2, r3, #1
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005f92:	e05d      	b.n	8006050 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	f003 0302 	and.w	r3, r3, #2
 8005f9e:	2b02      	cmp	r3, #2
 8005fa0:	d11c      	bne.n	8005fdc <HAL_SPI_TransmitReceive+0x264>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d017      	beq.n	8005fdc <HAL_SPI_TransmitReceive+0x264>
 8005fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d114      	bne.n	8005fdc <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	330c      	adds	r3, #12
 8005fbc:	7812      	ldrb	r2, [r2, #0]
 8005fbe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc4:	1c5a      	adds	r2, r3, #1
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	b29a      	uxth	r2, r3
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d119      	bne.n	800601e <HAL_SPI_TransmitReceive+0x2a6>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d014      	beq.n	800601e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68da      	ldr	r2, [r3, #12]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006006:	1c5a      	adds	r2, r3, #1
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006010:	b29b      	uxth	r3, r3
 8006012:	3b01      	subs	r3, #1
 8006014:	b29a      	uxth	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800601a:	2301      	movs	r3, #1
 800601c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800601e:	f7fb fbfd 	bl	800181c <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	6a3b      	ldr	r3, [r7, #32]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800602a:	429a      	cmp	r2, r3
 800602c:	d803      	bhi.n	8006036 <HAL_SPI_TransmitReceive+0x2be>
 800602e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006034:	d102      	bne.n	800603c <HAL_SPI_TransmitReceive+0x2c4>
 8006036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006038:	2b00      	cmp	r3, #0
 800603a:	d109      	bne.n	8006050 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e038      	b.n	80060c2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006054:	b29b      	uxth	r3, r3
 8006056:	2b00      	cmp	r3, #0
 8006058:	d19c      	bne.n	8005f94 <HAL_SPI_TransmitReceive+0x21c>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800605e:	b29b      	uxth	r3, r3
 8006060:	2b00      	cmp	r3, #0
 8006062:	d197      	bne.n	8005f94 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006064:	6a3a      	ldr	r2, [r7, #32]
 8006066:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006068:	68f8      	ldr	r0, [r7, #12]
 800606a:	f000 f91d 	bl	80062a8 <SPI_EndRxTxTransaction>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d008      	beq.n	8006086 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2220      	movs	r2, #32
 8006078:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e01d      	b.n	80060c2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d10a      	bne.n	80060a4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800608e:	2300      	movs	r3, #0
 8006090:	613b      	str	r3, [r7, #16]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	613b      	str	r3, [r7, #16]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	613b      	str	r3, [r7, #16]
 80060a2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d001      	beq.n	80060c0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e000      	b.n	80060c2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80060c0:	2300      	movs	r3, #0
  }
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3728      	adds	r7, #40	@ 0x28
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
	...

080060cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b088      	sub	sp, #32
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	603b      	str	r3, [r7, #0]
 80060d8:	4613      	mov	r3, r2
 80060da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80060dc:	f7fb fb9e 	bl	800181c <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e4:	1a9b      	subs	r3, r3, r2
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	4413      	add	r3, r2
 80060ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80060ec:	f7fb fb96 	bl	800181c <HAL_GetTick>
 80060f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80060f2:	4b39      	ldr	r3, [pc, #228]	@ (80061d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	015b      	lsls	r3, r3, #5
 80060f8:	0d1b      	lsrs	r3, r3, #20
 80060fa:	69fa      	ldr	r2, [r7, #28]
 80060fc:	fb02 f303 	mul.w	r3, r2, r3
 8006100:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006102:	e055      	b.n	80061b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800610a:	d051      	beq.n	80061b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800610c:	f7fb fb86 	bl	800181c <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	69fa      	ldr	r2, [r7, #28]
 8006118:	429a      	cmp	r2, r3
 800611a:	d902      	bls.n	8006122 <SPI_WaitFlagStateUntilTimeout+0x56>
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d13d      	bne.n	800619e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	685a      	ldr	r2, [r3, #4]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006130:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800613a:	d111      	bne.n	8006160 <SPI_WaitFlagStateUntilTimeout+0x94>
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006144:	d004      	beq.n	8006150 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800614e:	d107      	bne.n	8006160 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800615e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006164:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006168:	d10f      	bne.n	800618a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006178:	601a      	str	r2, [r3, #0]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006188:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800619a:	2303      	movs	r3, #3
 800619c:	e018      	b.n	80061d0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d102      	bne.n	80061aa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	61fb      	str	r3, [r7, #28]
 80061a8:	e002      	b.n	80061b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	3b01      	subs	r3, #1
 80061ae:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	689a      	ldr	r2, [r3, #8]
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	4013      	ands	r3, r2
 80061ba:	68ba      	ldr	r2, [r7, #8]
 80061bc:	429a      	cmp	r2, r3
 80061be:	bf0c      	ite	eq
 80061c0:	2301      	moveq	r3, #1
 80061c2:	2300      	movne	r3, #0
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	461a      	mov	r2, r3
 80061c8:	79fb      	ldrb	r3, [r7, #7]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d19a      	bne.n	8006104 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80061ce:	2300      	movs	r3, #0
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3720      	adds	r7, #32
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	20000010 	.word	0x20000010

080061dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b086      	sub	sp, #24
 80061e0:	af02      	add	r7, sp, #8
 80061e2:	60f8      	str	r0, [r7, #12]
 80061e4:	60b9      	str	r1, [r7, #8]
 80061e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061f0:	d111      	bne.n	8006216 <SPI_EndRxTransaction+0x3a>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061fa:	d004      	beq.n	8006206 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006204:	d107      	bne.n	8006216 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006214:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800621e:	d12a      	bne.n	8006276 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006228:	d012      	beq.n	8006250 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	2200      	movs	r2, #0
 8006232:	2180      	movs	r1, #128	@ 0x80
 8006234:	68f8      	ldr	r0, [r7, #12]
 8006236:	f7ff ff49 	bl	80060cc <SPI_WaitFlagStateUntilTimeout>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d02d      	beq.n	800629c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006244:	f043 0220 	orr.w	r2, r3, #32
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	e026      	b.n	800629e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	9300      	str	r3, [sp, #0]
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	2200      	movs	r2, #0
 8006258:	2101      	movs	r1, #1
 800625a:	68f8      	ldr	r0, [r7, #12]
 800625c:	f7ff ff36 	bl	80060cc <SPI_WaitFlagStateUntilTimeout>
 8006260:	4603      	mov	r3, r0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d01a      	beq.n	800629c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800626a:	f043 0220 	orr.w	r2, r3, #32
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006272:	2303      	movs	r3, #3
 8006274:	e013      	b.n	800629e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	9300      	str	r3, [sp, #0]
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	2200      	movs	r2, #0
 800627e:	2101      	movs	r1, #1
 8006280:	68f8      	ldr	r0, [r7, #12]
 8006282:	f7ff ff23 	bl	80060cc <SPI_WaitFlagStateUntilTimeout>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d007      	beq.n	800629c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006290:	f043 0220 	orr.w	r2, r3, #32
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006298:	2303      	movs	r3, #3
 800629a:	e000      	b.n	800629e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3710      	adds	r7, #16
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
	...

080062a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b088      	sub	sp, #32
 80062ac:	af02      	add	r7, sp, #8
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	9300      	str	r3, [sp, #0]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	2201      	movs	r2, #1
 80062bc:	2102      	movs	r1, #2
 80062be:	68f8      	ldr	r0, [r7, #12]
 80062c0:	f7ff ff04 	bl	80060cc <SPI_WaitFlagStateUntilTimeout>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d007      	beq.n	80062da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ce:	f043 0220 	orr.w	r2, r3, #32
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	e032      	b.n	8006340 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80062da:	4b1b      	ldr	r3, [pc, #108]	@ (8006348 <SPI_EndRxTxTransaction+0xa0>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a1b      	ldr	r2, [pc, #108]	@ (800634c <SPI_EndRxTxTransaction+0xa4>)
 80062e0:	fba2 2303 	umull	r2, r3, r2, r3
 80062e4:	0d5b      	lsrs	r3, r3, #21
 80062e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80062ea:	fb02 f303 	mul.w	r3, r2, r3
 80062ee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062f8:	d112      	bne.n	8006320 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	9300      	str	r3, [sp, #0]
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	2200      	movs	r2, #0
 8006302:	2180      	movs	r1, #128	@ 0x80
 8006304:	68f8      	ldr	r0, [r7, #12]
 8006306:	f7ff fee1 	bl	80060cc <SPI_WaitFlagStateUntilTimeout>
 800630a:	4603      	mov	r3, r0
 800630c:	2b00      	cmp	r3, #0
 800630e:	d016      	beq.n	800633e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006314:	f043 0220 	orr.w	r2, r3, #32
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e00f      	b.n	8006340 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00a      	beq.n	800633c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	3b01      	subs	r3, #1
 800632a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006336:	2b80      	cmp	r3, #128	@ 0x80
 8006338:	d0f2      	beq.n	8006320 <SPI_EndRxTxTransaction+0x78>
 800633a:	e000      	b.n	800633e <SPI_EndRxTxTransaction+0x96>
        break;
 800633c:	bf00      	nop
  }

  return HAL_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3718      	adds	r7, #24
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	20000010 	.word	0x20000010
 800634c:	165e9f81 	.word	0x165e9f81

08006350 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b082      	sub	sp, #8
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d101      	bne.n	8006362 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e041      	b.n	80063e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006368:	b2db      	uxtb	r3, r3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d106      	bne.n	800637c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 f839 	bl	80063ee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2202      	movs	r2, #2
 8006380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	3304      	adds	r3, #4
 800638c:	4619      	mov	r1, r3
 800638e:	4610      	mov	r0, r2
 8006390:	f000 f9c0 	bl	8006714 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3708      	adds	r7, #8
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b083      	sub	sp, #12
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80063f6:	bf00      	nop
 80063f8:	370c      	adds	r7, #12
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr
	...

08006404 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006404:	b480      	push	{r7}
 8006406:	b085      	sub	sp, #20
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b01      	cmp	r3, #1
 8006416:	d001      	beq.n	800641c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e04e      	b.n	80064ba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2202      	movs	r2, #2
 8006420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68da      	ldr	r2, [r3, #12]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f042 0201 	orr.w	r2, r2, #1
 8006432:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a23      	ldr	r2, [pc, #140]	@ (80064c8 <HAL_TIM_Base_Start_IT+0xc4>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d022      	beq.n	8006484 <HAL_TIM_Base_Start_IT+0x80>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006446:	d01d      	beq.n	8006484 <HAL_TIM_Base_Start_IT+0x80>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a1f      	ldr	r2, [pc, #124]	@ (80064cc <HAL_TIM_Base_Start_IT+0xc8>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d018      	beq.n	8006484 <HAL_TIM_Base_Start_IT+0x80>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a1e      	ldr	r2, [pc, #120]	@ (80064d0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d013      	beq.n	8006484 <HAL_TIM_Base_Start_IT+0x80>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a1c      	ldr	r2, [pc, #112]	@ (80064d4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d00e      	beq.n	8006484 <HAL_TIM_Base_Start_IT+0x80>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a1b      	ldr	r2, [pc, #108]	@ (80064d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d009      	beq.n	8006484 <HAL_TIM_Base_Start_IT+0x80>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a19      	ldr	r2, [pc, #100]	@ (80064dc <HAL_TIM_Base_Start_IT+0xd8>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d004      	beq.n	8006484 <HAL_TIM_Base_Start_IT+0x80>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a18      	ldr	r2, [pc, #96]	@ (80064e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d111      	bne.n	80064a8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	f003 0307 	and.w	r3, r3, #7
 800648e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2b06      	cmp	r3, #6
 8006494:	d010      	beq.n	80064b8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f042 0201 	orr.w	r2, r2, #1
 80064a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064a6:	e007      	b.n	80064b8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f042 0201 	orr.w	r2, r2, #1
 80064b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3714      	adds	r7, #20
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
 80064c6:	bf00      	nop
 80064c8:	40010000 	.word	0x40010000
 80064cc:	40000400 	.word	0x40000400
 80064d0:	40000800 	.word	0x40000800
 80064d4:	40000c00 	.word	0x40000c00
 80064d8:	40010400 	.word	0x40010400
 80064dc:	40014000 	.word	0x40014000
 80064e0:	40001800 	.word	0x40001800

080064e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	691b      	ldr	r3, [r3, #16]
 80064fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f003 0302 	and.w	r3, r3, #2
 8006502:	2b00      	cmp	r3, #0
 8006504:	d020      	beq.n	8006548 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f003 0302 	and.w	r3, r3, #2
 800650c:	2b00      	cmp	r3, #0
 800650e:	d01b      	beq.n	8006548 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f06f 0202 	mvn.w	r2, #2
 8006518:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2201      	movs	r2, #1
 800651e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	699b      	ldr	r3, [r3, #24]
 8006526:	f003 0303 	and.w	r3, r3, #3
 800652a:	2b00      	cmp	r3, #0
 800652c:	d003      	beq.n	8006536 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 f8d2 	bl	80066d8 <HAL_TIM_IC_CaptureCallback>
 8006534:	e005      	b.n	8006542 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f000 f8c4 	bl	80066c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f000 f8d5 	bl	80066ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	f003 0304 	and.w	r3, r3, #4
 800654e:	2b00      	cmp	r3, #0
 8006550:	d020      	beq.n	8006594 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f003 0304 	and.w	r3, r3, #4
 8006558:	2b00      	cmp	r3, #0
 800655a:	d01b      	beq.n	8006594 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f06f 0204 	mvn.w	r2, #4
 8006564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2202      	movs	r2, #2
 800656a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	699b      	ldr	r3, [r3, #24]
 8006572:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006576:	2b00      	cmp	r3, #0
 8006578:	d003      	beq.n	8006582 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f000 f8ac 	bl	80066d8 <HAL_TIM_IC_CaptureCallback>
 8006580:	e005      	b.n	800658e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f000 f89e 	bl	80066c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 f8af 	bl	80066ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	f003 0308 	and.w	r3, r3, #8
 800659a:	2b00      	cmp	r3, #0
 800659c:	d020      	beq.n	80065e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f003 0308 	and.w	r3, r3, #8
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d01b      	beq.n	80065e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f06f 0208 	mvn.w	r2, #8
 80065b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2204      	movs	r2, #4
 80065b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	69db      	ldr	r3, [r3, #28]
 80065be:	f003 0303 	and.w	r3, r3, #3
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d003      	beq.n	80065ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 f886 	bl	80066d8 <HAL_TIM_IC_CaptureCallback>
 80065cc:	e005      	b.n	80065da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 f878 	bl	80066c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f000 f889 	bl	80066ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2200      	movs	r2, #0
 80065de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	f003 0310 	and.w	r3, r3, #16
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d020      	beq.n	800662c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	f003 0310 	and.w	r3, r3, #16
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d01b      	beq.n	800662c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f06f 0210 	mvn.w	r2, #16
 80065fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2208      	movs	r2, #8
 8006602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800660e:	2b00      	cmp	r3, #0
 8006610:	d003      	beq.n	800661a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 f860 	bl	80066d8 <HAL_TIM_IC_CaptureCallback>
 8006618:	e005      	b.n	8006626 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 f852 	bl	80066c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f000 f863 	bl	80066ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	f003 0301 	and.w	r3, r3, #1
 8006632:	2b00      	cmp	r3, #0
 8006634:	d00c      	beq.n	8006650 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f003 0301 	and.w	r3, r3, #1
 800663c:	2b00      	cmp	r3, #0
 800663e:	d007      	beq.n	8006650 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f06f 0201 	mvn.w	r2, #1
 8006648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f7fa fddc 	bl	8001208 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00c      	beq.n	8006674 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006660:	2b00      	cmp	r3, #0
 8006662:	d007      	beq.n	8006674 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800666c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 f900 	bl	8006874 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00c      	beq.n	8006698 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006684:	2b00      	cmp	r3, #0
 8006686:	d007      	beq.n	8006698 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f000 f834 	bl	8006700 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f003 0320 	and.w	r3, r3, #32
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00c      	beq.n	80066bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f003 0320 	and.w	r3, r3, #32
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d007      	beq.n	80066bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f06f 0220 	mvn.w	r2, #32
 80066b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 f8d2 	bl	8006860 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066bc:	bf00      	nop
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b083      	sub	sp, #12
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066cc:	bf00      	nop
 80066ce:	370c      	adds	r7, #12
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr

080066d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006708:	bf00      	nop
 800670a:	370c      	adds	r7, #12
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a43      	ldr	r2, [pc, #268]	@ (8006834 <TIM_Base_SetConfig+0x120>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d013      	beq.n	8006754 <TIM_Base_SetConfig+0x40>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006732:	d00f      	beq.n	8006754 <TIM_Base_SetConfig+0x40>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a40      	ldr	r2, [pc, #256]	@ (8006838 <TIM_Base_SetConfig+0x124>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d00b      	beq.n	8006754 <TIM_Base_SetConfig+0x40>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a3f      	ldr	r2, [pc, #252]	@ (800683c <TIM_Base_SetConfig+0x128>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d007      	beq.n	8006754 <TIM_Base_SetConfig+0x40>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a3e      	ldr	r2, [pc, #248]	@ (8006840 <TIM_Base_SetConfig+0x12c>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d003      	beq.n	8006754 <TIM_Base_SetConfig+0x40>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	4a3d      	ldr	r2, [pc, #244]	@ (8006844 <TIM_Base_SetConfig+0x130>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d108      	bne.n	8006766 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800675a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	68fa      	ldr	r2, [r7, #12]
 8006762:	4313      	orrs	r3, r2
 8006764:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a32      	ldr	r2, [pc, #200]	@ (8006834 <TIM_Base_SetConfig+0x120>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d02b      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006774:	d027      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a2f      	ldr	r2, [pc, #188]	@ (8006838 <TIM_Base_SetConfig+0x124>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d023      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	4a2e      	ldr	r2, [pc, #184]	@ (800683c <TIM_Base_SetConfig+0x128>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d01f      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	4a2d      	ldr	r2, [pc, #180]	@ (8006840 <TIM_Base_SetConfig+0x12c>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d01b      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	4a2c      	ldr	r2, [pc, #176]	@ (8006844 <TIM_Base_SetConfig+0x130>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d017      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a2b      	ldr	r2, [pc, #172]	@ (8006848 <TIM_Base_SetConfig+0x134>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d013      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a2a      	ldr	r2, [pc, #168]	@ (800684c <TIM_Base_SetConfig+0x138>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d00f      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a29      	ldr	r2, [pc, #164]	@ (8006850 <TIM_Base_SetConfig+0x13c>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d00b      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a28      	ldr	r2, [pc, #160]	@ (8006854 <TIM_Base_SetConfig+0x140>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d007      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a27      	ldr	r2, [pc, #156]	@ (8006858 <TIM_Base_SetConfig+0x144>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d003      	beq.n	80067c6 <TIM_Base_SetConfig+0xb2>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a26      	ldr	r2, [pc, #152]	@ (800685c <TIM_Base_SetConfig+0x148>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d108      	bne.n	80067d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	4313      	orrs	r3, r2
 80067e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	689a      	ldr	r2, [r3, #8]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a0e      	ldr	r2, [pc, #56]	@ (8006834 <TIM_Base_SetConfig+0x120>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d003      	beq.n	8006806 <TIM_Base_SetConfig+0xf2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a10      	ldr	r2, [pc, #64]	@ (8006844 <TIM_Base_SetConfig+0x130>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d103      	bne.n	800680e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	691a      	ldr	r2, [r3, #16]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f043 0204 	orr.w	r2, r3, #4
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2201      	movs	r2, #1
 800681e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	68fa      	ldr	r2, [r7, #12]
 8006824:	601a      	str	r2, [r3, #0]
}
 8006826:	bf00      	nop
 8006828:	3714      	adds	r7, #20
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	40010000 	.word	0x40010000
 8006838:	40000400 	.word	0x40000400
 800683c:	40000800 	.word	0x40000800
 8006840:	40000c00 	.word	0x40000c00
 8006844:	40010400 	.word	0x40010400
 8006848:	40014000 	.word	0x40014000
 800684c:	40014400 	.word	0x40014400
 8006850:	40014800 	.word	0x40014800
 8006854:	40001800 	.word	0x40001800
 8006858:	40001c00 	.word	0x40001c00
 800685c:	40002000 	.word	0x40002000

08006860 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800687c:	bf00      	nop
 800687e:	370c      	adds	r7, #12
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b082      	sub	sp, #8
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d101      	bne.n	800689a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006896:	2301      	movs	r3, #1
 8006898:	e042      	b.n	8006920 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d106      	bne.n	80068b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f7fa fdfe 	bl	80014b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2224      	movs	r2, #36	@ 0x24
 80068b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68da      	ldr	r2, [r3, #12]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80068ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80068cc:	6878      	ldr	r0, [r7, #4]
 80068ce:	f000 f82b 	bl	8006928 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	691a      	ldr	r2, [r3, #16]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80068e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	695a      	ldr	r2, [r3, #20]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80068f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	68da      	ldr	r2, [r3, #12]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006900:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2220      	movs	r2, #32
 800690c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2220      	movs	r2, #32
 8006914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800691e:	2300      	movs	r3, #0
}
 8006920:	4618      	mov	r0, r3
 8006922:	3708      	adds	r7, #8
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}

08006928 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800692c:	b0c0      	sub	sp, #256	@ 0x100
 800692e:	af00      	add	r7, sp, #0
 8006930:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	691b      	ldr	r3, [r3, #16]
 800693c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006944:	68d9      	ldr	r1, [r3, #12]
 8006946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	ea40 0301 	orr.w	r3, r0, r1
 8006950:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006956:	689a      	ldr	r2, [r3, #8]
 8006958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	431a      	orrs	r2, r3
 8006960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006964:	695b      	ldr	r3, [r3, #20]
 8006966:	431a      	orrs	r2, r3
 8006968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800696c:	69db      	ldr	r3, [r3, #28]
 800696e:	4313      	orrs	r3, r2
 8006970:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006980:	f021 010c 	bic.w	r1, r1, #12
 8006984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800698e:	430b      	orrs	r3, r1
 8006990:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800699e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069a2:	6999      	ldr	r1, [r3, #24]
 80069a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	ea40 0301 	orr.w	r3, r0, r1
 80069ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80069b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	4b8f      	ldr	r3, [pc, #572]	@ (8006bf4 <UART_SetConfig+0x2cc>)
 80069b8:	429a      	cmp	r2, r3
 80069ba:	d005      	beq.n	80069c8 <UART_SetConfig+0xa0>
 80069bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	4b8d      	ldr	r3, [pc, #564]	@ (8006bf8 <UART_SetConfig+0x2d0>)
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d104      	bne.n	80069d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80069c8:	f7fe fd68 	bl	800549c <HAL_RCC_GetPCLK2Freq>
 80069cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80069d0:	e003      	b.n	80069da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80069d2:	f7fe fd4f 	bl	8005474 <HAL_RCC_GetPCLK1Freq>
 80069d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069de:	69db      	ldr	r3, [r3, #28]
 80069e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069e4:	f040 810c 	bne.w	8006c00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80069e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069ec:	2200      	movs	r2, #0
 80069ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80069f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80069f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80069fa:	4622      	mov	r2, r4
 80069fc:	462b      	mov	r3, r5
 80069fe:	1891      	adds	r1, r2, r2
 8006a00:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006a02:	415b      	adcs	r3, r3
 8006a04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006a0a:	4621      	mov	r1, r4
 8006a0c:	eb12 0801 	adds.w	r8, r2, r1
 8006a10:	4629      	mov	r1, r5
 8006a12:	eb43 0901 	adc.w	r9, r3, r1
 8006a16:	f04f 0200 	mov.w	r2, #0
 8006a1a:	f04f 0300 	mov.w	r3, #0
 8006a1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a2a:	4690      	mov	r8, r2
 8006a2c:	4699      	mov	r9, r3
 8006a2e:	4623      	mov	r3, r4
 8006a30:	eb18 0303 	adds.w	r3, r8, r3
 8006a34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a38:	462b      	mov	r3, r5
 8006a3a:	eb49 0303 	adc.w	r3, r9, r3
 8006a3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a4e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006a52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006a56:	460b      	mov	r3, r1
 8006a58:	18db      	adds	r3, r3, r3
 8006a5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a5c:	4613      	mov	r3, r2
 8006a5e:	eb42 0303 	adc.w	r3, r2, r3
 8006a62:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006a68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006a6c:	f7f9 fbb0 	bl	80001d0 <__aeabi_uldivmod>
 8006a70:	4602      	mov	r2, r0
 8006a72:	460b      	mov	r3, r1
 8006a74:	4b61      	ldr	r3, [pc, #388]	@ (8006bfc <UART_SetConfig+0x2d4>)
 8006a76:	fba3 2302 	umull	r2, r3, r3, r2
 8006a7a:	095b      	lsrs	r3, r3, #5
 8006a7c:	011c      	lsls	r4, r3, #4
 8006a7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a82:	2200      	movs	r2, #0
 8006a84:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a88:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006a8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006a90:	4642      	mov	r2, r8
 8006a92:	464b      	mov	r3, r9
 8006a94:	1891      	adds	r1, r2, r2
 8006a96:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006a98:	415b      	adcs	r3, r3
 8006a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006aa0:	4641      	mov	r1, r8
 8006aa2:	eb12 0a01 	adds.w	sl, r2, r1
 8006aa6:	4649      	mov	r1, r9
 8006aa8:	eb43 0b01 	adc.w	fp, r3, r1
 8006aac:	f04f 0200 	mov.w	r2, #0
 8006ab0:	f04f 0300 	mov.w	r3, #0
 8006ab4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006ab8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006abc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ac0:	4692      	mov	sl, r2
 8006ac2:	469b      	mov	fp, r3
 8006ac4:	4643      	mov	r3, r8
 8006ac6:	eb1a 0303 	adds.w	r3, sl, r3
 8006aca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006ace:	464b      	mov	r3, r9
 8006ad0:	eb4b 0303 	adc.w	r3, fp, r3
 8006ad4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ae4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006ae8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006aec:	460b      	mov	r3, r1
 8006aee:	18db      	adds	r3, r3, r3
 8006af0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006af2:	4613      	mov	r3, r2
 8006af4:	eb42 0303 	adc.w	r3, r2, r3
 8006af8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006afa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006afe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006b02:	f7f9 fb65 	bl	80001d0 <__aeabi_uldivmod>
 8006b06:	4602      	mov	r2, r0
 8006b08:	460b      	mov	r3, r1
 8006b0a:	4611      	mov	r1, r2
 8006b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8006bfc <UART_SetConfig+0x2d4>)
 8006b0e:	fba3 2301 	umull	r2, r3, r3, r1
 8006b12:	095b      	lsrs	r3, r3, #5
 8006b14:	2264      	movs	r2, #100	@ 0x64
 8006b16:	fb02 f303 	mul.w	r3, r2, r3
 8006b1a:	1acb      	subs	r3, r1, r3
 8006b1c:	00db      	lsls	r3, r3, #3
 8006b1e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006b22:	4b36      	ldr	r3, [pc, #216]	@ (8006bfc <UART_SetConfig+0x2d4>)
 8006b24:	fba3 2302 	umull	r2, r3, r3, r2
 8006b28:	095b      	lsrs	r3, r3, #5
 8006b2a:	005b      	lsls	r3, r3, #1
 8006b2c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006b30:	441c      	add	r4, r3
 8006b32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b36:	2200      	movs	r2, #0
 8006b38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b3c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006b40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006b44:	4642      	mov	r2, r8
 8006b46:	464b      	mov	r3, r9
 8006b48:	1891      	adds	r1, r2, r2
 8006b4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006b4c:	415b      	adcs	r3, r3
 8006b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006b54:	4641      	mov	r1, r8
 8006b56:	1851      	adds	r1, r2, r1
 8006b58:	6339      	str	r1, [r7, #48]	@ 0x30
 8006b5a:	4649      	mov	r1, r9
 8006b5c:	414b      	adcs	r3, r1
 8006b5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b60:	f04f 0200 	mov.w	r2, #0
 8006b64:	f04f 0300 	mov.w	r3, #0
 8006b68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006b6c:	4659      	mov	r1, fp
 8006b6e:	00cb      	lsls	r3, r1, #3
 8006b70:	4651      	mov	r1, sl
 8006b72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b76:	4651      	mov	r1, sl
 8006b78:	00ca      	lsls	r2, r1, #3
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	4603      	mov	r3, r0
 8006b80:	4642      	mov	r2, r8
 8006b82:	189b      	adds	r3, r3, r2
 8006b84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b88:	464b      	mov	r3, r9
 8006b8a:	460a      	mov	r2, r1
 8006b8c:	eb42 0303 	adc.w	r3, r2, r3
 8006b90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ba0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006ba4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006ba8:	460b      	mov	r3, r1
 8006baa:	18db      	adds	r3, r3, r3
 8006bac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bae:	4613      	mov	r3, r2
 8006bb0:	eb42 0303 	adc.w	r3, r2, r3
 8006bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006bba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006bbe:	f7f9 fb07 	bl	80001d0 <__aeabi_uldivmod>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8006bfc <UART_SetConfig+0x2d4>)
 8006bc8:	fba3 1302 	umull	r1, r3, r3, r2
 8006bcc:	095b      	lsrs	r3, r3, #5
 8006bce:	2164      	movs	r1, #100	@ 0x64
 8006bd0:	fb01 f303 	mul.w	r3, r1, r3
 8006bd4:	1ad3      	subs	r3, r2, r3
 8006bd6:	00db      	lsls	r3, r3, #3
 8006bd8:	3332      	adds	r3, #50	@ 0x32
 8006bda:	4a08      	ldr	r2, [pc, #32]	@ (8006bfc <UART_SetConfig+0x2d4>)
 8006bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8006be0:	095b      	lsrs	r3, r3, #5
 8006be2:	f003 0207 	and.w	r2, r3, #7
 8006be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4422      	add	r2, r4
 8006bee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006bf0:	e106      	b.n	8006e00 <UART_SetConfig+0x4d8>
 8006bf2:	bf00      	nop
 8006bf4:	40011000 	.word	0x40011000
 8006bf8:	40011400 	.word	0x40011400
 8006bfc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c04:	2200      	movs	r2, #0
 8006c06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006c0a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006c0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006c12:	4642      	mov	r2, r8
 8006c14:	464b      	mov	r3, r9
 8006c16:	1891      	adds	r1, r2, r2
 8006c18:	6239      	str	r1, [r7, #32]
 8006c1a:	415b      	adcs	r3, r3
 8006c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006c22:	4641      	mov	r1, r8
 8006c24:	1854      	adds	r4, r2, r1
 8006c26:	4649      	mov	r1, r9
 8006c28:	eb43 0501 	adc.w	r5, r3, r1
 8006c2c:	f04f 0200 	mov.w	r2, #0
 8006c30:	f04f 0300 	mov.w	r3, #0
 8006c34:	00eb      	lsls	r3, r5, #3
 8006c36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c3a:	00e2      	lsls	r2, r4, #3
 8006c3c:	4614      	mov	r4, r2
 8006c3e:	461d      	mov	r5, r3
 8006c40:	4643      	mov	r3, r8
 8006c42:	18e3      	adds	r3, r4, r3
 8006c44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c48:	464b      	mov	r3, r9
 8006c4a:	eb45 0303 	adc.w	r3, r5, r3
 8006c4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006c5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006c62:	f04f 0200 	mov.w	r2, #0
 8006c66:	f04f 0300 	mov.w	r3, #0
 8006c6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006c6e:	4629      	mov	r1, r5
 8006c70:	008b      	lsls	r3, r1, #2
 8006c72:	4621      	mov	r1, r4
 8006c74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c78:	4621      	mov	r1, r4
 8006c7a:	008a      	lsls	r2, r1, #2
 8006c7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006c80:	f7f9 faa6 	bl	80001d0 <__aeabi_uldivmod>
 8006c84:	4602      	mov	r2, r0
 8006c86:	460b      	mov	r3, r1
 8006c88:	4b60      	ldr	r3, [pc, #384]	@ (8006e0c <UART_SetConfig+0x4e4>)
 8006c8a:	fba3 2302 	umull	r2, r3, r3, r2
 8006c8e:	095b      	lsrs	r3, r3, #5
 8006c90:	011c      	lsls	r4, r3, #4
 8006c92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c96:	2200      	movs	r2, #0
 8006c98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006c9c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006ca0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006ca4:	4642      	mov	r2, r8
 8006ca6:	464b      	mov	r3, r9
 8006ca8:	1891      	adds	r1, r2, r2
 8006caa:	61b9      	str	r1, [r7, #24]
 8006cac:	415b      	adcs	r3, r3
 8006cae:	61fb      	str	r3, [r7, #28]
 8006cb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cb4:	4641      	mov	r1, r8
 8006cb6:	1851      	adds	r1, r2, r1
 8006cb8:	6139      	str	r1, [r7, #16]
 8006cba:	4649      	mov	r1, r9
 8006cbc:	414b      	adcs	r3, r1
 8006cbe:	617b      	str	r3, [r7, #20]
 8006cc0:	f04f 0200 	mov.w	r2, #0
 8006cc4:	f04f 0300 	mov.w	r3, #0
 8006cc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ccc:	4659      	mov	r1, fp
 8006cce:	00cb      	lsls	r3, r1, #3
 8006cd0:	4651      	mov	r1, sl
 8006cd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cd6:	4651      	mov	r1, sl
 8006cd8:	00ca      	lsls	r2, r1, #3
 8006cda:	4610      	mov	r0, r2
 8006cdc:	4619      	mov	r1, r3
 8006cde:	4603      	mov	r3, r0
 8006ce0:	4642      	mov	r2, r8
 8006ce2:	189b      	adds	r3, r3, r2
 8006ce4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ce8:	464b      	mov	r3, r9
 8006cea:	460a      	mov	r2, r1
 8006cec:	eb42 0303 	adc.w	r3, r2, r3
 8006cf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006cfe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006d00:	f04f 0200 	mov.w	r2, #0
 8006d04:	f04f 0300 	mov.w	r3, #0
 8006d08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006d0c:	4649      	mov	r1, r9
 8006d0e:	008b      	lsls	r3, r1, #2
 8006d10:	4641      	mov	r1, r8
 8006d12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d16:	4641      	mov	r1, r8
 8006d18:	008a      	lsls	r2, r1, #2
 8006d1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006d1e:	f7f9 fa57 	bl	80001d0 <__aeabi_uldivmod>
 8006d22:	4602      	mov	r2, r0
 8006d24:	460b      	mov	r3, r1
 8006d26:	4611      	mov	r1, r2
 8006d28:	4b38      	ldr	r3, [pc, #224]	@ (8006e0c <UART_SetConfig+0x4e4>)
 8006d2a:	fba3 2301 	umull	r2, r3, r3, r1
 8006d2e:	095b      	lsrs	r3, r3, #5
 8006d30:	2264      	movs	r2, #100	@ 0x64
 8006d32:	fb02 f303 	mul.w	r3, r2, r3
 8006d36:	1acb      	subs	r3, r1, r3
 8006d38:	011b      	lsls	r3, r3, #4
 8006d3a:	3332      	adds	r3, #50	@ 0x32
 8006d3c:	4a33      	ldr	r2, [pc, #204]	@ (8006e0c <UART_SetConfig+0x4e4>)
 8006d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006d42:	095b      	lsrs	r3, r3, #5
 8006d44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d48:	441c      	add	r4, r3
 8006d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d4e:	2200      	movs	r2, #0
 8006d50:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d52:	677a      	str	r2, [r7, #116]	@ 0x74
 8006d54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006d58:	4642      	mov	r2, r8
 8006d5a:	464b      	mov	r3, r9
 8006d5c:	1891      	adds	r1, r2, r2
 8006d5e:	60b9      	str	r1, [r7, #8]
 8006d60:	415b      	adcs	r3, r3
 8006d62:	60fb      	str	r3, [r7, #12]
 8006d64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d68:	4641      	mov	r1, r8
 8006d6a:	1851      	adds	r1, r2, r1
 8006d6c:	6039      	str	r1, [r7, #0]
 8006d6e:	4649      	mov	r1, r9
 8006d70:	414b      	adcs	r3, r1
 8006d72:	607b      	str	r3, [r7, #4]
 8006d74:	f04f 0200 	mov.w	r2, #0
 8006d78:	f04f 0300 	mov.w	r3, #0
 8006d7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d80:	4659      	mov	r1, fp
 8006d82:	00cb      	lsls	r3, r1, #3
 8006d84:	4651      	mov	r1, sl
 8006d86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d8a:	4651      	mov	r1, sl
 8006d8c:	00ca      	lsls	r2, r1, #3
 8006d8e:	4610      	mov	r0, r2
 8006d90:	4619      	mov	r1, r3
 8006d92:	4603      	mov	r3, r0
 8006d94:	4642      	mov	r2, r8
 8006d96:	189b      	adds	r3, r3, r2
 8006d98:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d9a:	464b      	mov	r3, r9
 8006d9c:	460a      	mov	r2, r1
 8006d9e:	eb42 0303 	adc.w	r3, r2, r3
 8006da2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	663b      	str	r3, [r7, #96]	@ 0x60
 8006dae:	667a      	str	r2, [r7, #100]	@ 0x64
 8006db0:	f04f 0200 	mov.w	r2, #0
 8006db4:	f04f 0300 	mov.w	r3, #0
 8006db8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006dbc:	4649      	mov	r1, r9
 8006dbe:	008b      	lsls	r3, r1, #2
 8006dc0:	4641      	mov	r1, r8
 8006dc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006dc6:	4641      	mov	r1, r8
 8006dc8:	008a      	lsls	r2, r1, #2
 8006dca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006dce:	f7f9 f9ff 	bl	80001d0 <__aeabi_uldivmod>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8006e0c <UART_SetConfig+0x4e4>)
 8006dd8:	fba3 1302 	umull	r1, r3, r3, r2
 8006ddc:	095b      	lsrs	r3, r3, #5
 8006dde:	2164      	movs	r1, #100	@ 0x64
 8006de0:	fb01 f303 	mul.w	r3, r1, r3
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	3332      	adds	r3, #50	@ 0x32
 8006dea:	4a08      	ldr	r2, [pc, #32]	@ (8006e0c <UART_SetConfig+0x4e4>)
 8006dec:	fba2 2303 	umull	r2, r3, r2, r3
 8006df0:	095b      	lsrs	r3, r3, #5
 8006df2:	f003 020f 	and.w	r2, r3, #15
 8006df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4422      	add	r2, r4
 8006dfe:	609a      	str	r2, [r3, #8]
}
 8006e00:	bf00      	nop
 8006e02:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006e06:	46bd      	mov	sp, r7
 8006e08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e0c:	51eb851f 	.word	0x51eb851f

08006e10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e10:	b084      	sub	sp, #16
 8006e12:	b580      	push	{r7, lr}
 8006e14:	b084      	sub	sp, #16
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
 8006e1a:	f107 001c 	add.w	r0, r7, #28
 8006e1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e22:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d123      	bne.n	8006e72 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e2e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	68db      	ldr	r3, [r3, #12]
 8006e3a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006e3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d105      	bne.n	8006e66 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 f9dc 	bl	8007224 <USB_CoreReset>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	73fb      	strb	r3, [r7, #15]
 8006e70:	e01b      	b.n	8006eaa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 f9d0 	bl	8007224 <USB_CoreReset>
 8006e84:	4603      	mov	r3, r0
 8006e86:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006e88:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d106      	bne.n	8006e9e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	639a      	str	r2, [r3, #56]	@ 0x38
 8006e9c:	e005      	b.n	8006eaa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006eaa:	7fbb      	ldrb	r3, [r7, #30]
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d10b      	bne.n	8006ec8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	f043 0206 	orr.w	r2, r3, #6
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	f043 0220 	orr.w	r2, r3, #32
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3710      	adds	r7, #16
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ed4:	b004      	add	sp, #16
 8006ed6:	4770      	bx	lr

08006ed8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b083      	sub	sp, #12
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	f043 0201 	orr.w	r2, r3, #1
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	370c      	adds	r7, #12
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b083      	sub	sp, #12
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f023 0201 	bic.w	r2, r3, #1
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	370c      	adds	r7, #12
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr

08006f1c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	460b      	mov	r3, r1
 8006f26:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	68db      	ldr	r3, [r3, #12]
 8006f30:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006f38:	78fb      	ldrb	r3, [r7, #3]
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d115      	bne.n	8006f6a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	68db      	ldr	r3, [r3, #12]
 8006f42:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006f4a:	200a      	movs	r0, #10
 8006f4c:	f7fa fc72 	bl	8001834 <HAL_Delay>
      ms += 10U;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	330a      	adds	r3, #10
 8006f54:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 f956 	bl	8007208 <USB_GetMode>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d01e      	beq.n	8006fa0 <USB_SetCurrentMode+0x84>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2bc7      	cmp	r3, #199	@ 0xc7
 8006f66:	d9f0      	bls.n	8006f4a <USB_SetCurrentMode+0x2e>
 8006f68:	e01a      	b.n	8006fa0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006f6a:	78fb      	ldrb	r3, [r7, #3]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d115      	bne.n	8006f9c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006f7c:	200a      	movs	r0, #10
 8006f7e:	f7fa fc59 	bl	8001834 <HAL_Delay>
      ms += 10U;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	330a      	adds	r3, #10
 8006f86:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 f93d 	bl	8007208 <USB_GetMode>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d005      	beq.n	8006fa0 <USB_SetCurrentMode+0x84>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2bc7      	cmp	r3, #199	@ 0xc7
 8006f98:	d9f0      	bls.n	8006f7c <USB_SetCurrentMode+0x60>
 8006f9a:	e001      	b.n	8006fa0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e005      	b.n	8006fac <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2bc8      	cmp	r3, #200	@ 0xc8
 8006fa4:	d101      	bne.n	8006faa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e000      	b.n	8006fac <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006faa:	2300      	movs	r3, #0
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3710      	adds	r7, #16
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}

08006fb4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
 8006fbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006fce:	d901      	bls.n	8006fd4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006fd0:	2303      	movs	r3, #3
 8006fd2:	e01b      	b.n	800700c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	691b      	ldr	r3, [r3, #16]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	daf2      	bge.n	8006fc2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	019b      	lsls	r3, r3, #6
 8006fe4:	f043 0220 	orr.w	r2, r3, #32
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ff8:	d901      	bls.n	8006ffe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	e006      	b.n	800700c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	691b      	ldr	r3, [r3, #16]
 8007002:	f003 0320 	and.w	r3, r3, #32
 8007006:	2b20      	cmp	r3, #32
 8007008:	d0f0      	beq.n	8006fec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	3714      	adds	r7, #20
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007018:	b480      	push	{r7}
 800701a:	b085      	sub	sp, #20
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007020:	2300      	movs	r3, #0
 8007022:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	3301      	adds	r3, #1
 8007028:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007030:	d901      	bls.n	8007036 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007032:	2303      	movs	r3, #3
 8007034:	e018      	b.n	8007068 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	691b      	ldr	r3, [r3, #16]
 800703a:	2b00      	cmp	r3, #0
 800703c:	daf2      	bge.n	8007024 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800703e:	2300      	movs	r3, #0
 8007040:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2210      	movs	r2, #16
 8007046:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	3301      	adds	r3, #1
 800704c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007054:	d901      	bls.n	800705a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007056:	2303      	movs	r3, #3
 8007058:	e006      	b.n	8007068 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	f003 0310 	and.w	r3, r3, #16
 8007062:	2b10      	cmp	r3, #16
 8007064:	d0f0      	beq.n	8007048 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007066:	2300      	movs	r3, #0
}
 8007068:	4618      	mov	r0, r3
 800706a:	3714      	adds	r7, #20
 800706c:	46bd      	mov	sp, r7
 800706e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007072:	4770      	bx	lr

08007074 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007074:	b480      	push	{r7}
 8007076:	b089      	sub	sp, #36	@ 0x24
 8007078:	af00      	add	r7, sp, #0
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	4611      	mov	r1, r2
 8007080:	461a      	mov	r2, r3
 8007082:	460b      	mov	r3, r1
 8007084:	71fb      	strb	r3, [r7, #7]
 8007086:	4613      	mov	r3, r2
 8007088:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007092:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007096:	2b00      	cmp	r3, #0
 8007098:	d123      	bne.n	80070e2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800709a:	88bb      	ldrh	r3, [r7, #4]
 800709c:	3303      	adds	r3, #3
 800709e:	089b      	lsrs	r3, r3, #2
 80070a0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80070a2:	2300      	movs	r3, #0
 80070a4:	61bb      	str	r3, [r7, #24]
 80070a6:	e018      	b.n	80070da <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80070a8:	79fb      	ldrb	r3, [r7, #7]
 80070aa:	031a      	lsls	r2, r3, #12
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	4413      	add	r3, r2
 80070b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070b4:	461a      	mov	r2, r3
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	6013      	str	r3, [r2, #0]
      pSrc++;
 80070bc:	69fb      	ldr	r3, [r7, #28]
 80070be:	3301      	adds	r3, #1
 80070c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070c2:	69fb      	ldr	r3, [r7, #28]
 80070c4:	3301      	adds	r3, #1
 80070c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	3301      	adds	r3, #1
 80070cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	3301      	adds	r3, #1
 80070d2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	3301      	adds	r3, #1
 80070d8:	61bb      	str	r3, [r7, #24]
 80070da:	69ba      	ldr	r2, [r7, #24]
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d3e2      	bcc.n	80070a8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3724      	adds	r7, #36	@ 0x24
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b08b      	sub	sp, #44	@ 0x2c
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	4613      	mov	r3, r2
 80070fc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007106:	88fb      	ldrh	r3, [r7, #6]
 8007108:	089b      	lsrs	r3, r3, #2
 800710a:	b29b      	uxth	r3, r3
 800710c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800710e:	88fb      	ldrh	r3, [r7, #6]
 8007110:	f003 0303 	and.w	r3, r3, #3
 8007114:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007116:	2300      	movs	r3, #0
 8007118:	623b      	str	r3, [r7, #32]
 800711a:	e014      	b.n	8007146 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007126:	601a      	str	r2, [r3, #0]
    pDest++;
 8007128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712a:	3301      	adds	r3, #1
 800712c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007130:	3301      	adds	r3, #1
 8007132:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007136:	3301      	adds	r3, #1
 8007138:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800713a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713c:	3301      	adds	r3, #1
 800713e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007140:	6a3b      	ldr	r3, [r7, #32]
 8007142:	3301      	adds	r3, #1
 8007144:	623b      	str	r3, [r7, #32]
 8007146:	6a3a      	ldr	r2, [r7, #32]
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	429a      	cmp	r2, r3
 800714c:	d3e6      	bcc.n	800711c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800714e:	8bfb      	ldrh	r3, [r7, #30]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d01e      	beq.n	8007192 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007154:	2300      	movs	r3, #0
 8007156:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800715e:	461a      	mov	r2, r3
 8007160:	f107 0310 	add.w	r3, r7, #16
 8007164:	6812      	ldr	r2, [r2, #0]
 8007166:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	6a3b      	ldr	r3, [r7, #32]
 800716c:	b2db      	uxtb	r3, r3
 800716e:	00db      	lsls	r3, r3, #3
 8007170:	fa22 f303 	lsr.w	r3, r2, r3
 8007174:	b2da      	uxtb	r2, r3
 8007176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007178:	701a      	strb	r2, [r3, #0]
      i++;
 800717a:	6a3b      	ldr	r3, [r7, #32]
 800717c:	3301      	adds	r3, #1
 800717e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007182:	3301      	adds	r3, #1
 8007184:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007186:	8bfb      	ldrh	r3, [r7, #30]
 8007188:	3b01      	subs	r3, #1
 800718a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800718c:	8bfb      	ldrh	r3, [r7, #30]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d1ea      	bne.n	8007168 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007194:	4618      	mov	r0, r3
 8007196:	372c      	adds	r7, #44	@ 0x2c
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	695b      	ldr	r3, [r3, #20]
 80071ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	699b      	ldr	r3, [r3, #24]
 80071b2:	68fa      	ldr	r2, [r7, #12]
 80071b4:	4013      	ands	r3, r2
 80071b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80071b8:	68fb      	ldr	r3, [r7, #12]
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3714      	adds	r7, #20
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr

080071c6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80071c6:	b480      	push	{r7}
 80071c8:	b085      	sub	sp, #20
 80071ca:	af00      	add	r7, sp, #0
 80071cc:	6078      	str	r0, [r7, #4]
 80071ce:	460b      	mov	r3, r1
 80071d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80071d6:	78fb      	ldrb	r3, [r7, #3]
 80071d8:	015a      	lsls	r2, r3, #5
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	4413      	add	r3, r2
 80071de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80071e6:	78fb      	ldrb	r3, [r7, #3]
 80071e8:	015a      	lsls	r2, r3, #5
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	4413      	add	r3, r2
 80071ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	68ba      	ldr	r2, [r7, #8]
 80071f6:	4013      	ands	r3, r2
 80071f8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80071fa:	68bb      	ldr	r3, [r7, #8]
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3714      	adds	r7, #20
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	695b      	ldr	r3, [r3, #20]
 8007214:	f003 0301 	and.w	r3, r3, #1
}
 8007218:	4618      	mov	r0, r3
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007224:	b480      	push	{r7}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800722c:	2300      	movs	r3, #0
 800722e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	3301      	adds	r3, #1
 8007234:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800723c:	d901      	bls.n	8007242 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800723e:	2303      	movs	r3, #3
 8007240:	e022      	b.n	8007288 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	691b      	ldr	r3, [r3, #16]
 8007246:	2b00      	cmp	r3, #0
 8007248:	daf2      	bge.n	8007230 <USB_CoreReset+0xc>

  count = 10U;
 800724a:	230a      	movs	r3, #10
 800724c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800724e:	e002      	b.n	8007256 <USB_CoreReset+0x32>
  {
    count--;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	3b01      	subs	r3, #1
 8007254:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1f9      	bne.n	8007250 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	691b      	ldr	r3, [r3, #16]
 8007260:	f043 0201 	orr.w	r2, r3, #1
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	3301      	adds	r3, #1
 800726c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007274:	d901      	bls.n	800727a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	e006      	b.n	8007288 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b01      	cmp	r3, #1
 8007284:	d0f0      	beq.n	8007268 <USB_CoreReset+0x44>

  return HAL_OK;
 8007286:	2300      	movs	r3, #0
}
 8007288:	4618      	mov	r0, r3
 800728a:	3714      	adds	r7, #20
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007294:	b084      	sub	sp, #16
 8007296:	b580      	push	{r7, lr}
 8007298:	b086      	sub	sp, #24
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
 800729e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80072a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80072a6:	2300      	movs	r3, #0
 80072a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80072b4:	461a      	mov	r2, r3
 80072b6:	2300      	movs	r3, #0
 80072b8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072be:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ca:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d119      	bne.n	800731e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80072ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d10a      	bne.n	8007308 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	68fa      	ldr	r2, [r7, #12]
 80072fc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007300:	f043 0304 	orr.w	r3, r3, #4
 8007304:	6013      	str	r3, [r2, #0]
 8007306:	e014      	b.n	8007332 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007316:	f023 0304 	bic.w	r3, r3, #4
 800731a:	6013      	str	r3, [r2, #0]
 800731c:	e009      	b.n	8007332 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	68fa      	ldr	r2, [r7, #12]
 8007328:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800732c:	f023 0304 	bic.w	r3, r3, #4
 8007330:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007332:	2110      	movs	r1, #16
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f7ff fe3d 	bl	8006fb4 <USB_FlushTxFifo>
 800733a:	4603      	mov	r3, r0
 800733c:	2b00      	cmp	r3, #0
 800733e:	d001      	beq.n	8007344 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f7ff fe67 	bl	8007018 <USB_FlushRxFifo>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d001      	beq.n	8007354 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007354:	2300      	movs	r3, #0
 8007356:	613b      	str	r3, [r7, #16]
 8007358:	e015      	b.n	8007386 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	015a      	lsls	r2, r3, #5
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	4413      	add	r3, r2
 8007362:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007366:	461a      	mov	r2, r3
 8007368:	f04f 33ff 	mov.w	r3, #4294967295
 800736c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	015a      	lsls	r2, r3, #5
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	4413      	add	r3, r2
 8007376:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800737a:	461a      	mov	r2, r3
 800737c:	2300      	movs	r3, #0
 800737e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	3301      	adds	r3, #1
 8007384:	613b      	str	r3, [r7, #16]
 8007386:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800738a:	461a      	mov	r2, r3
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	4293      	cmp	r3, r2
 8007390:	d3e3      	bcc.n	800735a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2200      	movs	r2, #0
 8007396:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f04f 32ff 	mov.w	r2, #4294967295
 800739e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a18      	ldr	r2, [pc, #96]	@ (8007404 <USB_HostInit+0x170>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d10b      	bne.n	80073c0 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073ae:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	4a15      	ldr	r2, [pc, #84]	@ (8007408 <USB_HostInit+0x174>)
 80073b4:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	4a14      	ldr	r2, [pc, #80]	@ (800740c <USB_HostInit+0x178>)
 80073ba:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80073be:	e009      	b.n	80073d4 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2280      	movs	r2, #128	@ 0x80
 80073c4:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	4a11      	ldr	r2, [pc, #68]	@ (8007410 <USB_HostInit+0x17c>)
 80073ca:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a11      	ldr	r2, [pc, #68]	@ (8007414 <USB_HostInit+0x180>)
 80073d0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80073d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d105      	bne.n	80073e8 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	699b      	ldr	r3, [r3, #24]
 80073e0:	f043 0210 	orr.w	r2, r3, #16
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	699a      	ldr	r2, [r3, #24]
 80073ec:	4b0a      	ldr	r3, [pc, #40]	@ (8007418 <USB_HostInit+0x184>)
 80073ee:	4313      	orrs	r3, r2
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80073f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3718      	adds	r7, #24
 80073fa:	46bd      	mov	sp, r7
 80073fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007400:	b004      	add	sp, #16
 8007402:	4770      	bx	lr
 8007404:	40040000 	.word	0x40040000
 8007408:	01000200 	.word	0x01000200
 800740c:	00e00300 	.word	0x00e00300
 8007410:	00600080 	.word	0x00600080
 8007414:	004000e0 	.word	0x004000e0
 8007418:	a3200008 	.word	0xa3200008

0800741c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	460b      	mov	r3, r1
 8007426:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68fa      	ldr	r2, [r7, #12]
 8007436:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800743a:	f023 0303 	bic.w	r3, r3, #3
 800743e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	78fb      	ldrb	r3, [r7, #3]
 800744a:	f003 0303 	and.w	r3, r3, #3
 800744e:	68f9      	ldr	r1, [r7, #12]
 8007450:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007454:	4313      	orrs	r3, r2
 8007456:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007458:	78fb      	ldrb	r3, [r7, #3]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d107      	bne.n	800746e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007464:	461a      	mov	r2, r3
 8007466:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800746a:	6053      	str	r3, [r2, #4]
 800746c:	e00c      	b.n	8007488 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800746e:	78fb      	ldrb	r3, [r7, #3]
 8007470:	2b02      	cmp	r3, #2
 8007472:	d107      	bne.n	8007484 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800747a:	461a      	mov	r2, r3
 800747c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007480:	6053      	str	r3, [r2, #4]
 8007482:	e001      	b.n	8007488 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	e000      	b.n	800748a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007488:	2300      	movs	r3, #0
}
 800748a:	4618      	mov	r0, r3
 800748c:	3714      	adds	r7, #20
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr

08007496 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b084      	sub	sp, #16
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80074a2:	2300      	movs	r3, #0
 80074a4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80074b6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	68fa      	ldr	r2, [r7, #12]
 80074bc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80074c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074c4:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80074c6:	2064      	movs	r0, #100	@ 0x64
 80074c8:	f7fa f9b4 	bl	8001834 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	68fa      	ldr	r2, [r7, #12]
 80074d0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80074d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074d8:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80074da:	200a      	movs	r0, #10
 80074dc:	f7fa f9aa 	bl	8001834 <HAL_Delay>

  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3710      	adds	r7, #16
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80074ea:	b480      	push	{r7}
 80074ec:	b085      	sub	sp, #20
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	460b      	mov	r3, r1
 80074f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80074fa:	2300      	movs	r3, #0
 80074fc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800750e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d109      	bne.n	800752e <USB_DriveVbus+0x44>
 800751a:	78fb      	ldrb	r3, [r7, #3]
 800751c:	2b01      	cmp	r3, #1
 800751e:	d106      	bne.n	800752e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	68fa      	ldr	r2, [r7, #12]
 8007524:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007528:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800752c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007534:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007538:	d109      	bne.n	800754e <USB_DriveVbus+0x64>
 800753a:	78fb      	ldrb	r3, [r7, #3]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d106      	bne.n	800754e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007548:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800754c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	3714      	adds	r7, #20
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr

0800755c <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800755c:	b480      	push	{r7}
 800755e:	b085      	sub	sp, #20
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007568:	2300      	movs	r3, #0
 800756a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	0c5b      	lsrs	r3, r3, #17
 800757a:	f003 0303 	and.w	r3, r3, #3
}
 800757e:	4618      	mov	r0, r3
 8007580:	3714      	adds	r7, #20
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800758a:	b480      	push	{r7}
 800758c:	b085      	sub	sp, #20
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	b29b      	uxth	r3, r3
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3714      	adds	r7, #20
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b088      	sub	sp, #32
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
 80075b4:	4608      	mov	r0, r1
 80075b6:	4611      	mov	r1, r2
 80075b8:	461a      	mov	r2, r3
 80075ba:	4603      	mov	r3, r0
 80075bc:	70fb      	strb	r3, [r7, #3]
 80075be:	460b      	mov	r3, r1
 80075c0:	70bb      	strb	r3, [r7, #2]
 80075c2:	4613      	mov	r3, r2
 80075c4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80075c6:	2300      	movs	r3, #0
 80075c8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80075ce:	78fb      	ldrb	r3, [r7, #3]
 80075d0:	015a      	lsls	r2, r3, #5
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	4413      	add	r3, r2
 80075d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075da:	461a      	mov	r2, r3
 80075dc:	f04f 33ff 	mov.w	r3, #4294967295
 80075e0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80075e2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80075e6:	2b03      	cmp	r3, #3
 80075e8:	d87c      	bhi.n	80076e4 <USB_HC_Init+0x138>
 80075ea:	a201      	add	r2, pc, #4	@ (adr r2, 80075f0 <USB_HC_Init+0x44>)
 80075ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075f0:	08007601 	.word	0x08007601
 80075f4:	080076a7 	.word	0x080076a7
 80075f8:	08007601 	.word	0x08007601
 80075fc:	08007669 	.word	0x08007669
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007600:	78fb      	ldrb	r3, [r7, #3]
 8007602:	015a      	lsls	r2, r3, #5
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	4413      	add	r3, r2
 8007608:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800760c:	461a      	mov	r2, r3
 800760e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007612:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007614:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007618:	2b00      	cmp	r3, #0
 800761a:	da10      	bge.n	800763e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800761c:	78fb      	ldrb	r3, [r7, #3]
 800761e:	015a      	lsls	r2, r3, #5
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	4413      	add	r3, r2
 8007624:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	78fa      	ldrb	r2, [r7, #3]
 800762c:	0151      	lsls	r1, r2, #5
 800762e:	693a      	ldr	r2, [r7, #16]
 8007630:	440a      	add	r2, r1
 8007632:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007636:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800763a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800763c:	e055      	b.n	80076ea <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a6f      	ldr	r2, [pc, #444]	@ (8007800 <USB_HC_Init+0x254>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d151      	bne.n	80076ea <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007646:	78fb      	ldrb	r3, [r7, #3]
 8007648:	015a      	lsls	r2, r3, #5
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	4413      	add	r3, r2
 800764e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	78fa      	ldrb	r2, [r7, #3]
 8007656:	0151      	lsls	r1, r2, #5
 8007658:	693a      	ldr	r2, [r7, #16]
 800765a:	440a      	add	r2, r1
 800765c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007660:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007664:	60d3      	str	r3, [r2, #12]
      break;
 8007666:	e040      	b.n	80076ea <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007668:	78fb      	ldrb	r3, [r7, #3]
 800766a:	015a      	lsls	r2, r3, #5
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	4413      	add	r3, r2
 8007670:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007674:	461a      	mov	r2, r3
 8007676:	f240 639d 	movw	r3, #1693	@ 0x69d
 800767a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800767c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007680:	2b00      	cmp	r3, #0
 8007682:	da34      	bge.n	80076ee <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007684:	78fb      	ldrb	r3, [r7, #3]
 8007686:	015a      	lsls	r2, r3, #5
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	4413      	add	r3, r2
 800768c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	78fa      	ldrb	r2, [r7, #3]
 8007694:	0151      	lsls	r1, r2, #5
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	440a      	add	r2, r1
 800769a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800769e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076a2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80076a4:	e023      	b.n	80076ee <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80076a6:	78fb      	ldrb	r3, [r7, #3]
 80076a8:	015a      	lsls	r2, r3, #5
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	4413      	add	r3, r2
 80076ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076b2:	461a      	mov	r2, r3
 80076b4:	f240 2325 	movw	r3, #549	@ 0x225
 80076b8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80076ba:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	da17      	bge.n	80076f2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80076c2:	78fb      	ldrb	r3, [r7, #3]
 80076c4:	015a      	lsls	r2, r3, #5
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	4413      	add	r3, r2
 80076ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	78fa      	ldrb	r2, [r7, #3]
 80076d2:	0151      	lsls	r1, r2, #5
 80076d4:	693a      	ldr	r2, [r7, #16]
 80076d6:	440a      	add	r2, r1
 80076d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076dc:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80076e0:	60d3      	str	r3, [r2, #12]
      }
      break;
 80076e2:	e006      	b.n	80076f2 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	77fb      	strb	r3, [r7, #31]
      break;
 80076e8:	e004      	b.n	80076f4 <USB_HC_Init+0x148>
      break;
 80076ea:	bf00      	nop
 80076ec:	e002      	b.n	80076f4 <USB_HC_Init+0x148>
      break;
 80076ee:	bf00      	nop
 80076f0:	e000      	b.n	80076f4 <USB_HC_Init+0x148>
      break;
 80076f2:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80076f4:	78fb      	ldrb	r3, [r7, #3]
 80076f6:	015a      	lsls	r2, r3, #5
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	4413      	add	r3, r2
 80076fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007700:	461a      	mov	r2, r3
 8007702:	2300      	movs	r3, #0
 8007704:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007706:	78fb      	ldrb	r3, [r7, #3]
 8007708:	015a      	lsls	r2, r3, #5
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	4413      	add	r3, r2
 800770e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	78fa      	ldrb	r2, [r7, #3]
 8007716:	0151      	lsls	r1, r2, #5
 8007718:	693a      	ldr	r2, [r7, #16]
 800771a:	440a      	add	r2, r1
 800771c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007720:	f043 0302 	orr.w	r3, r3, #2
 8007724:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800772c:	699a      	ldr	r2, [r3, #24]
 800772e:	78fb      	ldrb	r3, [r7, #3]
 8007730:	f003 030f 	and.w	r3, r3, #15
 8007734:	2101      	movs	r1, #1
 8007736:	fa01 f303 	lsl.w	r3, r1, r3
 800773a:	6939      	ldr	r1, [r7, #16]
 800773c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007740:	4313      	orrs	r3, r2
 8007742:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	699b      	ldr	r3, [r3, #24]
 8007748:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007750:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007754:	2b00      	cmp	r3, #0
 8007756:	da03      	bge.n	8007760 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007758:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800775c:	61bb      	str	r3, [r7, #24]
 800775e:	e001      	b.n	8007764 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007760:	2300      	movs	r3, #0
 8007762:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f7ff fef9 	bl	800755c <USB_GetHostSpeed>
 800776a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800776c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007770:	2b02      	cmp	r3, #2
 8007772:	d106      	bne.n	8007782 <USB_HC_Init+0x1d6>
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2b02      	cmp	r3, #2
 8007778:	d003      	beq.n	8007782 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800777a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800777e:	617b      	str	r3, [r7, #20]
 8007780:	e001      	b.n	8007786 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007782:	2300      	movs	r3, #0
 8007784:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007786:	787b      	ldrb	r3, [r7, #1]
 8007788:	059b      	lsls	r3, r3, #22
 800778a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800778e:	78bb      	ldrb	r3, [r7, #2]
 8007790:	02db      	lsls	r3, r3, #11
 8007792:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007796:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007798:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800779c:	049b      	lsls	r3, r3, #18
 800779e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80077a2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80077a4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80077a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80077aa:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	431a      	orrs	r2, r3
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80077b4:	78fa      	ldrb	r2, [r7, #3]
 80077b6:	0151      	lsls	r1, r2, #5
 80077b8:	693a      	ldr	r2, [r7, #16]
 80077ba:	440a      	add	r2, r1
 80077bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80077c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80077c4:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80077c6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80077ca:	2b03      	cmp	r3, #3
 80077cc:	d003      	beq.n	80077d6 <USB_HC_Init+0x22a>
 80077ce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d10f      	bne.n	80077f6 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80077d6:	78fb      	ldrb	r3, [r7, #3]
 80077d8:	015a      	lsls	r2, r3, #5
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	4413      	add	r3, r2
 80077de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	78fa      	ldrb	r2, [r7, #3]
 80077e6:	0151      	lsls	r1, r2, #5
 80077e8:	693a      	ldr	r2, [r7, #16]
 80077ea:	440a      	add	r2, r1
 80077ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077f4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80077f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3720      	adds	r7, #32
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}
 8007800:	40040000 	.word	0x40040000

08007804 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b08c      	sub	sp, #48	@ 0x30
 8007808:	af02      	add	r7, sp, #8
 800780a:	60f8      	str	r0, [r7, #12]
 800780c:	60b9      	str	r1, [r7, #8]
 800780e:	4613      	mov	r3, r2
 8007810:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	785b      	ldrb	r3, [r3, #1]
 800781a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800781c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007820:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	4a5d      	ldr	r2, [pc, #372]	@ (800799c <USB_HC_StartXfer+0x198>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d12f      	bne.n	800788a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800782a:	79fb      	ldrb	r3, [r7, #7]
 800782c:	2b01      	cmp	r3, #1
 800782e:	d11c      	bne.n	800786a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	7c9b      	ldrb	r3, [r3, #18]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d003      	beq.n	8007840 <USB_HC_StartXfer+0x3c>
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	7c9b      	ldrb	r3, [r3, #18]
 800783c:	2b02      	cmp	r3, #2
 800783e:	d124      	bne.n	800788a <USB_HC_StartXfer+0x86>
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	799b      	ldrb	r3, [r3, #6]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d120      	bne.n	800788a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	015a      	lsls	r2, r3, #5
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	4413      	add	r3, r2
 8007850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007854:	68db      	ldr	r3, [r3, #12]
 8007856:	69fa      	ldr	r2, [r7, #28]
 8007858:	0151      	lsls	r1, r2, #5
 800785a:	6a3a      	ldr	r2, [r7, #32]
 800785c:	440a      	add	r2, r1
 800785e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007866:	60d3      	str	r3, [r2, #12]
 8007868:	e00f      	b.n	800788a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	791b      	ldrb	r3, [r3, #4]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d10b      	bne.n	800788a <USB_HC_StartXfer+0x86>
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	795b      	ldrb	r3, [r3, #5]
 8007876:	2b01      	cmp	r3, #1
 8007878:	d107      	bne.n	800788a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	785b      	ldrb	r3, [r3, #1]
 800787e:	4619      	mov	r1, r3
 8007880:	68f8      	ldr	r0, [r7, #12]
 8007882:	f000 fb6b 	bl	8007f5c <USB_DoPing>
        return HAL_OK;
 8007886:	2300      	movs	r3, #0
 8007888:	e232      	b.n	8007cf0 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	799b      	ldrb	r3, [r3, #6]
 800788e:	2b01      	cmp	r3, #1
 8007890:	d158      	bne.n	8007944 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8007892:	2301      	movs	r3, #1
 8007894:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	78db      	ldrb	r3, [r3, #3]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d007      	beq.n	80078ae <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800789e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80078a0:	68ba      	ldr	r2, [r7, #8]
 80078a2:	8a92      	ldrh	r2, [r2, #20]
 80078a4:	fb03 f202 	mul.w	r2, r3, r2
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	61da      	str	r2, [r3, #28]
 80078ac:	e07c      	b.n	80079a8 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	7c9b      	ldrb	r3, [r3, #18]
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d130      	bne.n	8007918 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	6a1b      	ldr	r3, [r3, #32]
 80078ba:	2bbc      	cmp	r3, #188	@ 0xbc
 80078bc:	d918      	bls.n	80078f0 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	8a9b      	ldrh	r3, [r3, #20]
 80078c2:	461a      	mov	r2, r3
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	69da      	ldr	r2, [r3, #28]
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d003      	beq.n	80078e0 <USB_HC_StartXfer+0xdc>
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	2b02      	cmp	r3, #2
 80078de:	d103      	bne.n	80078e8 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	2202      	movs	r2, #2
 80078e4:	60da      	str	r2, [r3, #12]
 80078e6:	e05f      	b.n	80079a8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	2201      	movs	r2, #1
 80078ec:	60da      	str	r2, [r3, #12]
 80078ee:	e05b      	b.n	80079a8 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	6a1a      	ldr	r2, [r3, #32]
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d007      	beq.n	8007910 <USB_HC_StartXfer+0x10c>
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	68db      	ldr	r3, [r3, #12]
 8007904:	2b02      	cmp	r3, #2
 8007906:	d003      	beq.n	8007910 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	2204      	movs	r2, #4
 800790c:	60da      	str	r2, [r3, #12]
 800790e:	e04b      	b.n	80079a8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	2203      	movs	r2, #3
 8007914:	60da      	str	r2, [r3, #12]
 8007916:	e047      	b.n	80079a8 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007918:	79fb      	ldrb	r3, [r7, #7]
 800791a:	2b01      	cmp	r3, #1
 800791c:	d10d      	bne.n	800793a <USB_HC_StartXfer+0x136>
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	6a1b      	ldr	r3, [r3, #32]
 8007922:	68ba      	ldr	r2, [r7, #8]
 8007924:	8a92      	ldrh	r2, [r2, #20]
 8007926:	4293      	cmp	r3, r2
 8007928:	d907      	bls.n	800793a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800792a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800792c:	68ba      	ldr	r2, [r7, #8]
 800792e:	8a92      	ldrh	r2, [r2, #20]
 8007930:	fb03 f202 	mul.w	r2, r3, r2
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	61da      	str	r2, [r3, #28]
 8007938:	e036      	b.n	80079a8 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	6a1a      	ldr	r2, [r3, #32]
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	61da      	str	r2, [r3, #28]
 8007942:	e031      	b.n	80079a8 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	6a1b      	ldr	r3, [r3, #32]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d018      	beq.n	800797e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	6a1b      	ldr	r3, [r3, #32]
 8007950:	68ba      	ldr	r2, [r7, #8]
 8007952:	8a92      	ldrh	r2, [r2, #20]
 8007954:	4413      	add	r3, r2
 8007956:	3b01      	subs	r3, #1
 8007958:	68ba      	ldr	r2, [r7, #8]
 800795a:	8a92      	ldrh	r2, [r2, #20]
 800795c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007960:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8007962:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007964:	8b7b      	ldrh	r3, [r7, #26]
 8007966:	429a      	cmp	r2, r3
 8007968:	d90b      	bls.n	8007982 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800796a:	8b7b      	ldrh	r3, [r7, #26]
 800796c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800796e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007970:	68ba      	ldr	r2, [r7, #8]
 8007972:	8a92      	ldrh	r2, [r2, #20]
 8007974:	fb03 f202 	mul.w	r2, r3, r2
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	61da      	str	r2, [r3, #28]
 800797c:	e001      	b.n	8007982 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800797e:	2301      	movs	r3, #1
 8007980:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	78db      	ldrb	r3, [r3, #3]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d00a      	beq.n	80079a0 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800798a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800798c:	68ba      	ldr	r2, [r7, #8]
 800798e:	8a92      	ldrh	r2, [r2, #20]
 8007990:	fb03 f202 	mul.w	r2, r3, r2
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	61da      	str	r2, [r3, #28]
 8007998:	e006      	b.n	80079a8 <USB_HC_StartXfer+0x1a4>
 800799a:	bf00      	nop
 800799c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	6a1a      	ldr	r2, [r3, #32]
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	69db      	ldr	r3, [r3, #28]
 80079ac:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80079b0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80079b2:	04d9      	lsls	r1, r3, #19
 80079b4:	4ba3      	ldr	r3, [pc, #652]	@ (8007c44 <USB_HC_StartXfer+0x440>)
 80079b6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80079b8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	7d9b      	ldrb	r3, [r3, #22]
 80079be:	075b      	lsls	r3, r3, #29
 80079c0:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80079c4:	69f9      	ldr	r1, [r7, #28]
 80079c6:	0148      	lsls	r0, r1, #5
 80079c8:	6a39      	ldr	r1, [r7, #32]
 80079ca:	4401      	add	r1, r0
 80079cc:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80079d0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80079d2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80079d4:	79fb      	ldrb	r3, [r7, #7]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d009      	beq.n	80079ee <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	6999      	ldr	r1, [r3, #24]
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	015a      	lsls	r2, r3, #5
 80079e2:	6a3b      	ldr	r3, [r7, #32]
 80079e4:	4413      	add	r3, r2
 80079e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079ea:	460a      	mov	r2, r1
 80079ec:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80079ee:	6a3b      	ldr	r3, [r7, #32]
 80079f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80079f4:	689b      	ldr	r3, [r3, #8]
 80079f6:	f003 0301 	and.w	r3, r3, #1
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	bf0c      	ite	eq
 80079fe:	2301      	moveq	r3, #1
 8007a00:	2300      	movne	r3, #0
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	015a      	lsls	r2, r3, #5
 8007a0a:	6a3b      	ldr	r3, [r7, #32]
 8007a0c:	4413      	add	r3, r2
 8007a0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	69fa      	ldr	r2, [r7, #28]
 8007a16:	0151      	lsls	r1, r2, #5
 8007a18:	6a3a      	ldr	r2, [r7, #32]
 8007a1a:	440a      	add	r2, r1
 8007a1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a20:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007a24:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	015a      	lsls	r2, r3, #5
 8007a2a:	6a3b      	ldr	r3, [r7, #32]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	7e7b      	ldrb	r3, [r7, #25]
 8007a36:	075b      	lsls	r3, r3, #29
 8007a38:	69f9      	ldr	r1, [r7, #28]
 8007a3a:	0148      	lsls	r0, r1, #5
 8007a3c:	6a39      	ldr	r1, [r7, #32]
 8007a3e:	4401      	add	r1, r0
 8007a40:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007a44:	4313      	orrs	r3, r2
 8007a46:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	799b      	ldrb	r3, [r3, #6]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	f040 80c3 	bne.w	8007bd8 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	7c5b      	ldrb	r3, [r3, #17]
 8007a56:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007a58:	68ba      	ldr	r2, [r7, #8]
 8007a5a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	69fa      	ldr	r2, [r7, #28]
 8007a60:	0151      	lsls	r1, r2, #5
 8007a62:	6a3a      	ldr	r2, [r7, #32]
 8007a64:	440a      	add	r2, r1
 8007a66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007a6a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007a6e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007a70:	69fb      	ldr	r3, [r7, #28]
 8007a72:	015a      	lsls	r2, r3, #5
 8007a74:	6a3b      	ldr	r3, [r7, #32]
 8007a76:	4413      	add	r3, r2
 8007a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	69fa      	ldr	r2, [r7, #28]
 8007a80:	0151      	lsls	r1, r2, #5
 8007a82:	6a3a      	ldr	r2, [r7, #32]
 8007a84:	440a      	add	r2, r1
 8007a86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a8a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007a8e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	79db      	ldrb	r3, [r3, #7]
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d123      	bne.n	8007ae0 <USB_HC_StartXfer+0x2dc>
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	78db      	ldrb	r3, [r3, #3]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d11f      	bne.n	8007ae0 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	015a      	lsls	r2, r3, #5
 8007aa4:	6a3b      	ldr	r3, [r7, #32]
 8007aa6:	4413      	add	r3, r2
 8007aa8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	69fa      	ldr	r2, [r7, #28]
 8007ab0:	0151      	lsls	r1, r2, #5
 8007ab2:	6a3a      	ldr	r2, [r7, #32]
 8007ab4:	440a      	add	r2, r1
 8007ab6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007aba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007abe:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007ac0:	69fb      	ldr	r3, [r7, #28]
 8007ac2:	015a      	lsls	r2, r3, #5
 8007ac4:	6a3b      	ldr	r3, [r7, #32]
 8007ac6:	4413      	add	r3, r2
 8007ac8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	69fa      	ldr	r2, [r7, #28]
 8007ad0:	0151      	lsls	r1, r2, #5
 8007ad2:	6a3a      	ldr	r2, [r7, #32]
 8007ad4:	440a      	add	r2, r1
 8007ad6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ade:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	7c9b      	ldrb	r3, [r3, #18]
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d003      	beq.n	8007af0 <USB_HC_StartXfer+0x2ec>
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	7c9b      	ldrb	r3, [r3, #18]
 8007aec:	2b03      	cmp	r3, #3
 8007aee:	d117      	bne.n	8007b20 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d113      	bne.n	8007b20 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	78db      	ldrb	r3, [r3, #3]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d10f      	bne.n	8007b20 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007b00:	69fb      	ldr	r3, [r7, #28]
 8007b02:	015a      	lsls	r2, r3, #5
 8007b04:	6a3b      	ldr	r3, [r7, #32]
 8007b06:	4413      	add	r3, r2
 8007b08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	69fa      	ldr	r2, [r7, #28]
 8007b10:	0151      	lsls	r1, r2, #5
 8007b12:	6a3a      	ldr	r2, [r7, #32]
 8007b14:	440a      	add	r2, r1
 8007b16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b1e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	7c9b      	ldrb	r3, [r3, #18]
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d162      	bne.n	8007bee <USB_HC_StartXfer+0x3ea>
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	78db      	ldrb	r3, [r3, #3]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d15e      	bne.n	8007bee <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	3b01      	subs	r3, #1
 8007b36:	2b03      	cmp	r3, #3
 8007b38:	d858      	bhi.n	8007bec <USB_HC_StartXfer+0x3e8>
 8007b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b40 <USB_HC_StartXfer+0x33c>)
 8007b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b40:	08007b51 	.word	0x08007b51
 8007b44:	08007b73 	.word	0x08007b73
 8007b48:	08007b95 	.word	0x08007b95
 8007b4c:	08007bb7 	.word	0x08007bb7
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007b50:	69fb      	ldr	r3, [r7, #28]
 8007b52:	015a      	lsls	r2, r3, #5
 8007b54:	6a3b      	ldr	r3, [r7, #32]
 8007b56:	4413      	add	r3, r2
 8007b58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	69fa      	ldr	r2, [r7, #28]
 8007b60:	0151      	lsls	r1, r2, #5
 8007b62:	6a3a      	ldr	r2, [r7, #32]
 8007b64:	440a      	add	r2, r1
 8007b66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b6e:	6053      	str	r3, [r2, #4]
          break;
 8007b70:	e03d      	b.n	8007bee <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	015a      	lsls	r2, r3, #5
 8007b76:	6a3b      	ldr	r3, [r7, #32]
 8007b78:	4413      	add	r3, r2
 8007b7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b7e:	685b      	ldr	r3, [r3, #4]
 8007b80:	69fa      	ldr	r2, [r7, #28]
 8007b82:	0151      	lsls	r1, r2, #5
 8007b84:	6a3a      	ldr	r2, [r7, #32]
 8007b86:	440a      	add	r2, r1
 8007b88:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b8c:	f043 030e 	orr.w	r3, r3, #14
 8007b90:	6053      	str	r3, [r2, #4]
          break;
 8007b92:	e02c      	b.n	8007bee <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007b94:	69fb      	ldr	r3, [r7, #28]
 8007b96:	015a      	lsls	r2, r3, #5
 8007b98:	6a3b      	ldr	r3, [r7, #32]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	69fa      	ldr	r2, [r7, #28]
 8007ba4:	0151      	lsls	r1, r2, #5
 8007ba6:	6a3a      	ldr	r2, [r7, #32]
 8007ba8:	440a      	add	r2, r1
 8007baa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007bb2:	6053      	str	r3, [r2, #4]
          break;
 8007bb4:	e01b      	b.n	8007bee <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007bb6:	69fb      	ldr	r3, [r7, #28]
 8007bb8:	015a      	lsls	r2, r3, #5
 8007bba:	6a3b      	ldr	r3, [r7, #32]
 8007bbc:	4413      	add	r3, r2
 8007bbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	69fa      	ldr	r2, [r7, #28]
 8007bc6:	0151      	lsls	r1, r2, #5
 8007bc8:	6a3a      	ldr	r2, [r7, #32]
 8007bca:	440a      	add	r2, r1
 8007bcc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bd0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007bd4:	6053      	str	r3, [r2, #4]
          break;
 8007bd6:	e00a      	b.n	8007bee <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	015a      	lsls	r2, r3, #5
 8007bdc:	6a3b      	ldr	r3, [r7, #32]
 8007bde:	4413      	add	r3, r2
 8007be0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007be4:	461a      	mov	r2, r3
 8007be6:	2300      	movs	r3, #0
 8007be8:	6053      	str	r3, [r2, #4]
 8007bea:	e000      	b.n	8007bee <USB_HC_StartXfer+0x3ea>
          break;
 8007bec:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007bee:	69fb      	ldr	r3, [r7, #28]
 8007bf0:	015a      	lsls	r2, r3, #5
 8007bf2:	6a3b      	ldr	r3, [r7, #32]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007c04:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	78db      	ldrb	r3, [r3, #3]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d004      	beq.n	8007c18 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c14:	613b      	str	r3, [r7, #16]
 8007c16:	e003      	b.n	8007c20 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c1e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c26:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	015a      	lsls	r2, r3, #5
 8007c2c:	6a3b      	ldr	r3, [r7, #32]
 8007c2e:	4413      	add	r3, r2
 8007c30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c34:	461a      	mov	r2, r3
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007c3a:	79fb      	ldrb	r3, [r7, #7]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d003      	beq.n	8007c48 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007c40:	2300      	movs	r3, #0
 8007c42:	e055      	b.n	8007cf0 <USB_HC_StartXfer+0x4ec>
 8007c44:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	78db      	ldrb	r3, [r3, #3]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d14e      	bne.n	8007cee <USB_HC_StartXfer+0x4ea>
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	6a1b      	ldr	r3, [r3, #32]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d04a      	beq.n	8007cee <USB_HC_StartXfer+0x4ea>
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	79db      	ldrb	r3, [r3, #7]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d146      	bne.n	8007cee <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	7c9b      	ldrb	r3, [r3, #18]
 8007c64:	2b03      	cmp	r3, #3
 8007c66:	d831      	bhi.n	8007ccc <USB_HC_StartXfer+0x4c8>
 8007c68:	a201      	add	r2, pc, #4	@ (adr r2, 8007c70 <USB_HC_StartXfer+0x46c>)
 8007c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c6e:	bf00      	nop
 8007c70:	08007c81 	.word	0x08007c81
 8007c74:	08007ca5 	.word	0x08007ca5
 8007c78:	08007c81 	.word	0x08007c81
 8007c7c:	08007ca5 	.word	0x08007ca5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	6a1b      	ldr	r3, [r3, #32]
 8007c84:	3303      	adds	r3, #3
 8007c86:	089b      	lsrs	r3, r3, #2
 8007c88:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007c8a:	8afa      	ldrh	r2, [r7, #22]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d91c      	bls.n	8007cd0 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	699b      	ldr	r3, [r3, #24]
 8007c9a:	f043 0220 	orr.w	r2, r3, #32
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	619a      	str	r2, [r3, #24]
        }
        break;
 8007ca2:	e015      	b.n	8007cd0 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	6a1b      	ldr	r3, [r3, #32]
 8007ca8:	3303      	adds	r3, #3
 8007caa:	089b      	lsrs	r3, r3, #2
 8007cac:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007cae:	8afa      	ldrh	r2, [r7, #22]
 8007cb0:	6a3b      	ldr	r3, [r7, #32]
 8007cb2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cb6:	691b      	ldr	r3, [r3, #16]
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d90a      	bls.n	8007cd4 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	619a      	str	r2, [r3, #24]
        }
        break;
 8007cca:	e003      	b.n	8007cd4 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007ccc:	bf00      	nop
 8007cce:	e002      	b.n	8007cd6 <USB_HC_StartXfer+0x4d2>
        break;
 8007cd0:	bf00      	nop
 8007cd2:	e000      	b.n	8007cd6 <USB_HC_StartXfer+0x4d2>
        break;
 8007cd4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	6999      	ldr	r1, [r3, #24]
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	785a      	ldrb	r2, [r3, #1]
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	6a1b      	ldr	r3, [r3, #32]
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	2000      	movs	r0, #0
 8007ce6:	9000      	str	r0, [sp, #0]
 8007ce8:	68f8      	ldr	r0, [r7, #12]
 8007cea:	f7ff f9c3 	bl	8007074 <USB_WritePacket>
  }

  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3728      	adds	r7, #40	@ 0x28
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d0a:	695b      	ldr	r3, [r3, #20]
 8007d0c:	b29b      	uxth	r3, r3
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3714      	adds	r7, #20
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr

08007d1a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007d1a:	b480      	push	{r7}
 8007d1c:	b089      	sub	sp, #36	@ 0x24
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
 8007d22:	460b      	mov	r3, r1
 8007d24:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007d2a:	78fb      	ldrb	r3, [r7, #3]
 8007d2c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007d32:	69bb      	ldr	r3, [r7, #24]
 8007d34:	015a      	lsls	r2, r3, #5
 8007d36:	69fb      	ldr	r3, [r7, #28]
 8007d38:	4413      	add	r3, r2
 8007d3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	0c9b      	lsrs	r3, r3, #18
 8007d42:	f003 0303 	and.w	r3, r3, #3
 8007d46:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	015a      	lsls	r2, r3, #5
 8007d4c:	69fb      	ldr	r3, [r7, #28]
 8007d4e:	4413      	add	r3, r2
 8007d50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	0fdb      	lsrs	r3, r3, #31
 8007d58:	f003 0301 	and.w	r3, r3, #1
 8007d5c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	015a      	lsls	r2, r3, #5
 8007d62:	69fb      	ldr	r3, [r7, #28]
 8007d64:	4413      	add	r3, r2
 8007d66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d6a:	685b      	ldr	r3, [r3, #4]
 8007d6c:	0fdb      	lsrs	r3, r3, #31
 8007d6e:	f003 0301 	and.w	r3, r3, #1
 8007d72:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	f003 0320 	and.w	r3, r3, #32
 8007d7c:	2b20      	cmp	r3, #32
 8007d7e:	d10d      	bne.n	8007d9c <USB_HC_Halt+0x82>
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d10a      	bne.n	8007d9c <USB_HC_Halt+0x82>
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d005      	beq.n	8007d98 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d002      	beq.n	8007d98 <USB_HC_Halt+0x7e>
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	2b03      	cmp	r3, #3
 8007d96:	d101      	bne.n	8007d9c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	e0d8      	b.n	8007f4e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d002      	beq.n	8007da8 <USB_HC_Halt+0x8e>
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	2b02      	cmp	r3, #2
 8007da6:	d173      	bne.n	8007e90 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007da8:	69bb      	ldr	r3, [r7, #24]
 8007daa:	015a      	lsls	r2, r3, #5
 8007dac:	69fb      	ldr	r3, [r7, #28]
 8007dae:	4413      	add	r3, r2
 8007db0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	69ba      	ldr	r2, [r7, #24]
 8007db8:	0151      	lsls	r1, r2, #5
 8007dba:	69fa      	ldr	r2, [r7, #28]
 8007dbc:	440a      	add	r2, r1
 8007dbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dc2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007dc6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f003 0320 	and.w	r3, r3, #32
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d14a      	bne.n	8007e6a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dd8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d133      	bne.n	8007e48 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	69ba      	ldr	r2, [r7, #24]
 8007df0:	0151      	lsls	r1, r2, #5
 8007df2:	69fa      	ldr	r2, [r7, #28]
 8007df4:	440a      	add	r2, r1
 8007df6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dfa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007dfe:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	015a      	lsls	r2, r3, #5
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	69ba      	ldr	r2, [r7, #24]
 8007e10:	0151      	lsls	r1, r2, #5
 8007e12:	69fa      	ldr	r2, [r7, #28]
 8007e14:	440a      	add	r2, r1
 8007e16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e1e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	3301      	adds	r3, #1
 8007e24:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007e2c:	d82e      	bhi.n	8007e8c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007e2e:	69bb      	ldr	r3, [r7, #24]
 8007e30:	015a      	lsls	r2, r3, #5
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	4413      	add	r3, r2
 8007e36:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e44:	d0ec      	beq.n	8007e20 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e46:	e081      	b.n	8007f4c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007e48:	69bb      	ldr	r3, [r7, #24]
 8007e4a:	015a      	lsls	r2, r3, #5
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	4413      	add	r3, r2
 8007e50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	69ba      	ldr	r2, [r7, #24]
 8007e58:	0151      	lsls	r1, r2, #5
 8007e5a:	69fa      	ldr	r2, [r7, #28]
 8007e5c:	440a      	add	r2, r1
 8007e5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e66:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e68:	e070      	b.n	8007f4c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007e6a:	69bb      	ldr	r3, [r7, #24]
 8007e6c:	015a      	lsls	r2, r3, #5
 8007e6e:	69fb      	ldr	r3, [r7, #28]
 8007e70:	4413      	add	r3, r2
 8007e72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	69ba      	ldr	r2, [r7, #24]
 8007e7a:	0151      	lsls	r1, r2, #5
 8007e7c:	69fa      	ldr	r2, [r7, #28]
 8007e7e:	440a      	add	r2, r1
 8007e80:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e84:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e88:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e8a:	e05f      	b.n	8007f4c <USB_HC_Halt+0x232>
            break;
 8007e8c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e8e:	e05d      	b.n	8007f4c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007e90:	69bb      	ldr	r3, [r7, #24]
 8007e92:	015a      	lsls	r2, r3, #5
 8007e94:	69fb      	ldr	r3, [r7, #28]
 8007e96:	4413      	add	r3, r2
 8007e98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	69ba      	ldr	r2, [r7, #24]
 8007ea0:	0151      	lsls	r1, r2, #5
 8007ea2:	69fa      	ldr	r2, [r7, #28]
 8007ea4:	440a      	add	r2, r1
 8007ea6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007eaa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007eae:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007eb0:	69fb      	ldr	r3, [r7, #28]
 8007eb2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007eb6:	691b      	ldr	r3, [r3, #16]
 8007eb8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d133      	bne.n	8007f28 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007ec0:	69bb      	ldr	r3, [r7, #24]
 8007ec2:	015a      	lsls	r2, r3, #5
 8007ec4:	69fb      	ldr	r3, [r7, #28]
 8007ec6:	4413      	add	r3, r2
 8007ec8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	69ba      	ldr	r2, [r7, #24]
 8007ed0:	0151      	lsls	r1, r2, #5
 8007ed2:	69fa      	ldr	r2, [r7, #28]
 8007ed4:	440a      	add	r2, r1
 8007ed6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007eda:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ede:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007ee0:	69bb      	ldr	r3, [r7, #24]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	69ba      	ldr	r2, [r7, #24]
 8007ef0:	0151      	lsls	r1, r2, #5
 8007ef2:	69fa      	ldr	r2, [r7, #28]
 8007ef4:	440a      	add	r2, r1
 8007ef6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007efa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007efe:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	3301      	adds	r3, #1
 8007f04:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007f0c:	d81d      	bhi.n	8007f4a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f24:	d0ec      	beq.n	8007f00 <USB_HC_Halt+0x1e6>
 8007f26:	e011      	b.n	8007f4c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	015a      	lsls	r2, r3, #5
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	4413      	add	r3, r2
 8007f30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	69ba      	ldr	r2, [r7, #24]
 8007f38:	0151      	lsls	r1, r2, #5
 8007f3a:	69fa      	ldr	r2, [r7, #28]
 8007f3c:	440a      	add	r2, r1
 8007f3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f46:	6013      	str	r3, [r2, #0]
 8007f48:	e000      	b.n	8007f4c <USB_HC_Halt+0x232>
          break;
 8007f4a:	bf00      	nop
    }
  }

  return HAL_OK;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3724      	adds	r7, #36	@ 0x24
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr
	...

08007f5c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b087      	sub	sp, #28
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	460b      	mov	r3, r1
 8007f66:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007f6c:	78fb      	ldrb	r3, [r7, #3]
 8007f6e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007f70:	2301      	movs	r3, #1
 8007f72:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	04da      	lsls	r2, r3, #19
 8007f78:	4b15      	ldr	r3, [pc, #84]	@ (8007fd0 <USB_DoPing+0x74>)
 8007f7a:	4013      	ands	r3, r2
 8007f7c:	693a      	ldr	r2, [r7, #16]
 8007f7e:	0151      	lsls	r1, r2, #5
 8007f80:	697a      	ldr	r2, [r7, #20]
 8007f82:	440a      	add	r2, r1
 8007f84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f88:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f8c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	015a      	lsls	r2, r3, #5
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	4413      	add	r3, r2
 8007f96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007fa4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007fac:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	015a      	lsls	r2, r3, #5
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fba:	461a      	mov	r2, r3
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	371c      	adds	r7, #28
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr
 8007fce:	bf00      	nop
 8007fd0:	1ff80000 	.word	0x1ff80000

08007fd4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b088      	sub	sp, #32
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f7fe ff86 	bl	8006efa <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fee:	2110      	movs	r1, #16
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f7fe ffdf 	bl	8006fb4 <USB_FlushTxFifo>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d001      	beq.n	8008000 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f7ff f809 	bl	8007018 <USB_FlushRxFifo>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d001      	beq.n	8008010 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008010:	2300      	movs	r3, #0
 8008012:	61bb      	str	r3, [r7, #24]
 8008014:	e01f      	b.n	8008056 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	015a      	lsls	r2, r3, #5
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	4413      	add	r3, r2
 800801e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800802c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008034:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008036:	693b      	ldr	r3, [r7, #16]
 8008038:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800803c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	015a      	lsls	r2, r3, #5
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	4413      	add	r3, r2
 8008046:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800804a:	461a      	mov	r2, r3
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	3301      	adds	r3, #1
 8008054:	61bb      	str	r3, [r7, #24]
 8008056:	69bb      	ldr	r3, [r7, #24]
 8008058:	2b0f      	cmp	r3, #15
 800805a:	d9dc      	bls.n	8008016 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800805c:	2300      	movs	r3, #0
 800805e:	61bb      	str	r3, [r7, #24]
 8008060:	e034      	b.n	80080cc <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	015a      	lsls	r2, r3, #5
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	4413      	add	r3, r2
 800806a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008078:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008080:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008088:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	015a      	lsls	r2, r3, #5
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	4413      	add	r3, r2
 8008092:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008096:	461a      	mov	r2, r3
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	3301      	adds	r3, #1
 80080a0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80080a8:	d80c      	bhi.n	80080c4 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	015a      	lsls	r2, r3, #5
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	4413      	add	r3, r2
 80080b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080c0:	d0ec      	beq.n	800809c <USB_StopHost+0xc8>
 80080c2:	e000      	b.n	80080c6 <USB_StopHost+0xf2>
        break;
 80080c4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80080c6:	69bb      	ldr	r3, [r7, #24]
 80080c8:	3301      	adds	r3, #1
 80080ca:	61bb      	str	r3, [r7, #24]
 80080cc:	69bb      	ldr	r3, [r7, #24]
 80080ce:	2b0f      	cmp	r3, #15
 80080d0:	d9c7      	bls.n	8008062 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80080d8:	461a      	mov	r2, r3
 80080da:	f04f 33ff 	mov.w	r3, #4294967295
 80080de:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f04f 32ff 	mov.w	r2, #4294967295
 80080e6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f7fe fef5 	bl	8006ed8 <USB_EnableGlobalInt>

  return ret;
 80080ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3720      	adds	r7, #32
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80080f8:	b590      	push	{r4, r7, lr}
 80080fa:	b089      	sub	sp, #36	@ 0x24
 80080fc:	af04      	add	r7, sp, #16
 80080fe:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008100:	2301      	movs	r3, #1
 8008102:	2202      	movs	r2, #2
 8008104:	2102      	movs	r1, #2
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 fcb7 	bl	8008a7a <USBH_FindInterface>
 800810c:	4603      	mov	r3, r0
 800810e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008110:	7bfb      	ldrb	r3, [r7, #15]
 8008112:	2bff      	cmp	r3, #255	@ 0xff
 8008114:	d002      	beq.n	800811c <USBH_CDC_InterfaceInit+0x24>
 8008116:	7bfb      	ldrb	r3, [r7, #15]
 8008118:	2b01      	cmp	r3, #1
 800811a:	d901      	bls.n	8008120 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800811c:	2302      	movs	r3, #2
 800811e:	e13d      	b.n	800839c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008120:	7bfb      	ldrb	r3, [r7, #15]
 8008122:	4619      	mov	r1, r3
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 fc8c 	bl	8008a42 <USBH_SelectInterface>
 800812a:	4603      	mov	r3, r0
 800812c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800812e:	7bbb      	ldrb	r3, [r7, #14]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d001      	beq.n	8008138 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008134:	2302      	movs	r3, #2
 8008136:	e131      	b.n	800839c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800813e:	2050      	movs	r0, #80	@ 0x50
 8008140:	f005 fccc 	bl	800dadc <malloc>
 8008144:	4603      	mov	r3, r0
 8008146:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800814e:	69db      	ldr	r3, [r3, #28]
 8008150:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d101      	bne.n	800815c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008158:	2302      	movs	r3, #2
 800815a:	e11f      	b.n	800839c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800815c:	2250      	movs	r2, #80	@ 0x50
 800815e:	2100      	movs	r1, #0
 8008160:	68b8      	ldr	r0, [r7, #8]
 8008162:	f005 fd79 	bl	800dc58 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008166:	7bfb      	ldrb	r3, [r7, #15]
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	211a      	movs	r1, #26
 800816c:	fb01 f303 	mul.w	r3, r1, r3
 8008170:	4413      	add	r3, r2
 8008172:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	b25b      	sxtb	r3, r3
 800817a:	2b00      	cmp	r3, #0
 800817c:	da15      	bge.n	80081aa <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800817e:	7bfb      	ldrb	r3, [r7, #15]
 8008180:	687a      	ldr	r2, [r7, #4]
 8008182:	211a      	movs	r1, #26
 8008184:	fb01 f303 	mul.w	r3, r1, r3
 8008188:	4413      	add	r3, r2
 800818a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800818e:	781a      	ldrb	r2, [r3, #0]
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008194:	7bfb      	ldrb	r3, [r7, #15]
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	211a      	movs	r1, #26
 800819a:	fb01 f303 	mul.w	r3, r1, r3
 800819e:	4413      	add	r3, r2
 80081a0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80081a4:	881a      	ldrh	r2, [r3, #0]
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	785b      	ldrb	r3, [r3, #1]
 80081ae:	4619      	mov	r1, r3
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f002 f904 	bl	800a3be <USBH_AllocPipe>
 80081b6:	4603      	mov	r3, r0
 80081b8:	461a      	mov	r2, r3
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	7819      	ldrb	r1, [r3, #0]
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	7858      	ldrb	r0, [r3, #1]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	8952      	ldrh	r2, [r2, #10]
 80081d6:	9202      	str	r2, [sp, #8]
 80081d8:	2203      	movs	r2, #3
 80081da:	9201      	str	r2, [sp, #4]
 80081dc:	9300      	str	r3, [sp, #0]
 80081de:	4623      	mov	r3, r4
 80081e0:	4602      	mov	r2, r0
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f002 f8bc 	bl	800a360 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	781b      	ldrb	r3, [r3, #0]
 80081ec:	2200      	movs	r2, #0
 80081ee:	4619      	mov	r1, r3
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f005 fbed 	bl	800d9d0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80081f6:	2300      	movs	r3, #0
 80081f8:	2200      	movs	r2, #0
 80081fa:	210a      	movs	r1, #10
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 fc3c 	bl	8008a7a <USBH_FindInterface>
 8008202:	4603      	mov	r3, r0
 8008204:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008206:	7bfb      	ldrb	r3, [r7, #15]
 8008208:	2bff      	cmp	r3, #255	@ 0xff
 800820a:	d002      	beq.n	8008212 <USBH_CDC_InterfaceInit+0x11a>
 800820c:	7bfb      	ldrb	r3, [r7, #15]
 800820e:	2b01      	cmp	r3, #1
 8008210:	d901      	bls.n	8008216 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008212:	2302      	movs	r3, #2
 8008214:	e0c2      	b.n	800839c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008216:	7bfb      	ldrb	r3, [r7, #15]
 8008218:	687a      	ldr	r2, [r7, #4]
 800821a:	211a      	movs	r1, #26
 800821c:	fb01 f303 	mul.w	r3, r1, r3
 8008220:	4413      	add	r3, r2
 8008222:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008226:	781b      	ldrb	r3, [r3, #0]
 8008228:	b25b      	sxtb	r3, r3
 800822a:	2b00      	cmp	r3, #0
 800822c:	da16      	bge.n	800825c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800822e:	7bfb      	ldrb	r3, [r7, #15]
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	211a      	movs	r1, #26
 8008234:	fb01 f303 	mul.w	r3, r1, r3
 8008238:	4413      	add	r3, r2
 800823a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800823e:	781a      	ldrb	r2, [r3, #0]
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008244:	7bfb      	ldrb	r3, [r7, #15]
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	211a      	movs	r1, #26
 800824a:	fb01 f303 	mul.w	r3, r1, r3
 800824e:	4413      	add	r3, r2
 8008250:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008254:	881a      	ldrh	r2, [r3, #0]
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	835a      	strh	r2, [r3, #26]
 800825a:	e015      	b.n	8008288 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800825c:	7bfb      	ldrb	r3, [r7, #15]
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	211a      	movs	r1, #26
 8008262:	fb01 f303 	mul.w	r3, r1, r3
 8008266:	4413      	add	r3, r2
 8008268:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800826c:	781a      	ldrb	r2, [r3, #0]
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008272:	7bfb      	ldrb	r3, [r7, #15]
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	211a      	movs	r1, #26
 8008278:	fb01 f303 	mul.w	r3, r1, r3
 800827c:	4413      	add	r3, r2
 800827e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008282:	881a      	ldrh	r2, [r3, #0]
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008288:	7bfb      	ldrb	r3, [r7, #15]
 800828a:	687a      	ldr	r2, [r7, #4]
 800828c:	211a      	movs	r1, #26
 800828e:	fb01 f303 	mul.w	r3, r1, r3
 8008292:	4413      	add	r3, r2
 8008294:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008298:	781b      	ldrb	r3, [r3, #0]
 800829a:	b25b      	sxtb	r3, r3
 800829c:	2b00      	cmp	r3, #0
 800829e:	da16      	bge.n	80082ce <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80082a0:	7bfb      	ldrb	r3, [r7, #15]
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	211a      	movs	r1, #26
 80082a6:	fb01 f303 	mul.w	r3, r1, r3
 80082aa:	4413      	add	r3, r2
 80082ac:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80082b0:	781a      	ldrb	r2, [r3, #0]
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80082b6:	7bfb      	ldrb	r3, [r7, #15]
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	211a      	movs	r1, #26
 80082bc:	fb01 f303 	mul.w	r3, r1, r3
 80082c0:	4413      	add	r3, r2
 80082c2:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80082c6:	881a      	ldrh	r2, [r3, #0]
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	835a      	strh	r2, [r3, #26]
 80082cc:	e015      	b.n	80082fa <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80082ce:	7bfb      	ldrb	r3, [r7, #15]
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	211a      	movs	r1, #26
 80082d4:	fb01 f303 	mul.w	r3, r1, r3
 80082d8:	4413      	add	r3, r2
 80082da:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80082de:	781a      	ldrb	r2, [r3, #0]
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80082e4:	7bfb      	ldrb	r3, [r7, #15]
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	211a      	movs	r1, #26
 80082ea:	fb01 f303 	mul.w	r3, r1, r3
 80082ee:	4413      	add	r3, r2
 80082f0:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80082f4:	881a      	ldrh	r2, [r3, #0]
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	7b9b      	ldrb	r3, [r3, #14]
 80082fe:	4619      	mov	r1, r3
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f002 f85c 	bl	800a3be <USBH_AllocPipe>
 8008306:	4603      	mov	r3, r0
 8008308:	461a      	mov	r2, r3
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	7bdb      	ldrb	r3, [r3, #15]
 8008312:	4619      	mov	r1, r3
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f002 f852 	bl	800a3be <USBH_AllocPipe>
 800831a:	4603      	mov	r3, r0
 800831c:	461a      	mov	r2, r3
 800831e:	68bb      	ldr	r3, [r7, #8]
 8008320:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	7b59      	ldrb	r1, [r3, #13]
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	7b98      	ldrb	r0, [r3, #14]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008336:	68ba      	ldr	r2, [r7, #8]
 8008338:	8b12      	ldrh	r2, [r2, #24]
 800833a:	9202      	str	r2, [sp, #8]
 800833c:	2202      	movs	r2, #2
 800833e:	9201      	str	r2, [sp, #4]
 8008340:	9300      	str	r3, [sp, #0]
 8008342:	4623      	mov	r3, r4
 8008344:	4602      	mov	r2, r0
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f002 f80a 	bl	800a360 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	7b19      	ldrb	r1, [r3, #12]
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	7bd8      	ldrb	r0, [r3, #15]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008360:	68ba      	ldr	r2, [r7, #8]
 8008362:	8b52      	ldrh	r2, [r2, #26]
 8008364:	9202      	str	r2, [sp, #8]
 8008366:	2202      	movs	r2, #2
 8008368:	9201      	str	r2, [sp, #4]
 800836a:	9300      	str	r3, [sp, #0]
 800836c:	4623      	mov	r3, r4
 800836e:	4602      	mov	r2, r0
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f001 fff5 	bl	800a360 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	2200      	movs	r2, #0
 800837a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	7b5b      	ldrb	r3, [r3, #13]
 8008382:	2200      	movs	r2, #0
 8008384:	4619      	mov	r1, r3
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f005 fb22 	bl	800d9d0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	7b1b      	ldrb	r3, [r3, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	4619      	mov	r1, r3
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f005 fb1b 	bl	800d9d0 <USBH_LL_SetToggle>

  return USBH_OK;
 800839a:	2300      	movs	r3, #0
}
 800839c:	4618      	mov	r0, r3
 800839e:	3714      	adds	r7, #20
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd90      	pop	{r4, r7, pc}

080083a4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80083b2:	69db      	ldr	r3, [r3, #28]
 80083b4:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	781b      	ldrb	r3, [r3, #0]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d00e      	beq.n	80083dc <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	4619      	mov	r1, r3
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f001 ffea 	bl	800a39e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	4619      	mov	r1, r3
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f002 f815 	bl	800a400 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2200      	movs	r2, #0
 80083da:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	7b1b      	ldrb	r3, [r3, #12]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d00e      	beq.n	8008402 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	7b1b      	ldrb	r3, [r3, #12]
 80083e8:	4619      	mov	r1, r3
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f001 ffd7 	bl	800a39e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	7b1b      	ldrb	r3, [r3, #12]
 80083f4:	4619      	mov	r1, r3
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f002 f802 	bl	800a400 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2200      	movs	r2, #0
 8008400:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	7b5b      	ldrb	r3, [r3, #13]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00e      	beq.n	8008428 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	7b5b      	ldrb	r3, [r3, #13]
 800840e:	4619      	mov	r1, r3
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f001 ffc4 	bl	800a39e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	7b5b      	ldrb	r3, [r3, #13]
 800841a:	4619      	mov	r1, r3
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f001 ffef 	bl	800a400 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2200      	movs	r2, #0
 8008426:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800842e:	69db      	ldr	r3, [r3, #28]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00b      	beq.n	800844c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800843a:	69db      	ldr	r3, [r3, #28]
 800843c:	4618      	mov	r0, r3
 800843e:	f005 fb55 	bl	800daec <free>
    phost->pActiveClass->pData = 0U;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008448:	2200      	movs	r2, #0
 800844a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	3710      	adds	r7, #16
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}

08008456 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008456:	b580      	push	{r7, lr}
 8008458:	b084      	sub	sp, #16
 800845a:	af00      	add	r7, sp, #0
 800845c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008464:	69db      	ldr	r3, [r3, #28]
 8008466:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	3340      	adds	r3, #64	@ 0x40
 800846c:	4619      	mov	r1, r3
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f8b1 	bl	80085d6 <GetLineCoding>
 8008474:	4603      	mov	r3, r0
 8008476:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008478:	7afb      	ldrb	r3, [r7, #11]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d105      	bne.n	800848a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008484:	2102      	movs	r1, #2
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800848a:	7afb      	ldrb	r3, [r7, #11]
}
 800848c:	4618      	mov	r0, r3
 800848e:	3710      	adds	r7, #16
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b084      	sub	sp, #16
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800849c:	2301      	movs	r3, #1
 800849e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80084a0:	2300      	movs	r3, #0
 80084a2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084aa:	69db      	ldr	r3, [r3, #28]
 80084ac:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80084b4:	2b04      	cmp	r3, #4
 80084b6:	d877      	bhi.n	80085a8 <USBH_CDC_Process+0x114>
 80084b8:	a201      	add	r2, pc, #4	@ (adr r2, 80084c0 <USBH_CDC_Process+0x2c>)
 80084ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084be:	bf00      	nop
 80084c0:	080084d5 	.word	0x080084d5
 80084c4:	080084db 	.word	0x080084db
 80084c8:	0800850b 	.word	0x0800850b
 80084cc:	0800857f 	.word	0x0800857f
 80084d0:	0800858d 	.word	0x0800858d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80084d4:	2300      	movs	r3, #0
 80084d6:	73fb      	strb	r3, [r7, #15]
      break;
 80084d8:	e06d      	b.n	80085b6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084de:	4619      	mov	r1, r3
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 f897 	bl	8008614 <SetLineCoding>
 80084e6:	4603      	mov	r3, r0
 80084e8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80084ea:	7bbb      	ldrb	r3, [r7, #14]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d104      	bne.n	80084fa <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	2202      	movs	r2, #2
 80084f4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80084f8:	e058      	b.n	80085ac <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80084fa:	7bbb      	ldrb	r3, [r7, #14]
 80084fc:	2b01      	cmp	r3, #1
 80084fe:	d055      	beq.n	80085ac <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	2204      	movs	r2, #4
 8008504:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008508:	e050      	b.n	80085ac <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	3340      	adds	r3, #64	@ 0x40
 800850e:	4619      	mov	r1, r3
 8008510:	6878      	ldr	r0, [r7, #4]
 8008512:	f000 f860 	bl	80085d6 <GetLineCoding>
 8008516:	4603      	mov	r3, r0
 8008518:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800851a:	7bbb      	ldrb	r3, [r7, #14]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d126      	bne.n	800856e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	2200      	movs	r2, #0
 8008524:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008532:	791b      	ldrb	r3, [r3, #4]
 8008534:	429a      	cmp	r2, r3
 8008536:	d13b      	bne.n	80085b0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008542:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008544:	429a      	cmp	r2, r3
 8008546:	d133      	bne.n	80085b0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008552:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008554:	429a      	cmp	r2, r3
 8008556:	d12b      	bne.n	80085b0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008560:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008562:	429a      	cmp	r2, r3
 8008564:	d124      	bne.n	80085b0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 f96a 	bl	8008840 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800856c:	e020      	b.n	80085b0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800856e:	7bbb      	ldrb	r3, [r7, #14]
 8008570:	2b01      	cmp	r3, #1
 8008572:	d01d      	beq.n	80085b0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	2204      	movs	r2, #4
 8008578:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800857c:	e018      	b.n	80085b0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f867 	bl	8008652 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 f8e6 	bl	8008756 <CDC_ProcessReception>
      break;
 800858a:	e014      	b.n	80085b6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800858c:	2100      	movs	r1, #0
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f001 f8f8 	bl	8009784 <USBH_ClrFeature>
 8008594:	4603      	mov	r3, r0
 8008596:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008598:	7bbb      	ldrb	r3, [r7, #14]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d10a      	bne.n	80085b4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	2200      	movs	r2, #0
 80085a2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80085a6:	e005      	b.n	80085b4 <USBH_CDC_Process+0x120>

    default:
      break;
 80085a8:	bf00      	nop
 80085aa:	e004      	b.n	80085b6 <USBH_CDC_Process+0x122>
      break;
 80085ac:	bf00      	nop
 80085ae:	e002      	b.n	80085b6 <USBH_CDC_Process+0x122>
      break;
 80085b0:	bf00      	nop
 80085b2:	e000      	b.n	80085b6 <USBH_CDC_Process+0x122>
      break;
 80085b4:	bf00      	nop

  }

  return status;
 80085b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3710      	adds	r7, #16
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}

080085c0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	370c      	adds	r7, #12
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr

080085d6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80085d6:	b580      	push	{r7, lr}
 80085d8:	b082      	sub	sp, #8
 80085da:	af00      	add	r7, sp, #0
 80085dc:	6078      	str	r0, [r7, #4]
 80085de:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	22a1      	movs	r2, #161	@ 0xa1
 80085e4:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2221      	movs	r2, #33	@ 0x21
 80085ea:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2200      	movs	r2, #0
 80085f6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2207      	movs	r2, #7
 80085fc:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	2207      	movs	r2, #7
 8008602:	4619      	mov	r1, r3
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f001 fbf1 	bl	8009dec <USBH_CtlReq>
 800860a:	4603      	mov	r3, r0
}
 800860c:	4618      	mov	r0, r3
 800860e:	3708      	adds	r7, #8
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b082      	sub	sp, #8
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2221      	movs	r2, #33	@ 0x21
 8008622:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2220      	movs	r2, #32
 8008628:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2200      	movs	r2, #0
 8008634:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2207      	movs	r2, #7
 800863a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	2207      	movs	r2, #7
 8008640:	4619      	mov	r1, r3
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f001 fbd2 	bl	8009dec <USBH_CtlReq>
 8008648:	4603      	mov	r3, r0
}
 800864a:	4618      	mov	r0, r3
 800864c:	3708      	adds	r7, #8
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b086      	sub	sp, #24
 8008656:	af02      	add	r7, sp, #8
 8008658:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008660:	69db      	ldr	r3, [r3, #28]
 8008662:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008664:	2300      	movs	r3, #0
 8008666:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800866e:	2b01      	cmp	r3, #1
 8008670:	d002      	beq.n	8008678 <CDC_ProcessTransmission+0x26>
 8008672:	2b02      	cmp	r3, #2
 8008674:	d023      	beq.n	80086be <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008676:	e06a      	b.n	800874e <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800867c:	68fa      	ldr	r2, [r7, #12]
 800867e:	8b12      	ldrh	r2, [r2, #24]
 8008680:	4293      	cmp	r3, r2
 8008682:	d90b      	bls.n	800869c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	69d9      	ldr	r1, [r3, #28]
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	8b1a      	ldrh	r2, [r3, #24]
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	7b5b      	ldrb	r3, [r3, #13]
 8008690:	2001      	movs	r0, #1
 8008692:	9000      	str	r0, [sp, #0]
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f001 fe20 	bl	800a2da <USBH_BulkSendData>
 800869a:	e00b      	b.n	80086b4 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80086a4:	b29a      	uxth	r2, r3
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	7b5b      	ldrb	r3, [r3, #13]
 80086aa:	2001      	movs	r0, #1
 80086ac:	9000      	str	r0, [sp, #0]
 80086ae:	6878      	ldr	r0, [r7, #4]
 80086b0:	f001 fe13 	bl	800a2da <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2202      	movs	r2, #2
 80086b8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80086bc:	e047      	b.n	800874e <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	7b5b      	ldrb	r3, [r3, #13]
 80086c2:	4619      	mov	r1, r3
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f005 f959 	bl	800d97c <USBH_LL_GetURBState>
 80086ca:	4603      	mov	r3, r0
 80086cc:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80086ce:	7afb      	ldrb	r3, [r7, #11]
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d12e      	bne.n	8008732 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	8b12      	ldrh	r2, [r2, #24]
 80086dc:	4293      	cmp	r3, r2
 80086de:	d90e      	bls.n	80086fe <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086e4:	68fa      	ldr	r2, [r7, #12]
 80086e6:	8b12      	ldrh	r2, [r2, #24]
 80086e8:	1a9a      	subs	r2, r3, r2
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	69db      	ldr	r3, [r3, #28]
 80086f2:	68fa      	ldr	r2, [r7, #12]
 80086f4:	8b12      	ldrh	r2, [r2, #24]
 80086f6:	441a      	add	r2, r3
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	61da      	str	r2, [r3, #28]
 80086fc:	e002      	b.n	8008704 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2200      	movs	r2, #0
 8008702:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008708:	2b00      	cmp	r3, #0
 800870a:	d004      	beq.n	8008716 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8008714:	e006      	b.n	8008724 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2200      	movs	r2, #0
 800871a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 f87a 	bl	8008818 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008724:	2300      	movs	r3, #0
 8008726:	2200      	movs	r2, #0
 8008728:	2104      	movs	r1, #4
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 feb6 	bl	800949c <USBH_OS_PutMessage>
      break;
 8008730:	e00c      	b.n	800874c <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8008732:	7afb      	ldrb	r3, [r7, #11]
 8008734:	2b02      	cmp	r3, #2
 8008736:	d109      	bne.n	800874c <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008740:	2300      	movs	r3, #0
 8008742:	2200      	movs	r2, #0
 8008744:	2104      	movs	r1, #4
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f000 fea8 	bl	800949c <USBH_OS_PutMessage>
      break;
 800874c:	bf00      	nop
  }
}
 800874e:	bf00      	nop
 8008750:	3710      	adds	r7, #16
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}

08008756 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008756:	b580      	push	{r7, lr}
 8008758:	b086      	sub	sp, #24
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008764:	69db      	ldr	r3, [r3, #28]
 8008766:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008768:	2300      	movs	r3, #0
 800876a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800876c:	697b      	ldr	r3, [r7, #20]
 800876e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008772:	2b03      	cmp	r3, #3
 8008774:	d002      	beq.n	800877c <CDC_ProcessReception+0x26>
 8008776:	2b04      	cmp	r3, #4
 8008778:	d00e      	beq.n	8008798 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800877a:	e049      	b.n	8008810 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	6a19      	ldr	r1, [r3, #32]
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	8b5a      	ldrh	r2, [r3, #26]
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	7b1b      	ldrb	r3, [r3, #12]
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f001 fdcb 	bl	800a324 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	2204      	movs	r2, #4
 8008792:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008796:	e03b      	b.n	8008810 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	7b1b      	ldrb	r3, [r3, #12]
 800879c:	4619      	mov	r1, r3
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f005 f8ec 	bl	800d97c <USBH_LL_GetURBState>
 80087a4:	4603      	mov	r3, r0
 80087a6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80087a8:	7cfb      	ldrb	r3, [r7, #19]
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d12f      	bne.n	800880e <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	7b1b      	ldrb	r3, [r3, #12]
 80087b2:	4619      	mov	r1, r3
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f005 f861 	bl	800d87c <USBH_LL_GetLastXferSize>
 80087ba:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087c0:	68fa      	ldr	r2, [r7, #12]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d016      	beq.n	80087f4 <CDC_ProcessReception+0x9e>
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	8b5b      	ldrh	r3, [r3, #26]
 80087ca:	461a      	mov	r2, r3
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d110      	bne.n	80087f4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	1ad2      	subs	r2, r2, r3
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	6a1a      	ldr	r2, [r3, #32]
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	441a      	add	r2, r3
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80087ea:	697b      	ldr	r3, [r7, #20]
 80087ec:	2203      	movs	r2, #3
 80087ee:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 80087f2:	e006      	b.n	8008802 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	2200      	movs	r2, #0
 80087f8:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 f815 	bl	800882c <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8008802:	2300      	movs	r3, #0
 8008804:	2200      	movs	r2, #0
 8008806:	2104      	movs	r1, #4
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f000 fe47 	bl	800949c <USBH_OS_PutMessage>
      break;
 800880e:	bf00      	nop
  }
}
 8008810:	bf00      	nop
 8008812:	3718      	adds	r7, #24
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}

08008818 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008818:	b480      	push	{r7}
 800881a:	b083      	sub	sp, #12
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008820:	bf00      	nop
 8008822:	370c      	adds	r7, #12
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr

0800882c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008834:	bf00      	nop
 8008836:	370c      	adds	r7, #12
 8008838:	46bd      	mov	sp, r7
 800883a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883e:	4770      	bx	lr

08008840 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008840:	b480      	push	{r7}
 8008842:	b083      	sub	sp, #12
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008848:	bf00      	nop
 800884a:	370c      	adds	r7, #12
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	4613      	mov	r3, r2
 8008860:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d101      	bne.n	800886c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008868:	2302      	movs	r3, #2
 800886a:	e044      	b.n	80088f6 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	79fa      	ldrb	r2, [r7, #7]
 8008870:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2200      	movs	r2, #0
 8008878:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2200      	movs	r2, #0
 8008880:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008884:	68f8      	ldr	r0, [r7, #12]
 8008886:	f000 f841 	bl	800890c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2200      	movs	r2, #0
 800888e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2200      	movs	r2, #0
 8008896:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2200      	movs	r2, #0
 800889e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d003      	beq.n	80088b8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	68ba      	ldr	r2, [r7, #8]
 80088b4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 80088b8:	2200      	movs	r2, #0
 80088ba:	2104      	movs	r1, #4
 80088bc:	2010      	movs	r0, #16
 80088be:	f001 ff1c 	bl	800a6fa <osMessageQueueNew>
 80088c2:	4602      	mov	r2, r0
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 80088ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008900 <USBH_Init+0xac>)
 80088cc:	4a0d      	ldr	r2, [pc, #52]	@ (8008904 <USBH_Init+0xb0>)
 80088ce:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 80088d0:	4b0b      	ldr	r3, [pc, #44]	@ (8008900 <USBH_Init+0xac>)
 80088d2:	2280      	movs	r2, #128	@ 0x80
 80088d4:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 80088d6:	4b0a      	ldr	r3, [pc, #40]	@ (8008900 <USBH_Init+0xac>)
 80088d8:	2218      	movs	r2, #24
 80088da:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 80088dc:	4a08      	ldr	r2, [pc, #32]	@ (8008900 <USBH_Init+0xac>)
 80088de:	68f9      	ldr	r1, [r7, #12]
 80088e0:	4809      	ldr	r0, [pc, #36]	@ (8008908 <USBH_Init+0xb4>)
 80088e2:	f001 fe5d 	bl	800a5a0 <osThreadNew>
 80088e6:	4602      	mov	r2, r0
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80088ee:	68f8      	ldr	r0, [r7, #12]
 80088f0:	f004 ff10 	bl	800d714 <USBH_LL_Init>

  return USBH_OK;
 80088f4:	2300      	movs	r3, #0
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3710      	adds	r7, #16
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	bf00      	nop
 8008900:	20000250 	.word	0x20000250
 8008904:	0800de88 	.word	0x0800de88
 8008908:	080094e5 	.word	0x080094e5

0800890c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008914:	2300      	movs	r3, #0
 8008916:	60fb      	str	r3, [r7, #12]
 8008918:	e009      	b.n	800892e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	33e0      	adds	r3, #224	@ 0xe0
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4413      	add	r3, r2
 8008924:	2200      	movs	r2, #0
 8008926:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	3301      	adds	r3, #1
 800892c:	60fb      	str	r3, [r7, #12]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2b0f      	cmp	r3, #15
 8008932:	d9f2      	bls.n	800891a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008934:	2300      	movs	r3, #0
 8008936:	60fb      	str	r3, [r7, #12]
 8008938:	e009      	b.n	800894e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	4413      	add	r3, r2
 8008940:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008944:	2200      	movs	r2, #0
 8008946:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	3301      	adds	r3, #1
 800894c:	60fb      	str	r3, [r7, #12]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008954:	d3f1      	bcc.n	800893a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2200      	movs	r2, #0
 800895a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2201      	movs	r2, #1
 8008966:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2200      	movs	r2, #0
 800896c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2201      	movs	r2, #1
 8008974:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2240      	movs	r2, #64	@ 0x40
 800897a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2201      	movs	r2, #1
 800898e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2200      	movs	r2, #0
 8008996:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	331c      	adds	r3, #28
 80089a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80089aa:	2100      	movs	r1, #0
 80089ac:	4618      	mov	r0, r3
 80089ae:	f005 f953 	bl	800dc58 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80089b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80089bc:	2100      	movs	r1, #0
 80089be:	4618      	mov	r0, r3
 80089c0:	f005 f94a 	bl	800dc58 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80089ca:	2212      	movs	r2, #18
 80089cc:	2100      	movs	r1, #0
 80089ce:	4618      	mov	r0, r3
 80089d0:	f005 f942 	bl	800dc58 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80089da:	223e      	movs	r2, #62	@ 0x3e
 80089dc:	2100      	movs	r1, #0
 80089de:	4618      	mov	r0, r3
 80089e0:	f005 f93a 	bl	800dc58 <memset>

  return USBH_OK;
 80089e4:	2300      	movs	r3, #0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}

080089ee <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80089ee:	b480      	push	{r7}
 80089f0:	b085      	sub	sp, #20
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	6078      	str	r0, [r7, #4]
 80089f6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80089f8:	2300      	movs	r3, #0
 80089fa:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d016      	beq.n	8008a30 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d10e      	bne.n	8008a2a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008a12:	1c59      	adds	r1, r3, #1
 8008a14:	687a      	ldr	r2, [r7, #4]
 8008a16:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008a1a:	687a      	ldr	r2, [r7, #4]
 8008a1c:	33de      	adds	r3, #222	@ 0xde
 8008a1e:	6839      	ldr	r1, [r7, #0]
 8008a20:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008a24:	2300      	movs	r3, #0
 8008a26:	73fb      	strb	r3, [r7, #15]
 8008a28:	e004      	b.n	8008a34 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008a2a:	2302      	movs	r3, #2
 8008a2c:	73fb      	strb	r3, [r7, #15]
 8008a2e:	e001      	b.n	8008a34 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008a30:	2302      	movs	r3, #2
 8008a32:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	3714      	adds	r7, #20
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr

08008a42 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008a42:	b480      	push	{r7}
 8008a44:	b085      	sub	sp, #20
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	6078      	str	r0, [r7, #4]
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008a58:	78fa      	ldrb	r2, [r7, #3]
 8008a5a:	429a      	cmp	r2, r3
 8008a5c:	d204      	bcs.n	8008a68 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	78fa      	ldrb	r2, [r7, #3]
 8008a62:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8008a66:	e001      	b.n	8008a6c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008a68:	2302      	movs	r3, #2
 8008a6a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3714      	adds	r7, #20
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr

08008a7a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008a7a:	b480      	push	{r7}
 8008a7c:	b087      	sub	sp, #28
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	6078      	str	r0, [r7, #4]
 8008a82:	4608      	mov	r0, r1
 8008a84:	4611      	mov	r1, r2
 8008a86:	461a      	mov	r2, r3
 8008a88:	4603      	mov	r3, r0
 8008a8a:	70fb      	strb	r3, [r7, #3]
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	70bb      	strb	r3, [r7, #2]
 8008a90:	4613      	mov	r3, r2
 8008a92:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008a94:	2300      	movs	r3, #0
 8008a96:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008aa2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008aa4:	e025      	b.n	8008af2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008aa6:	7dfb      	ldrb	r3, [r7, #23]
 8008aa8:	221a      	movs	r2, #26
 8008aaa:	fb02 f303 	mul.w	r3, r2, r3
 8008aae:	3308      	adds	r3, #8
 8008ab0:	68fa      	ldr	r2, [r7, #12]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	3302      	adds	r3, #2
 8008ab6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	795b      	ldrb	r3, [r3, #5]
 8008abc:	78fa      	ldrb	r2, [r7, #3]
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d002      	beq.n	8008ac8 <USBH_FindInterface+0x4e>
 8008ac2:	78fb      	ldrb	r3, [r7, #3]
 8008ac4:	2bff      	cmp	r3, #255	@ 0xff
 8008ac6:	d111      	bne.n	8008aec <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008acc:	78ba      	ldrb	r2, [r7, #2]
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	d002      	beq.n	8008ad8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008ad2:	78bb      	ldrb	r3, [r7, #2]
 8008ad4:	2bff      	cmp	r3, #255	@ 0xff
 8008ad6:	d109      	bne.n	8008aec <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008adc:	787a      	ldrb	r2, [r7, #1]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d002      	beq.n	8008ae8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008ae2:	787b      	ldrb	r3, [r7, #1]
 8008ae4:	2bff      	cmp	r3, #255	@ 0xff
 8008ae6:	d101      	bne.n	8008aec <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008ae8:	7dfb      	ldrb	r3, [r7, #23]
 8008aea:	e006      	b.n	8008afa <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008aec:	7dfb      	ldrb	r3, [r7, #23]
 8008aee:	3301      	adds	r3, #1
 8008af0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008af2:	7dfb      	ldrb	r3, [r7, #23]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d9d6      	bls.n	8008aa6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008af8:	23ff      	movs	r3, #255	@ 0xff
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	371c      	adds	r7, #28
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008b06:	b580      	push	{r7, lr}
 8008b08:	b082      	sub	sp, #8
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f004 fe3c 	bl	800d78c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008b14:	2101      	movs	r1, #1
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f004 ff43 	bl	800d9a2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008b1c:	2300      	movs	r3, #0
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3708      	adds	r7, #8
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
	...

08008b28 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b088      	sub	sp, #32
 8008b2c:	af04      	add	r7, sp, #16
 8008b2e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008b30:	2302      	movs	r3, #2
 8008b32:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008b34:	2300      	movs	r3, #0
 8008b36:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d102      	bne.n	8008b4a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2203      	movs	r2, #3
 8008b48:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	781b      	ldrb	r3, [r3, #0]
 8008b4e:	b2db      	uxtb	r3, r3
 8008b50:	2b0b      	cmp	r3, #11
 8008b52:	f200 81f5 	bhi.w	8008f40 <USBH_Process+0x418>
 8008b56:	a201      	add	r2, pc, #4	@ (adr r2, 8008b5c <USBH_Process+0x34>)
 8008b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b5c:	08008b8d 	.word	0x08008b8d
 8008b60:	08008bcb 	.word	0x08008bcb
 8008b64:	08008c41 	.word	0x08008c41
 8008b68:	08008ecf 	.word	0x08008ecf
 8008b6c:	08008f41 	.word	0x08008f41
 8008b70:	08008ced 	.word	0x08008ced
 8008b74:	08008e69 	.word	0x08008e69
 8008b78:	08008d2f 	.word	0x08008d2f
 8008b7c:	08008d5b 	.word	0x08008d5b
 8008b80:	08008d83 	.word	0x08008d83
 8008b84:	08008dd1 	.word	0x08008dd1
 8008b88:	08008eb7 	.word	0x08008eb7
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	f000 81d5 	beq.w	8008f44 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008ba0:	20c8      	movs	r0, #200	@ 0xc8
 8008ba2:	f004 ff48 	bl	800da36 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f004 fe4d 	bl	800d846 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	2101      	movs	r1, #1
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 fc6a 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008bc8:	e1bc      	b.n	8008f44 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d107      	bne.n	8008be6 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2202      	movs	r2, #2
 8008be2:	701a      	strb	r2, [r3, #0]
 8008be4:	e025      	b.n	8008c32 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008bec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008bf0:	d914      	bls.n	8008c1c <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008bf8:	3301      	adds	r3, #1
 8008bfa:	b2da      	uxtb	r2, r3
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008c08:	2b03      	cmp	r3, #3
 8008c0a:	d903      	bls.n	8008c14 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	220d      	movs	r2, #13
 8008c10:	701a      	strb	r2, [r3, #0]
 8008c12:	e00e      	b.n	8008c32 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2200      	movs	r2, #0
 8008c18:	701a      	strb	r2, [r3, #0]
 8008c1a:	e00a      	b.n	8008c32 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008c22:	f103 020a 	add.w	r2, r3, #10
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008c2c:	200a      	movs	r0, #10
 8008c2e:	f004 ff02 	bl	800da36 <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008c32:	2300      	movs	r3, #0
 8008c34:	2200      	movs	r2, #0
 8008c36:	2101      	movs	r1, #1
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f000 fc2f 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008c3e:	e188      	b.n	8008f52 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d005      	beq.n	8008c56 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008c50:	2104      	movs	r1, #4
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008c56:	2064      	movs	r0, #100	@ 0x64
 8008c58:	f004 feed 	bl	800da36 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f004 fdcb 	bl	800d7f8 <USBH_LL_GetSpeed>
 8008c62:	4603      	mov	r3, r0
 8008c64:	461a      	mov	r2, r3
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2205      	movs	r2, #5
 8008c70:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008c72:	2100      	movs	r1, #0
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f001 fba2 	bl	800a3be <USBH_AllocPipe>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008c82:	2180      	movs	r1, #128	@ 0x80
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f001 fb9a 	bl	800a3be <USBH_AllocPipe>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	7919      	ldrb	r1, [r3, #4]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008ca6:	9202      	str	r2, [sp, #8]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	9201      	str	r2, [sp, #4]
 8008cac:	9300      	str	r3, [sp, #0]
 8008cae:	4603      	mov	r3, r0
 8008cb0:	2280      	movs	r2, #128	@ 0x80
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f001 fb54 	bl	800a360 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	7959      	ldrb	r1, [r3, #5]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008ccc:	9202      	str	r2, [sp, #8]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	9201      	str	r2, [sp, #4]
 8008cd2:	9300      	str	r3, [sp, #0]
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f001 fb41 	bl	800a360 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008cde:	2300      	movs	r3, #0
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	2101      	movs	r1, #1
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 fbd9 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008cea:	e132      	b.n	8008f52 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 f935 	bl	8008f5c <USBH_HandleEnum>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008cf6:	7bbb      	ldrb	r3, [r7, #14]
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f040 8124 	bne.w	8008f48 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d103      	bne.n	8008d1a <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2208      	movs	r2, #8
 8008d16:	701a      	strb	r2, [r3, #0]
 8008d18:	e002      	b.n	8008d20 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2207      	movs	r2, #7
 8008d1e:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008d20:	2300      	movs	r3, #0
 8008d22:	2200      	movs	r2, #0
 8008d24:	2105      	movs	r1, #5
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 fbb8 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008d2c:	e10c      	b.n	8008f48 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	f000 8109 	beq.w	8008f4c <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008d40:	2101      	movs	r1, #1
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2208      	movs	r2, #8
 8008d4a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	2200      	movs	r2, #0
 8008d50:	2105      	movs	r1, #5
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 fba2 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8008d58:	e0f8      	b.n	8008f4c <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008d60:	4619      	mov	r1, r3
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f000 fcc7 	bl	80096f6 <USBH_SetCfg>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d102      	bne.n	8008d74 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2209      	movs	r2, #9
 8008d72:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008d74:	2300      	movs	r3, #0
 8008d76:	2200      	movs	r2, #0
 8008d78:	2101      	movs	r1, #1
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 fb8e 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008d80:	e0e7      	b.n	8008f52 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008d88:	f003 0320 	and.w	r3, r3, #32
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d015      	beq.n	8008dbc <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008d90:	2101      	movs	r1, #1
 8008d92:	6878      	ldr	r0, [r7, #4]
 8008d94:	f000 fcd2 	bl	800973c <USBH_SetFeature>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008d9c:	7bbb      	ldrb	r3, [r7, #14]
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d103      	bne.n	8008dac <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	220a      	movs	r2, #10
 8008da8:	701a      	strb	r2, [r3, #0]
 8008daa:	e00a      	b.n	8008dc2 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8008dac:	7bbb      	ldrb	r3, [r7, #14]
 8008dae:	b2db      	uxtb	r3, r3
 8008db0:	2b03      	cmp	r3, #3
 8008db2:	d106      	bne.n	8008dc2 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	220a      	movs	r2, #10
 8008db8:	701a      	strb	r2, [r3, #0]
 8008dba:	e002      	b.n	8008dc2 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	220a      	movs	r2, #10
 8008dc0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	2101      	movs	r1, #1
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 fb67 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008dce:	e0c0      	b.n	8008f52 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d03f      	beq.n	8008e5a <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008de2:	2300      	movs	r3, #0
 8008de4:	73fb      	strb	r3, [r7, #15]
 8008de6:	e016      	b.n	8008e16 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008de8:	7bfa      	ldrb	r2, [r7, #15]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	32de      	adds	r2, #222	@ 0xde
 8008dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008df2:	791a      	ldrb	r2, [r3, #4]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d108      	bne.n	8008e10 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008dfe:	7bfa      	ldrb	r2, [r7, #15]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	32de      	adds	r2, #222	@ 0xde
 8008e04:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008e0e:	e005      	b.n	8008e1c <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008e10:	7bfb      	ldrb	r3, [r7, #15]
 8008e12:	3301      	adds	r3, #1
 8008e14:	73fb      	strb	r3, [r7, #15]
 8008e16:	7bfb      	ldrb	r3, [r7, #15]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d0e5      	beq.n	8008de8 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d016      	beq.n	8008e54 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	4798      	blx	r3
 8008e32:	4603      	mov	r3, r0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d109      	bne.n	8008e4c <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2206      	movs	r2, #6
 8008e3c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008e44:	2103      	movs	r1, #3
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	4798      	blx	r3
 8008e4a:	e006      	b.n	8008e5a <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	220d      	movs	r2, #13
 8008e50:	701a      	strb	r2, [r3, #0]
 8008e52:	e002      	b.n	8008e5a <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	220d      	movs	r2, #13
 8008e58:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	2105      	movs	r1, #5
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 fb1b 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008e66:	e074      	b.n	8008f52 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d017      	beq.n	8008ea2 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	4798      	blx	r3
 8008e7e:	4603      	mov	r3, r0
 8008e80:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008e82:	7bbb      	ldrb	r3, [r7, #14]
 8008e84:	b2db      	uxtb	r3, r3
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d103      	bne.n	8008e92 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	220b      	movs	r2, #11
 8008e8e:	701a      	strb	r2, [r3, #0]
 8008e90:	e00a      	b.n	8008ea8 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 8008e92:	7bbb      	ldrb	r3, [r7, #14]
 8008e94:	b2db      	uxtb	r3, r3
 8008e96:	2b02      	cmp	r3, #2
 8008e98:	d106      	bne.n	8008ea8 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	220d      	movs	r2, #13
 8008e9e:	701a      	strb	r2, [r3, #0]
 8008ea0:	e002      	b.n	8008ea8 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	220d      	movs	r2, #13
 8008ea6:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2105      	movs	r1, #5
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 faf4 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008eb4:	e04d      	b.n	8008f52 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d047      	beq.n	8008f50 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ec6:	695b      	ldr	r3, [r3, #20]
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	4798      	blx	r3
      }
      break;
 8008ecc:	e040      	b.n	8008f50 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f7ff fd18 	bl	800890c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d009      	beq.n	8008efa <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d005      	beq.n	8008f10 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008f0a:	2105      	movs	r1, #5
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d107      	bne.n	8008f2c <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f7ff fdee 	bl	8008b06 <USBH_Start>
 8008f2a:	e002      	b.n	8008f32 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f004 fc2d 	bl	800d78c <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008f32:	2300      	movs	r3, #0
 8008f34:	2200      	movs	r2, #0
 8008f36:	2101      	movs	r1, #1
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f000 faaf 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008f3e:	e008      	b.n	8008f52 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 8008f40:	bf00      	nop
 8008f42:	e006      	b.n	8008f52 <USBH_Process+0x42a>
      break;
 8008f44:	bf00      	nop
 8008f46:	e004      	b.n	8008f52 <USBH_Process+0x42a>
      break;
 8008f48:	bf00      	nop
 8008f4a:	e002      	b.n	8008f52 <USBH_Process+0x42a>
    break;
 8008f4c:	bf00      	nop
 8008f4e:	e000      	b.n	8008f52 <USBH_Process+0x42a>
      break;
 8008f50:	bf00      	nop
  }
  return USBH_OK;
 8008f52:	2300      	movs	r3, #0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3710      	adds	r7, #16
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b088      	sub	sp, #32
 8008f60:	af04      	add	r7, sp, #16
 8008f62:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008f64:	2301      	movs	r3, #1
 8008f66:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008f68:	2301      	movs	r3, #1
 8008f6a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	785b      	ldrb	r3, [r3, #1]
 8008f70:	2b07      	cmp	r3, #7
 8008f72:	f200 81db 	bhi.w	800932c <USBH_HandleEnum+0x3d0>
 8008f76:	a201      	add	r2, pc, #4	@ (adr r2, 8008f7c <USBH_HandleEnum+0x20>)
 8008f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f7c:	08008f9d 	.word	0x08008f9d
 8008f80:	08009057 	.word	0x08009057
 8008f84:	080090c1 	.word	0x080090c1
 8008f88:	0800914b 	.word	0x0800914b
 8008f8c:	080091b5 	.word	0x080091b5
 8008f90:	08009225 	.word	0x08009225
 8008f94:	0800928f 	.word	0x0800928f
 8008f98:	080092ed 	.word	0x080092ed
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008f9c:	2108      	movs	r1, #8
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	f000 fac6 	bl	8009530 <USBH_Get_DevDesc>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008fa8:	7bbb      	ldrb	r3, [r7, #14]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d12e      	bne.n	800900c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	7919      	ldrb	r1, [r3, #4]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008fce:	687a      	ldr	r2, [r7, #4]
 8008fd0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008fd2:	9202      	str	r2, [sp, #8]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	9201      	str	r2, [sp, #4]
 8008fd8:	9300      	str	r3, [sp, #0]
 8008fda:	4603      	mov	r3, r0
 8008fdc:	2280      	movs	r2, #128	@ 0x80
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f001 f9be 	bl	800a360 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	7959      	ldrb	r1, [r3, #5]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008ff4:	687a      	ldr	r2, [r7, #4]
 8008ff6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008ff8:	9202      	str	r2, [sp, #8]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	9201      	str	r2, [sp, #4]
 8008ffe:	9300      	str	r3, [sp, #0]
 8009000:	4603      	mov	r3, r0
 8009002:	2200      	movs	r2, #0
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f001 f9ab 	bl	800a360 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800900a:	e191      	b.n	8009330 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800900c:	7bbb      	ldrb	r3, [r7, #14]
 800900e:	2b03      	cmp	r3, #3
 8009010:	f040 818e 	bne.w	8009330 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800901a:	3301      	adds	r3, #1
 800901c:	b2da      	uxtb	r2, r3
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800902a:	2b03      	cmp	r3, #3
 800902c:	d903      	bls.n	8009036 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	220d      	movs	r2, #13
 8009032:	701a      	strb	r2, [r3, #0]
      break;
 8009034:	e17c      	b.n	8009330 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	795b      	ldrb	r3, [r3, #5]
 800903a:	4619      	mov	r1, r3
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f001 f9df 	bl	800a400 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	791b      	ldrb	r3, [r3, #4]
 8009046:	4619      	mov	r1, r3
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f001 f9d9 	bl	800a400 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	701a      	strb	r2, [r3, #0]
      break;
 8009054:	e16c      	b.n	8009330 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009056:	2112      	movs	r1, #18
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f000 fa69 	bl	8009530 <USBH_Get_DevDesc>
 800905e:	4603      	mov	r3, r0
 8009060:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009062:	7bbb      	ldrb	r3, [r7, #14]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d103      	bne.n	8009070 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2202      	movs	r2, #2
 800906c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800906e:	e161      	b.n	8009334 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009070:	7bbb      	ldrb	r3, [r7, #14]
 8009072:	2b03      	cmp	r3, #3
 8009074:	f040 815e 	bne.w	8009334 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800907e:	3301      	adds	r3, #1
 8009080:	b2da      	uxtb	r2, r3
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800908e:	2b03      	cmp	r3, #3
 8009090:	d903      	bls.n	800909a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	220d      	movs	r2, #13
 8009096:	701a      	strb	r2, [r3, #0]
      break;
 8009098:	e14c      	b.n	8009334 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	795b      	ldrb	r3, [r3, #5]
 800909e:	4619      	mov	r1, r3
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f001 f9ad 	bl	800a400 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	791b      	ldrb	r3, [r3, #4]
 80090aa:	4619      	mov	r1, r3
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f001 f9a7 	bl	800a400 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2200      	movs	r2, #0
 80090b6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2200      	movs	r2, #0
 80090bc:	701a      	strb	r2, [r3, #0]
      break;
 80090be:	e139      	b.n	8009334 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80090c0:	2101      	movs	r1, #1
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f000 faf3 	bl	80096ae <USBH_SetAddress>
 80090c8:	4603      	mov	r3, r0
 80090ca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80090cc:	7bbb      	ldrb	r3, [r7, #14]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d130      	bne.n	8009134 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80090d2:	2002      	movs	r0, #2
 80090d4:	f004 fcaf 	bl	800da36 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2201      	movs	r2, #1
 80090dc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2203      	movs	r2, #3
 80090e4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	7919      	ldrb	r1, [r3, #4]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80090fa:	9202      	str	r2, [sp, #8]
 80090fc:	2200      	movs	r2, #0
 80090fe:	9201      	str	r2, [sp, #4]
 8009100:	9300      	str	r3, [sp, #0]
 8009102:	4603      	mov	r3, r0
 8009104:	2280      	movs	r2, #128	@ 0x80
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f001 f92a 	bl	800a360 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	7959      	ldrb	r1, [r3, #5]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009120:	9202      	str	r2, [sp, #8]
 8009122:	2200      	movs	r2, #0
 8009124:	9201      	str	r2, [sp, #4]
 8009126:	9300      	str	r3, [sp, #0]
 8009128:	4603      	mov	r3, r0
 800912a:	2200      	movs	r2, #0
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f001 f917 	bl	800a360 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009132:	e101      	b.n	8009338 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009134:	7bbb      	ldrb	r3, [r7, #14]
 8009136:	2b03      	cmp	r3, #3
 8009138:	f040 80fe 	bne.w	8009338 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	220d      	movs	r2, #13
 8009140:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	705a      	strb	r2, [r3, #1]
      break;
 8009148:	e0f6      	b.n	8009338 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800914a:	2109      	movs	r1, #9
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f000 fa1b 	bl	8009588 <USBH_Get_CfgDesc>
 8009152:	4603      	mov	r3, r0
 8009154:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009156:	7bbb      	ldrb	r3, [r7, #14]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d103      	bne.n	8009164 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2204      	movs	r2, #4
 8009160:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009162:	e0eb      	b.n	800933c <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009164:	7bbb      	ldrb	r3, [r7, #14]
 8009166:	2b03      	cmp	r3, #3
 8009168:	f040 80e8 	bne.w	800933c <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009172:	3301      	adds	r3, #1
 8009174:	b2da      	uxtb	r2, r3
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009182:	2b03      	cmp	r3, #3
 8009184:	d903      	bls.n	800918e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	220d      	movs	r2, #13
 800918a:	701a      	strb	r2, [r3, #0]
      break;
 800918c:	e0d6      	b.n	800933c <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	795b      	ldrb	r3, [r3, #5]
 8009192:	4619      	mov	r1, r3
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f001 f933 	bl	800a400 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	791b      	ldrb	r3, [r3, #4]
 800919e:	4619      	mov	r1, r3
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f001 f92d 	bl	800a400 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	701a      	strb	r2, [r3, #0]
      break;
 80091b2:	e0c3      	b.n	800933c <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80091ba:	4619      	mov	r1, r3
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f000 f9e3 	bl	8009588 <USBH_Get_CfgDesc>
 80091c2:	4603      	mov	r3, r0
 80091c4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80091c6:	7bbb      	ldrb	r3, [r7, #14]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d103      	bne.n	80091d4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2205      	movs	r2, #5
 80091d0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80091d2:	e0b5      	b.n	8009340 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80091d4:	7bbb      	ldrb	r3, [r7, #14]
 80091d6:	2b03      	cmp	r3, #3
 80091d8:	f040 80b2 	bne.w	8009340 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80091e2:	3301      	adds	r3, #1
 80091e4:	b2da      	uxtb	r2, r3
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80091f2:	2b03      	cmp	r3, #3
 80091f4:	d903      	bls.n	80091fe <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	220d      	movs	r2, #13
 80091fa:	701a      	strb	r2, [r3, #0]
      break;
 80091fc:	e0a0      	b.n	8009340 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	795b      	ldrb	r3, [r3, #5]
 8009202:	4619      	mov	r1, r3
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f001 f8fb 	bl	800a400 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	791b      	ldrb	r3, [r3, #4]
 800920e:	4619      	mov	r1, r3
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f001 f8f5 	bl	800a400 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2200      	movs	r2, #0
 800921a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2200      	movs	r2, #0
 8009220:	701a      	strb	r2, [r3, #0]
      break;
 8009222:	e08d      	b.n	8009340 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800922a:	2b00      	cmp	r3, #0
 800922c:	d025      	beq.n	800927a <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800923a:	23ff      	movs	r3, #255	@ 0xff
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 f9cd 	bl	80095dc <USBH_Get_StringDesc>
 8009242:	4603      	mov	r3, r0
 8009244:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009246:	7bbb      	ldrb	r3, [r7, #14]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d109      	bne.n	8009260 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2206      	movs	r2, #6
 8009250:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009252:	2300      	movs	r3, #0
 8009254:	2200      	movs	r2, #0
 8009256:	2105      	movs	r1, #5
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 f91f 	bl	800949c <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800925e:	e071      	b.n	8009344 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009260:	7bbb      	ldrb	r3, [r7, #14]
 8009262:	2b03      	cmp	r3, #3
 8009264:	d16e      	bne.n	8009344 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2206      	movs	r2, #6
 800926a:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800926c:	2300      	movs	r3, #0
 800926e:	2200      	movs	r2, #0
 8009270:	2105      	movs	r1, #5
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f000 f912 	bl	800949c <USBH_OS_PutMessage>
      break;
 8009278:	e064      	b.n	8009344 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2206      	movs	r2, #6
 800927e:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8009280:	2300      	movs	r3, #0
 8009282:	2200      	movs	r2, #0
 8009284:	2105      	movs	r1, #5
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f000 f908 	bl	800949c <USBH_OS_PutMessage>
      break;
 800928c:	e05a      	b.n	8009344 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009294:	2b00      	cmp	r3, #0
 8009296:	d01f      	beq.n	80092d8 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80092a4:	23ff      	movs	r3, #255	@ 0xff
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f000 f998 	bl	80095dc <USBH_Get_StringDesc>
 80092ac:	4603      	mov	r3, r0
 80092ae:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80092b0:	7bbb      	ldrb	r3, [r7, #14]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d103      	bne.n	80092be <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2207      	movs	r2, #7
 80092ba:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80092bc:	e044      	b.n	8009348 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80092be:	7bbb      	ldrb	r3, [r7, #14]
 80092c0:	2b03      	cmp	r3, #3
 80092c2:	d141      	bne.n	8009348 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2207      	movs	r2, #7
 80092c8:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80092ca:	2300      	movs	r3, #0
 80092cc:	2200      	movs	r2, #0
 80092ce:	2105      	movs	r1, #5
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f000 f8e3 	bl	800949c <USBH_OS_PutMessage>
      break;
 80092d6:	e037      	b.n	8009348 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2207      	movs	r2, #7
 80092dc:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80092de:	2300      	movs	r3, #0
 80092e0:	2200      	movs	r2, #0
 80092e2:	2105      	movs	r1, #5
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f000 f8d9 	bl	800949c <USBH_OS_PutMessage>
      break;
 80092ea:	e02d      	b.n	8009348 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d017      	beq.n	8009326 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009302:	23ff      	movs	r3, #255	@ 0xff
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 f969 	bl	80095dc <USBH_Get_StringDesc>
 800930a:	4603      	mov	r3, r0
 800930c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800930e:	7bbb      	ldrb	r3, [r7, #14]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d102      	bne.n	800931a <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009314:	2300      	movs	r3, #0
 8009316:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009318:	e018      	b.n	800934c <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800931a:	7bbb      	ldrb	r3, [r7, #14]
 800931c:	2b03      	cmp	r3, #3
 800931e:	d115      	bne.n	800934c <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8009320:	2300      	movs	r3, #0
 8009322:	73fb      	strb	r3, [r7, #15]
      break;
 8009324:	e012      	b.n	800934c <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8009326:	2300      	movs	r3, #0
 8009328:	73fb      	strb	r3, [r7, #15]
      break;
 800932a:	e00f      	b.n	800934c <USBH_HandleEnum+0x3f0>

    default:
      break;
 800932c:	bf00      	nop
 800932e:	e00e      	b.n	800934e <USBH_HandleEnum+0x3f2>
      break;
 8009330:	bf00      	nop
 8009332:	e00c      	b.n	800934e <USBH_HandleEnum+0x3f2>
      break;
 8009334:	bf00      	nop
 8009336:	e00a      	b.n	800934e <USBH_HandleEnum+0x3f2>
      break;
 8009338:	bf00      	nop
 800933a:	e008      	b.n	800934e <USBH_HandleEnum+0x3f2>
      break;
 800933c:	bf00      	nop
 800933e:	e006      	b.n	800934e <USBH_HandleEnum+0x3f2>
      break;
 8009340:	bf00      	nop
 8009342:	e004      	b.n	800934e <USBH_HandleEnum+0x3f2>
      break;
 8009344:	bf00      	nop
 8009346:	e002      	b.n	800934e <USBH_HandleEnum+0x3f2>
      break;
 8009348:	bf00      	nop
 800934a:	e000      	b.n	800934e <USBH_HandleEnum+0x3f2>
      break;
 800934c:	bf00      	nop
  }
  return Status;
 800934e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009350:	4618      	mov	r0, r3
 8009352:	3710      	adds	r7, #16
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009358:	b480      	push	{r7}
 800935a:	b083      	sub	sp, #12
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
 8009360:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	683a      	ldr	r2, [r7, #0]
 8009366:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800936a:	bf00      	nop
 800936c:	370c      	adds	r7, #12
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr

08009376 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009376:	b580      	push	{r7, lr}
 8009378:	b082      	sub	sp, #8
 800937a:	af00      	add	r7, sp, #0
 800937c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009384:	1c5a      	adds	r2, r3, #1
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 f804 	bl	800939a <USBH_HandleSof>
}
 8009392:	bf00      	nop
 8009394:	3708      	adds	r7, #8
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}

0800939a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800939a:	b580      	push	{r7, lr}
 800939c:	b082      	sub	sp, #8
 800939e:	af00      	add	r7, sp, #0
 80093a0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	2b0b      	cmp	r3, #11
 80093aa:	d10a      	bne.n	80093c2 <USBH_HandleSof+0x28>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d005      	beq.n	80093c2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80093bc:	699b      	ldr	r3, [r3, #24]
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	4798      	blx	r3
  }
}
 80093c2:	bf00      	nop
 80093c4:	3708      	adds	r7, #8
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b082      	sub	sp, #8
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2201      	movs	r2, #1
 80093d6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80093da:	2300      	movs	r3, #0
 80093dc:	2200      	movs	r2, #0
 80093de:	2101      	movs	r1, #1
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f000 f85b 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 80093e6:	bf00      	nop
}
 80093e8:	3708      	adds	r7, #8
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80093ee:	b480      	push	{r7}
 80093f0:	b083      	sub	sp, #12
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2201      	movs	r2, #1
 8009402:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009406:	bf00      	nop
}
 8009408:	370c      	adds	r7, #12
 800940a:	46bd      	mov	sp, r7
 800940c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009410:	4770      	bx	lr

08009412 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009412:	b580      	push	{r7, lr}
 8009414:	b082      	sub	sp, #8
 8009416:	af00      	add	r7, sp, #0
 8009418:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2201      	movs	r2, #1
 800941e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2200      	movs	r2, #0
 8009426:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009432:	2300      	movs	r3, #0
 8009434:	2200      	movs	r2, #0
 8009436:	2101      	movs	r1, #1
 8009438:	6878      	ldr	r0, [r7, #4]
 800943a:	f000 f82f 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800943e:	2300      	movs	r3, #0
}
 8009440:	4618      	mov	r0, r3
 8009442:	3708      	adds	r7, #8
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}

08009448 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b082      	sub	sp, #8
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2201      	movs	r2, #1
 8009454:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f004 f9aa 	bl	800d7c2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	791b      	ldrb	r3, [r3, #4]
 8009472:	4619      	mov	r1, r3
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f000 ffc3 	bl	800a400 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	795b      	ldrb	r3, [r3, #5]
 800947e:	4619      	mov	r1, r3
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f000 ffbd 	bl	800a400 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8009486:	2300      	movs	r3, #0
 8009488:	2200      	movs	r2, #0
 800948a:	2101      	movs	r1, #1
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 f805 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009492:	2300      	movs	r3, #0
}
 8009494:	4618      	mov	r0, r3
 8009496:	3708      	adds	r7, #8
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}

0800949c <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b084      	sub	sp, #16
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	60f8      	str	r0, [r7, #12]
 80094a4:	607a      	str	r2, [r7, #4]
 80094a6:	603b      	str	r3, [r7, #0]
 80094a8:	460b      	mov	r3, r1
 80094aa:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 80094ac:	7afa      	ldrb	r2, [r7, #11]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
  if (available_spaces != 0U)
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
  }
#else
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 80094ba:	4618      	mov	r0, r3
 80094bc:	f001 fa4e 	bl	800a95c <osMessageQueueGetSpace>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d00a      	beq.n	80094dc <USBH_OS_PutMessage+0x40>
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	b2da      	uxtb	r2, r3
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f001 f982 	bl	800a7e0 <osMessageQueuePut>
  }
#endif /* (osCMSIS < 0x20000U) */
}
 80094dc:	bf00      	nop
 80094de:	3710      	adds	r7, #16
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}

080094e4 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b084      	sub	sp, #16
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 80094f8:	f04f 33ff 	mov.w	r3, #4294967295
 80094fc:	2200      	movs	r2, #0
 80094fe:	f001 f9cf 	bl	800a8a0 <osMessageQueueGet>
 8009502:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1f0      	bne.n	80094ec <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f7ff fb0c 	bl	8008b28 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8009510:	e7ec      	b.n	80094ec <USBH_Process_OS+0x8>

08009512 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b082      	sub	sp, #8
 8009516:	af00      	add	r7, sp, #0
 8009518:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800951a:	2300      	movs	r3, #0
 800951c:	2200      	movs	r2, #0
 800951e:	2101      	movs	r1, #1
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f7ff ffbb 	bl	800949c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009526:	2300      	movs	r3, #0
}
 8009528:	4618      	mov	r0, r3
 800952a:	3708      	adds	r7, #8
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}

08009530 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b086      	sub	sp, #24
 8009534:	af02      	add	r7, sp, #8
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	460b      	mov	r3, r1
 800953a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800953c:	887b      	ldrh	r3, [r7, #2]
 800953e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009542:	d901      	bls.n	8009548 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009544:	2303      	movs	r3, #3
 8009546:	e01b      	b.n	8009580 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800954e:	887b      	ldrh	r3, [r7, #2]
 8009550:	9300      	str	r3, [sp, #0]
 8009552:	4613      	mov	r3, r2
 8009554:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009558:	2100      	movs	r1, #0
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 f872 	bl	8009644 <USBH_GetDescriptor>
 8009560:	4603      	mov	r3, r0
 8009562:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009564:	7bfb      	ldrb	r3, [r7, #15]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d109      	bne.n	800957e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009570:	887a      	ldrh	r2, [r7, #2]
 8009572:	4619      	mov	r1, r3
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 f929 	bl	80097cc <USBH_ParseDevDesc>
 800957a:	4603      	mov	r3, r0
 800957c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800957e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009580:	4618      	mov	r0, r3
 8009582:	3710      	adds	r7, #16
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b086      	sub	sp, #24
 800958c:	af02      	add	r7, sp, #8
 800958e:	6078      	str	r0, [r7, #4]
 8009590:	460b      	mov	r3, r1
 8009592:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	331c      	adds	r3, #28
 8009598:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800959a:	887b      	ldrh	r3, [r7, #2]
 800959c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095a0:	d901      	bls.n	80095a6 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80095a2:	2303      	movs	r3, #3
 80095a4:	e016      	b.n	80095d4 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80095a6:	887b      	ldrh	r3, [r7, #2]
 80095a8:	9300      	str	r3, [sp, #0]
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095b0:	2100      	movs	r1, #0
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f000 f846 	bl	8009644 <USBH_GetDescriptor>
 80095b8:	4603      	mov	r3, r0
 80095ba:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80095bc:	7bfb      	ldrb	r3, [r7, #15]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d107      	bne.n	80095d2 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80095c2:	887b      	ldrh	r3, [r7, #2]
 80095c4:	461a      	mov	r2, r3
 80095c6:	68b9      	ldr	r1, [r7, #8]
 80095c8:	6878      	ldr	r0, [r7, #4]
 80095ca:	f000 f9af 	bl	800992c <USBH_ParseCfgDesc>
 80095ce:	4603      	mov	r3, r0
 80095d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80095d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3710      	adds	r7, #16
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b088      	sub	sp, #32
 80095e0:	af02      	add	r7, sp, #8
 80095e2:	60f8      	str	r0, [r7, #12]
 80095e4:	607a      	str	r2, [r7, #4]
 80095e6:	461a      	mov	r2, r3
 80095e8:	460b      	mov	r3, r1
 80095ea:	72fb      	strb	r3, [r7, #11]
 80095ec:	4613      	mov	r3, r2
 80095ee:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80095f0:	893b      	ldrh	r3, [r7, #8]
 80095f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095f6:	d802      	bhi.n	80095fe <USBH_Get_StringDesc+0x22>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d101      	bne.n	8009602 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80095fe:	2303      	movs	r3, #3
 8009600:	e01c      	b.n	800963c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009602:	7afb      	ldrb	r3, [r7, #11]
 8009604:	b29b      	uxth	r3, r3
 8009606:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800960a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009612:	893b      	ldrh	r3, [r7, #8]
 8009614:	9300      	str	r3, [sp, #0]
 8009616:	460b      	mov	r3, r1
 8009618:	2100      	movs	r1, #0
 800961a:	68f8      	ldr	r0, [r7, #12]
 800961c:	f000 f812 	bl	8009644 <USBH_GetDescriptor>
 8009620:	4603      	mov	r3, r0
 8009622:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009624:	7dfb      	ldrb	r3, [r7, #23]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d107      	bne.n	800963a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009630:	893a      	ldrh	r2, [r7, #8]
 8009632:	6879      	ldr	r1, [r7, #4]
 8009634:	4618      	mov	r0, r3
 8009636:	f000 fb8c 	bl	8009d52 <USBH_ParseStringDesc>
  }

  return status;
 800963a:	7dfb      	ldrb	r3, [r7, #23]
}
 800963c:	4618      	mov	r0, r3
 800963e:	3718      	adds	r7, #24
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}

08009644 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b084      	sub	sp, #16
 8009648:	af00      	add	r7, sp, #0
 800964a:	60f8      	str	r0, [r7, #12]
 800964c:	607b      	str	r3, [r7, #4]
 800964e:	460b      	mov	r3, r1
 8009650:	72fb      	strb	r3, [r7, #11]
 8009652:	4613      	mov	r3, r2
 8009654:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	789b      	ldrb	r3, [r3, #2]
 800965a:	2b01      	cmp	r3, #1
 800965c:	d11c      	bne.n	8009698 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800965e:	7afb      	ldrb	r3, [r7, #11]
 8009660:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009664:	b2da      	uxtb	r2, r3
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2206      	movs	r2, #6
 800966e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	893a      	ldrh	r2, [r7, #8]
 8009674:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009676:	893b      	ldrh	r3, [r7, #8]
 8009678:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800967c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009680:	d104      	bne.n	800968c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	f240 4209 	movw	r2, #1033	@ 0x409
 8009688:	829a      	strh	r2, [r3, #20]
 800968a:	e002      	b.n	8009692 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2200      	movs	r2, #0
 8009690:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	8b3a      	ldrh	r2, [r7, #24]
 8009696:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009698:	8b3b      	ldrh	r3, [r7, #24]
 800969a:	461a      	mov	r2, r3
 800969c:	6879      	ldr	r1, [r7, #4]
 800969e:	68f8      	ldr	r0, [r7, #12]
 80096a0:	f000 fba4 	bl	8009dec <USBH_CtlReq>
 80096a4:	4603      	mov	r3, r0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3710      	adds	r7, #16
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}

080096ae <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80096ae:	b580      	push	{r7, lr}
 80096b0:	b082      	sub	sp, #8
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6078      	str	r0, [r7, #4]
 80096b6:	460b      	mov	r3, r1
 80096b8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	789b      	ldrb	r3, [r3, #2]
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d10f      	bne.n	80096e2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2200      	movs	r2, #0
 80096c6:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2205      	movs	r2, #5
 80096cc:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80096ce:	78fb      	ldrb	r3, [r7, #3]
 80096d0:	b29a      	uxth	r2, r3
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2200      	movs	r2, #0
 80096e0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80096e2:	2200      	movs	r2, #0
 80096e4:	2100      	movs	r1, #0
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 fb80 	bl	8009dec <USBH_CtlReq>
 80096ec:	4603      	mov	r3, r0
}
 80096ee:	4618      	mov	r0, r3
 80096f0:	3708      	adds	r7, #8
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}

080096f6 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80096f6:	b580      	push	{r7, lr}
 80096f8:	b082      	sub	sp, #8
 80096fa:	af00      	add	r7, sp, #0
 80096fc:	6078      	str	r0, [r7, #4]
 80096fe:	460b      	mov	r3, r1
 8009700:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	789b      	ldrb	r3, [r3, #2]
 8009706:	2b01      	cmp	r3, #1
 8009708:	d10e      	bne.n	8009728 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2200      	movs	r2, #0
 800970e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2209      	movs	r2, #9
 8009714:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	887a      	ldrh	r2, [r7, #2]
 800971a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2200      	movs	r2, #0
 8009720:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009728:	2200      	movs	r2, #0
 800972a:	2100      	movs	r1, #0
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f000 fb5d 	bl	8009dec <USBH_CtlReq>
 8009732:	4603      	mov	r3, r0
}
 8009734:	4618      	mov	r0, r3
 8009736:	3708      	adds	r7, #8
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b082      	sub	sp, #8
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	460b      	mov	r3, r1
 8009746:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	789b      	ldrb	r3, [r3, #2]
 800974c:	2b01      	cmp	r3, #1
 800974e:	d10f      	bne.n	8009770 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2200      	movs	r2, #0
 8009754:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2203      	movs	r2, #3
 800975a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800975c:	78fb      	ldrb	r3, [r7, #3]
 800975e:	b29a      	uxth	r2, r3
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2200      	movs	r2, #0
 8009768:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009770:	2200      	movs	r2, #0
 8009772:	2100      	movs	r1, #0
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f000 fb39 	bl	8009dec <USBH_CtlReq>
 800977a:	4603      	mov	r3, r0
}
 800977c:	4618      	mov	r0, r3
 800977e:	3708      	adds	r7, #8
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b082      	sub	sp, #8
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	460b      	mov	r3, r1
 800978e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	789b      	ldrb	r3, [r3, #2]
 8009794:	2b01      	cmp	r3, #1
 8009796:	d10f      	bne.n	80097b8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2202      	movs	r2, #2
 800979c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2201      	movs	r2, #1
 80097a2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2200      	movs	r2, #0
 80097a8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80097aa:	78fb      	ldrb	r3, [r7, #3]
 80097ac:	b29a      	uxth	r2, r3
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80097b8:	2200      	movs	r2, #0
 80097ba:	2100      	movs	r1, #0
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f000 fb15 	bl	8009dec <USBH_CtlReq>
 80097c2:	4603      	mov	r3, r0
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3708      	adds	r7, #8
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b087      	sub	sp, #28
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	60f8      	str	r0, [r7, #12]
 80097d4:	60b9      	str	r1, [r7, #8]
 80097d6:	4613      	mov	r3, r2
 80097d8:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80097e0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80097e2:	2300      	movs	r3, #0
 80097e4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d101      	bne.n	80097f0 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80097ec:	2302      	movs	r3, #2
 80097ee:	e094      	b.n	800991a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	781a      	ldrb	r2, [r3, #0]
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	785a      	ldrb	r2, [r3, #1]
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	3302      	adds	r3, #2
 8009804:	781b      	ldrb	r3, [r3, #0]
 8009806:	461a      	mov	r2, r3
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	3303      	adds	r3, #3
 800980c:	781b      	ldrb	r3, [r3, #0]
 800980e:	021b      	lsls	r3, r3, #8
 8009810:	b29b      	uxth	r3, r3
 8009812:	4313      	orrs	r3, r2
 8009814:	b29a      	uxth	r2, r3
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	791a      	ldrb	r2, [r3, #4]
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	795a      	ldrb	r2, [r3, #5]
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	799a      	ldrb	r2, [r3, #6]
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	79da      	ldrb	r2, [r3, #7]
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009840:	2b00      	cmp	r3, #0
 8009842:	d004      	beq.n	800984e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800984a:	2b01      	cmp	r3, #1
 800984c:	d11b      	bne.n	8009886 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	79db      	ldrb	r3, [r3, #7]
 8009852:	2b20      	cmp	r3, #32
 8009854:	dc0f      	bgt.n	8009876 <USBH_ParseDevDesc+0xaa>
 8009856:	2b08      	cmp	r3, #8
 8009858:	db0f      	blt.n	800987a <USBH_ParseDevDesc+0xae>
 800985a:	3b08      	subs	r3, #8
 800985c:	4a32      	ldr	r2, [pc, #200]	@ (8009928 <USBH_ParseDevDesc+0x15c>)
 800985e:	fa22 f303 	lsr.w	r3, r2, r3
 8009862:	f003 0301 	and.w	r3, r3, #1
 8009866:	2b00      	cmp	r3, #0
 8009868:	bf14      	ite	ne
 800986a:	2301      	movne	r3, #1
 800986c:	2300      	moveq	r3, #0
 800986e:	b2db      	uxtb	r3, r3
 8009870:	2b00      	cmp	r3, #0
 8009872:	d106      	bne.n	8009882 <USBH_ParseDevDesc+0xb6>
 8009874:	e001      	b.n	800987a <USBH_ParseDevDesc+0xae>
 8009876:	2b40      	cmp	r3, #64	@ 0x40
 8009878:	d003      	beq.n	8009882 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800987a:	693b      	ldr	r3, [r7, #16]
 800987c:	2208      	movs	r2, #8
 800987e:	71da      	strb	r2, [r3, #7]
        break;
 8009880:	e000      	b.n	8009884 <USBH_ParseDevDesc+0xb8>
        break;
 8009882:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009884:	e00e      	b.n	80098a4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800988c:	2b02      	cmp	r3, #2
 800988e:	d107      	bne.n	80098a0 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	79db      	ldrb	r3, [r3, #7]
 8009894:	2b08      	cmp	r3, #8
 8009896:	d005      	beq.n	80098a4 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	2208      	movs	r2, #8
 800989c:	71da      	strb	r2, [r3, #7]
 800989e:	e001      	b.n	80098a4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80098a0:	2303      	movs	r3, #3
 80098a2:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80098a4:	88fb      	ldrh	r3, [r7, #6]
 80098a6:	2b08      	cmp	r3, #8
 80098a8:	d936      	bls.n	8009918 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	3308      	adds	r3, #8
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	461a      	mov	r2, r3
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	3309      	adds	r3, #9
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	021b      	lsls	r3, r3, #8
 80098ba:	b29b      	uxth	r3, r3
 80098bc:	4313      	orrs	r3, r2
 80098be:	b29a      	uxth	r2, r3
 80098c0:	693b      	ldr	r3, [r7, #16]
 80098c2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	330a      	adds	r3, #10
 80098c8:	781b      	ldrb	r3, [r3, #0]
 80098ca:	461a      	mov	r2, r3
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	330b      	adds	r3, #11
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	021b      	lsls	r3, r3, #8
 80098d4:	b29b      	uxth	r3, r3
 80098d6:	4313      	orrs	r3, r2
 80098d8:	b29a      	uxth	r2, r3
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	330c      	adds	r3, #12
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	461a      	mov	r2, r3
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	330d      	adds	r3, #13
 80098ea:	781b      	ldrb	r3, [r3, #0]
 80098ec:	021b      	lsls	r3, r3, #8
 80098ee:	b29b      	uxth	r3, r3
 80098f0:	4313      	orrs	r3, r2
 80098f2:	b29a      	uxth	r2, r3
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	7b9a      	ldrb	r2, [r3, #14]
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	7bda      	ldrb	r2, [r3, #15]
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	7c1a      	ldrb	r2, [r3, #16]
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	7c5a      	ldrb	r2, [r3, #17]
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009918:	7dfb      	ldrb	r3, [r7, #23]
}
 800991a:	4618      	mov	r0, r3
 800991c:	371c      	adds	r7, #28
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr
 8009926:	bf00      	nop
 8009928:	01000101 	.word	0x01000101

0800992c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b08c      	sub	sp, #48	@ 0x30
 8009930:	af00      	add	r7, sp, #0
 8009932:	60f8      	str	r0, [r7, #12]
 8009934:	60b9      	str	r1, [r7, #8]
 8009936:	4613      	mov	r3, r2
 8009938:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009940:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009942:	2300      	movs	r3, #0
 8009944:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009948:	2300      	movs	r3, #0
 800994a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800994e:	2300      	movs	r3, #0
 8009950:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d101      	bne.n	800995e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800995a:	2302      	movs	r3, #2
 800995c:	e0de      	b.n	8009b1c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009964:	781b      	ldrb	r3, [r3, #0]
 8009966:	2b09      	cmp	r3, #9
 8009968:	d002      	beq.n	8009970 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800996a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800996c:	2209      	movs	r2, #9
 800996e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009970:	68bb      	ldr	r3, [r7, #8]
 8009972:	781a      	ldrb	r2, [r3, #0]
 8009974:	6a3b      	ldr	r3, [r7, #32]
 8009976:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	785a      	ldrb	r2, [r3, #1]
 800997c:	6a3b      	ldr	r3, [r7, #32]
 800997e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	3302      	adds	r3, #2
 8009984:	781b      	ldrb	r3, [r3, #0]
 8009986:	461a      	mov	r2, r3
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	3303      	adds	r3, #3
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	021b      	lsls	r3, r3, #8
 8009990:	b29b      	uxth	r3, r3
 8009992:	4313      	orrs	r3, r2
 8009994:	b29b      	uxth	r3, r3
 8009996:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800999a:	bf28      	it	cs
 800999c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80099a0:	b29a      	uxth	r2, r3
 80099a2:	6a3b      	ldr	r3, [r7, #32]
 80099a4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	791a      	ldrb	r2, [r3, #4]
 80099aa:	6a3b      	ldr	r3, [r7, #32]
 80099ac:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	795a      	ldrb	r2, [r3, #5]
 80099b2:	6a3b      	ldr	r3, [r7, #32]
 80099b4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	799a      	ldrb	r2, [r3, #6]
 80099ba:	6a3b      	ldr	r3, [r7, #32]
 80099bc:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	79da      	ldrb	r2, [r3, #7]
 80099c2:	6a3b      	ldr	r3, [r7, #32]
 80099c4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	7a1a      	ldrb	r2, [r3, #8]
 80099ca:	6a3b      	ldr	r3, [r7, #32]
 80099cc:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80099ce:	88fb      	ldrh	r3, [r7, #6]
 80099d0:	2b09      	cmp	r3, #9
 80099d2:	f240 80a1 	bls.w	8009b18 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 80099d6:	2309      	movs	r3, #9
 80099d8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80099da:	2300      	movs	r3, #0
 80099dc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80099de:	e085      	b.n	8009aec <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80099e0:	f107 0316 	add.w	r3, r7, #22
 80099e4:	4619      	mov	r1, r3
 80099e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099e8:	f000 f9e6 	bl	8009db8 <USBH_GetNextDesc>
 80099ec:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80099ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f0:	785b      	ldrb	r3, [r3, #1]
 80099f2:	2b04      	cmp	r3, #4
 80099f4:	d17a      	bne.n	8009aec <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80099f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	2b09      	cmp	r3, #9
 80099fc:	d002      	beq.n	8009a04 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80099fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a00:	2209      	movs	r2, #9
 8009a02:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009a04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a08:	221a      	movs	r2, #26
 8009a0a:	fb02 f303 	mul.w	r3, r2, r3
 8009a0e:	3308      	adds	r3, #8
 8009a10:	6a3a      	ldr	r2, [r7, #32]
 8009a12:	4413      	add	r3, r2
 8009a14:	3302      	adds	r3, #2
 8009a16:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009a18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a1a:	69f8      	ldr	r0, [r7, #28]
 8009a1c:	f000 f882 	bl	8009b24 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009a20:	2300      	movs	r3, #0
 8009a22:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009a26:	2300      	movs	r3, #0
 8009a28:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009a2a:	e043      	b.n	8009ab4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009a2c:	f107 0316 	add.w	r3, r7, #22
 8009a30:	4619      	mov	r1, r3
 8009a32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a34:	f000 f9c0 	bl	8009db8 <USBH_GetNextDesc>
 8009a38:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a3c:	785b      	ldrb	r3, [r3, #1]
 8009a3e:	2b05      	cmp	r3, #5
 8009a40:	d138      	bne.n	8009ab4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009a42:	69fb      	ldr	r3, [r7, #28]
 8009a44:	795b      	ldrb	r3, [r3, #5]
 8009a46:	2b01      	cmp	r3, #1
 8009a48:	d113      	bne.n	8009a72 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009a4a:	69fb      	ldr	r3, [r7, #28]
 8009a4c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009a4e:	2b02      	cmp	r3, #2
 8009a50:	d003      	beq.n	8009a5a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	799b      	ldrb	r3, [r3, #6]
 8009a56:	2b03      	cmp	r3, #3
 8009a58:	d10b      	bne.n	8009a72 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009a5a:	69fb      	ldr	r3, [r7, #28]
 8009a5c:	79db      	ldrb	r3, [r3, #7]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d10b      	bne.n	8009a7a <USBH_ParseCfgDesc+0x14e>
 8009a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	2b09      	cmp	r3, #9
 8009a68:	d007      	beq.n	8009a7a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a6c:	2209      	movs	r2, #9
 8009a6e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009a70:	e003      	b.n	8009a7a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a74:	2207      	movs	r2, #7
 8009a76:	701a      	strb	r2, [r3, #0]
 8009a78:	e000      	b.n	8009a7c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009a7a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009a7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a80:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009a84:	3201      	adds	r2, #1
 8009a86:	00d2      	lsls	r2, r2, #3
 8009a88:	211a      	movs	r1, #26
 8009a8a:	fb01 f303 	mul.w	r3, r1, r3
 8009a8e:	4413      	add	r3, r2
 8009a90:	3308      	adds	r3, #8
 8009a92:	6a3a      	ldr	r2, [r7, #32]
 8009a94:	4413      	add	r3, r2
 8009a96:	3304      	adds	r3, #4
 8009a98:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009a9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a9c:	69b9      	ldr	r1, [r7, #24]
 8009a9e:	68f8      	ldr	r0, [r7, #12]
 8009aa0:	f000 f86f 	bl	8009b82 <USBH_ParseEPDesc>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009aaa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009aae:	3301      	adds	r3, #1
 8009ab0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009ab4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d80a      	bhi.n	8009ad2 <USBH_ParseCfgDesc+0x1a6>
 8009abc:	69fb      	ldr	r3, [r7, #28]
 8009abe:	791b      	ldrb	r3, [r3, #4]
 8009ac0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009ac4:	429a      	cmp	r2, r3
 8009ac6:	d204      	bcs.n	8009ad2 <USBH_ParseCfgDesc+0x1a6>
 8009ac8:	6a3b      	ldr	r3, [r7, #32]
 8009aca:	885a      	ldrh	r2, [r3, #2]
 8009acc:	8afb      	ldrh	r3, [r7, #22]
 8009ace:	429a      	cmp	r2, r3
 8009ad0:	d8ac      	bhi.n	8009a2c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009ad2:	69fb      	ldr	r3, [r7, #28]
 8009ad4:	791b      	ldrb	r3, [r3, #4]
 8009ad6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d201      	bcs.n	8009ae2 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8009ade:	2303      	movs	r3, #3
 8009ae0:	e01c      	b.n	8009b1c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8009ae2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009aec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d805      	bhi.n	8009b00 <USBH_ParseCfgDesc+0x1d4>
 8009af4:	6a3b      	ldr	r3, [r7, #32]
 8009af6:	885a      	ldrh	r2, [r3, #2]
 8009af8:	8afb      	ldrh	r3, [r7, #22]
 8009afa:	429a      	cmp	r2, r3
 8009afc:	f63f af70 	bhi.w	80099e0 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009b00:	6a3b      	ldr	r3, [r7, #32]
 8009b02:	791b      	ldrb	r3, [r3, #4]
 8009b04:	2b02      	cmp	r3, #2
 8009b06:	bf28      	it	cs
 8009b08:	2302      	movcs	r3, #2
 8009b0a:	b2db      	uxtb	r3, r3
 8009b0c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d201      	bcs.n	8009b18 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009b14:	2303      	movs	r3, #3
 8009b16:	e001      	b.n	8009b1c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8009b18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3730      	adds	r7, #48	@ 0x30
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
 8009b2c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	781a      	ldrb	r2, [r3, #0]
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	785a      	ldrb	r2, [r3, #1]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009b3e:	683b      	ldr	r3, [r7, #0]
 8009b40:	789a      	ldrb	r2, [r3, #2]
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	78da      	ldrb	r2, [r3, #3]
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	791a      	ldrb	r2, [r3, #4]
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	795a      	ldrb	r2, [r3, #5]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009b5e:	683b      	ldr	r3, [r7, #0]
 8009b60:	799a      	ldrb	r2, [r3, #6]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	79da      	ldrb	r2, [r3, #7]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	7a1a      	ldrb	r2, [r3, #8]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	721a      	strb	r2, [r3, #8]
}
 8009b76:	bf00      	nop
 8009b78:	370c      	adds	r7, #12
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b80:	4770      	bx	lr

08009b82 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009b82:	b480      	push	{r7}
 8009b84:	b087      	sub	sp, #28
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	60f8      	str	r0, [r7, #12]
 8009b8a:	60b9      	str	r1, [r7, #8]
 8009b8c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	781a      	ldrb	r2, [r3, #0]
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	785a      	ldrb	r2, [r3, #1]
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	789a      	ldrb	r2, [r3, #2]
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	78da      	ldrb	r2, [r3, #3]
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	3304      	adds	r3, #4
 8009bb6:	781b      	ldrb	r3, [r3, #0]
 8009bb8:	461a      	mov	r2, r3
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	3305      	adds	r3, #5
 8009bbe:	781b      	ldrb	r3, [r3, #0]
 8009bc0:	021b      	lsls	r3, r3, #8
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	b29a      	uxth	r2, r3
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	799a      	ldrb	r2, [r3, #6]
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	889b      	ldrh	r3, [r3, #4]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d009      	beq.n	8009bf0 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009be0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009be4:	d804      	bhi.n	8009bf0 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009bea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bee:	d901      	bls.n	8009bf4 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8009bf0:	2303      	movs	r3, #3
 8009bf2:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d136      	bne.n	8009c6c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	78db      	ldrb	r3, [r3, #3]
 8009c02:	f003 0303 	and.w	r3, r3, #3
 8009c06:	2b02      	cmp	r3, #2
 8009c08:	d108      	bne.n	8009c1c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	889b      	ldrh	r3, [r3, #4]
 8009c0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c12:	f240 8097 	bls.w	8009d44 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009c16:	2303      	movs	r3, #3
 8009c18:	75fb      	strb	r3, [r7, #23]
 8009c1a:	e093      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	78db      	ldrb	r3, [r3, #3]
 8009c20:	f003 0303 	and.w	r3, r3, #3
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d107      	bne.n	8009c38 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	889b      	ldrh	r3, [r3, #4]
 8009c2c:	2b40      	cmp	r3, #64	@ 0x40
 8009c2e:	f240 8089 	bls.w	8009d44 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009c32:	2303      	movs	r3, #3
 8009c34:	75fb      	strb	r3, [r7, #23]
 8009c36:	e085      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	78db      	ldrb	r3, [r3, #3]
 8009c3c:	f003 0303 	and.w	r3, r3, #3
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d005      	beq.n	8009c50 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	78db      	ldrb	r3, [r3, #3]
 8009c48:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009c4c:	2b03      	cmp	r3, #3
 8009c4e:	d10a      	bne.n	8009c66 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	799b      	ldrb	r3, [r3, #6]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d003      	beq.n	8009c60 <USBH_ParseEPDesc+0xde>
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	799b      	ldrb	r3, [r3, #6]
 8009c5c:	2b10      	cmp	r3, #16
 8009c5e:	d970      	bls.n	8009d42 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009c60:	2303      	movs	r3, #3
 8009c62:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009c64:	e06d      	b.n	8009d42 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009c66:	2303      	movs	r3, #3
 8009c68:	75fb      	strb	r3, [r7, #23]
 8009c6a:	e06b      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	d13c      	bne.n	8009cf0 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	78db      	ldrb	r3, [r3, #3]
 8009c7a:	f003 0303 	and.w	r3, r3, #3
 8009c7e:	2b02      	cmp	r3, #2
 8009c80:	d005      	beq.n	8009c8e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	78db      	ldrb	r3, [r3, #3]
 8009c86:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d106      	bne.n	8009c9c <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	889b      	ldrh	r3, [r3, #4]
 8009c92:	2b40      	cmp	r3, #64	@ 0x40
 8009c94:	d956      	bls.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009c96:	2303      	movs	r3, #3
 8009c98:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009c9a:	e053      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	78db      	ldrb	r3, [r3, #3]
 8009ca0:	f003 0303 	and.w	r3, r3, #3
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d10e      	bne.n	8009cc6 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	799b      	ldrb	r3, [r3, #6]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d007      	beq.n	8009cc0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009cb4:	2b10      	cmp	r3, #16
 8009cb6:	d803      	bhi.n	8009cc0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009cbc:	2b40      	cmp	r3, #64	@ 0x40
 8009cbe:	d941      	bls.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	75fb      	strb	r3, [r7, #23]
 8009cc4:	e03e      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	78db      	ldrb	r3, [r3, #3]
 8009cca:	f003 0303 	and.w	r3, r3, #3
 8009cce:	2b03      	cmp	r3, #3
 8009cd0:	d10b      	bne.n	8009cea <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009cd2:	68bb      	ldr	r3, [r7, #8]
 8009cd4:	799b      	ldrb	r3, [r3, #6]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d004      	beq.n	8009ce4 <USBH_ParseEPDesc+0x162>
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	889b      	ldrh	r3, [r3, #4]
 8009cde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009ce2:	d32f      	bcc.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009ce4:	2303      	movs	r3, #3
 8009ce6:	75fb      	strb	r3, [r7, #23]
 8009ce8:	e02c      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009cea:	2303      	movs	r3, #3
 8009cec:	75fb      	strb	r3, [r7, #23]
 8009cee:	e029      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009cf6:	2b02      	cmp	r3, #2
 8009cf8:	d120      	bne.n	8009d3c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	78db      	ldrb	r3, [r3, #3]
 8009cfe:	f003 0303 	and.w	r3, r3, #3
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d106      	bne.n	8009d14 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	889b      	ldrh	r3, [r3, #4]
 8009d0a:	2b08      	cmp	r3, #8
 8009d0c:	d01a      	beq.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	75fb      	strb	r3, [r7, #23]
 8009d12:	e017      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	78db      	ldrb	r3, [r3, #3]
 8009d18:	f003 0303 	and.w	r3, r3, #3
 8009d1c:	2b03      	cmp	r3, #3
 8009d1e:	d10a      	bne.n	8009d36 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	799b      	ldrb	r3, [r3, #6]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d003      	beq.n	8009d30 <USBH_ParseEPDesc+0x1ae>
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	889b      	ldrh	r3, [r3, #4]
 8009d2c:	2b08      	cmp	r3, #8
 8009d2e:	d909      	bls.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009d30:	2303      	movs	r3, #3
 8009d32:	75fb      	strb	r3, [r7, #23]
 8009d34:	e006      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009d36:	2303      	movs	r3, #3
 8009d38:	75fb      	strb	r3, [r7, #23]
 8009d3a:	e003      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	75fb      	strb	r3, [r7, #23]
 8009d40:	e000      	b.n	8009d44 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009d42:	bf00      	nop
  }

  return status;
 8009d44:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	371c      	adds	r7, #28
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d50:	4770      	bx	lr

08009d52 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009d52:	b480      	push	{r7}
 8009d54:	b087      	sub	sp, #28
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	60f8      	str	r0, [r7, #12]
 8009d5a:	60b9      	str	r1, [r7, #8]
 8009d5c:	4613      	mov	r3, r2
 8009d5e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	3301      	adds	r3, #1
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	2b03      	cmp	r3, #3
 8009d68:	d120      	bne.n	8009dac <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	781b      	ldrb	r3, [r3, #0]
 8009d6e:	1e9a      	subs	r2, r3, #2
 8009d70:	88fb      	ldrh	r3, [r7, #6]
 8009d72:	4293      	cmp	r3, r2
 8009d74:	bf28      	it	cs
 8009d76:	4613      	movcs	r3, r2
 8009d78:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	3302      	adds	r3, #2
 8009d7e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009d80:	2300      	movs	r3, #0
 8009d82:	82fb      	strh	r3, [r7, #22]
 8009d84:	e00b      	b.n	8009d9e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009d86:	8afb      	ldrh	r3, [r7, #22]
 8009d88:	68fa      	ldr	r2, [r7, #12]
 8009d8a:	4413      	add	r3, r2
 8009d8c:	781a      	ldrb	r2, [r3, #0]
 8009d8e:	68bb      	ldr	r3, [r7, #8]
 8009d90:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	3301      	adds	r3, #1
 8009d96:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009d98:	8afb      	ldrh	r3, [r7, #22]
 8009d9a:	3302      	adds	r3, #2
 8009d9c:	82fb      	strh	r3, [r7, #22]
 8009d9e:	8afa      	ldrh	r2, [r7, #22]
 8009da0:	8abb      	ldrh	r3, [r7, #20]
 8009da2:	429a      	cmp	r2, r3
 8009da4:	d3ef      	bcc.n	8009d86 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	2200      	movs	r2, #0
 8009daa:	701a      	strb	r2, [r3, #0]
  }
}
 8009dac:	bf00      	nop
 8009dae:	371c      	adds	r7, #28
 8009db0:	46bd      	mov	sp, r7
 8009db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db6:	4770      	bx	lr

08009db8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b085      	sub	sp, #20
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	881b      	ldrh	r3, [r3, #0]
 8009dc6:	687a      	ldr	r2, [r7, #4]
 8009dc8:	7812      	ldrb	r2, [r2, #0]
 8009dca:	4413      	add	r3, r2
 8009dcc:	b29a      	uxth	r2, r3
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	781b      	ldrb	r3, [r3, #0]
 8009dd6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4413      	add	r3, r2
 8009ddc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009dde:	68fb      	ldr	r3, [r7, #12]
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3714      	adds	r7, #20
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr

08009dec <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b086      	sub	sp, #24
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	60f8      	str	r0, [r7, #12]
 8009df4:	60b9      	str	r1, [r7, #8]
 8009df6:	4613      	mov	r3, r2
 8009df8:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	789b      	ldrb	r3, [r3, #2]
 8009e02:	2b01      	cmp	r3, #1
 8009e04:	d002      	beq.n	8009e0c <USBH_CtlReq+0x20>
 8009e06:	2b02      	cmp	r3, #2
 8009e08:	d015      	beq.n	8009e36 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8009e0a:	e033      	b.n	8009e74 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	68ba      	ldr	r2, [r7, #8]
 8009e10:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	88fa      	ldrh	r2, [r7, #6]
 8009e16:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2202      	movs	r2, #2
 8009e22:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009e24:	2301      	movs	r3, #1
 8009e26:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009e28:	2300      	movs	r3, #0
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	2103      	movs	r1, #3
 8009e2e:	68f8      	ldr	r0, [r7, #12]
 8009e30:	f7ff fb34 	bl	800949c <USBH_OS_PutMessage>
      break;
 8009e34:	e01e      	b.n	8009e74 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8009e36:	68f8      	ldr	r0, [r7, #12]
 8009e38:	f000 f822 	bl	8009e80 <USBH_HandleControl>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009e40:	7dfb      	ldrb	r3, [r7, #23]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d002      	beq.n	8009e4c <USBH_CtlReq+0x60>
 8009e46:	7dfb      	ldrb	r3, [r7, #23]
 8009e48:	2b03      	cmp	r3, #3
 8009e4a:	d106      	bne.n	8009e5a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2201      	movs	r2, #1
 8009e50:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2200      	movs	r2, #0
 8009e56:	761a      	strb	r2, [r3, #24]
 8009e58:	e005      	b.n	8009e66 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8009e5a:	7dfb      	ldrb	r3, [r7, #23]
 8009e5c:	2b02      	cmp	r3, #2
 8009e5e:	d102      	bne.n	8009e66 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2201      	movs	r2, #1
 8009e64:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009e66:	2300      	movs	r3, #0
 8009e68:	2200      	movs	r2, #0
 8009e6a:	2103      	movs	r1, #3
 8009e6c:	68f8      	ldr	r0, [r7, #12]
 8009e6e:	f7ff fb15 	bl	800949c <USBH_OS_PutMessage>
      break;
 8009e72:	bf00      	nop
  }
  return status;
 8009e74:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3718      	adds	r7, #24
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
	...

08009e80 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b086      	sub	sp, #24
 8009e84:	af02      	add	r7, sp, #8
 8009e86:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009e88:	2301      	movs	r3, #1
 8009e8a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	7e1b      	ldrb	r3, [r3, #24]
 8009e94:	3b01      	subs	r3, #1
 8009e96:	2b0a      	cmp	r3, #10
 8009e98:	f200 81b2 	bhi.w	800a200 <USBH_HandleControl+0x380>
 8009e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8009ea4 <USBH_HandleControl+0x24>)
 8009e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ea2:	bf00      	nop
 8009ea4:	08009ed1 	.word	0x08009ed1
 8009ea8:	08009eeb 	.word	0x08009eeb
 8009eac:	08009f6d 	.word	0x08009f6d
 8009eb0:	08009f93 	.word	0x08009f93
 8009eb4:	08009ff1 	.word	0x08009ff1
 8009eb8:	0800a01b 	.word	0x0800a01b
 8009ebc:	0800a09d 	.word	0x0800a09d
 8009ec0:	0800a0bf 	.word	0x0800a0bf
 8009ec4:	0800a121 	.word	0x0800a121
 8009ec8:	0800a147 	.word	0x0800a147
 8009ecc:	0800a1a9 	.word	0x0800a1a9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f103 0110 	add.w	r1, r3, #16
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	795b      	ldrb	r3, [r3, #5]
 8009eda:	461a      	mov	r2, r3
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f000 f99f 	bl	800a220 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2202      	movs	r2, #2
 8009ee6:	761a      	strb	r2, [r3, #24]
      break;
 8009ee8:	e195      	b.n	800a216 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	795b      	ldrb	r3, [r3, #5]
 8009eee:	4619      	mov	r1, r3
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f003 fd43 	bl	800d97c <USBH_LL_GetURBState>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009efa:	7bbb      	ldrb	r3, [r7, #14]
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d124      	bne.n	8009f4a <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	7c1b      	ldrb	r3, [r3, #16]
 8009f04:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009f08:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	8adb      	ldrh	r3, [r3, #22]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00a      	beq.n	8009f28 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009f12:	7b7b      	ldrb	r3, [r7, #13]
 8009f14:	2b80      	cmp	r3, #128	@ 0x80
 8009f16:	d103      	bne.n	8009f20 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2203      	movs	r2, #3
 8009f1c:	761a      	strb	r2, [r3, #24]
 8009f1e:	e00d      	b.n	8009f3c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2205      	movs	r2, #5
 8009f24:	761a      	strb	r2, [r3, #24]
 8009f26:	e009      	b.n	8009f3c <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8009f28:	7b7b      	ldrb	r3, [r7, #13]
 8009f2a:	2b80      	cmp	r3, #128	@ 0x80
 8009f2c:	d103      	bne.n	8009f36 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2209      	movs	r2, #9
 8009f32:	761a      	strb	r2, [r3, #24]
 8009f34:	e002      	b.n	8009f3c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2207      	movs	r2, #7
 8009f3a:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	2200      	movs	r2, #0
 8009f40:	2103      	movs	r1, #3
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	f7ff faaa 	bl	800949c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009f48:	e15c      	b.n	800a204 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009f4a:	7bbb      	ldrb	r3, [r7, #14]
 8009f4c:	2b04      	cmp	r3, #4
 8009f4e:	d003      	beq.n	8009f58 <USBH_HandleControl+0xd8>
 8009f50:	7bbb      	ldrb	r3, [r7, #14]
 8009f52:	2b02      	cmp	r3, #2
 8009f54:	f040 8156 	bne.w	800a204 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	220b      	movs	r2, #11
 8009f5c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009f5e:	2300      	movs	r3, #0
 8009f60:	2200      	movs	r2, #0
 8009f62:	2103      	movs	r1, #3
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f7ff fa99 	bl	800949c <USBH_OS_PutMessage>
      break;
 8009f6a:	e14b      	b.n	800a204 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009f72:	b29a      	uxth	r2, r3
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6899      	ldr	r1, [r3, #8]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	899a      	ldrh	r2, [r3, #12]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	791b      	ldrb	r3, [r3, #4]
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 f98a 	bl	800a29e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2204      	movs	r2, #4
 8009f8e:	761a      	strb	r2, [r3, #24]
      break;
 8009f90:	e141      	b.n	800a216 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	791b      	ldrb	r3, [r3, #4]
 8009f96:	4619      	mov	r1, r3
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f003 fcef 	bl	800d97c <USBH_LL_GetURBState>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009fa2:	7bbb      	ldrb	r3, [r7, #14]
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d109      	bne.n	8009fbc <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2209      	movs	r2, #9
 8009fac:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009fae:	2300      	movs	r3, #0
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	2103      	movs	r1, #3
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f7ff fa71 	bl	800949c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009fba:	e125      	b.n	800a208 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 8009fbc:	7bbb      	ldrb	r3, [r7, #14]
 8009fbe:	2b05      	cmp	r3, #5
 8009fc0:	d108      	bne.n	8009fd4 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 8009fc2:	2303      	movs	r3, #3
 8009fc4:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	2200      	movs	r2, #0
 8009fca:	2103      	movs	r1, #3
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f7ff fa65 	bl	800949c <USBH_OS_PutMessage>
      break;
 8009fd2:	e119      	b.n	800a208 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 8009fd4:	7bbb      	ldrb	r3, [r7, #14]
 8009fd6:	2b04      	cmp	r3, #4
 8009fd8:	f040 8116 	bne.w	800a208 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	220b      	movs	r2, #11
 8009fe0:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	2103      	movs	r1, #3
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f7ff fa57 	bl	800949c <USBH_OS_PutMessage>
      break;
 8009fee:	e10b      	b.n	800a208 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6899      	ldr	r1, [r3, #8]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	899a      	ldrh	r2, [r3, #12]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	795b      	ldrb	r3, [r3, #5]
 8009ffc:	2001      	movs	r0, #1
 8009ffe:	9000      	str	r0, [sp, #0]
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f000 f927 	bl	800a254 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a00c:	b29a      	uxth	r2, r3
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2206      	movs	r2, #6
 800a016:	761a      	strb	r2, [r3, #24]
      break;
 800a018:	e0fd      	b.n	800a216 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	795b      	ldrb	r3, [r3, #5]
 800a01e:	4619      	mov	r1, r3
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f003 fcab 	bl	800d97c <USBH_LL_GetURBState>
 800a026:	4603      	mov	r3, r0
 800a028:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a02a:	7bbb      	ldrb	r3, [r7, #14]
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d109      	bne.n	800a044 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2207      	movs	r2, #7
 800a034:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a036:	2300      	movs	r3, #0
 800a038:	2200      	movs	r2, #0
 800a03a:	2103      	movs	r1, #3
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f7ff fa2d 	bl	800949c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a042:	e0e3      	b.n	800a20c <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 800a044:	7bbb      	ldrb	r3, [r7, #14]
 800a046:	2b05      	cmp	r3, #5
 800a048:	d10b      	bne.n	800a062 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	220c      	movs	r2, #12
 800a04e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a050:	2303      	movs	r3, #3
 800a052:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a054:	2300      	movs	r3, #0
 800a056:	2200      	movs	r2, #0
 800a058:	2103      	movs	r1, #3
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f7ff fa1e 	bl	800949c <USBH_OS_PutMessage>
      break;
 800a060:	e0d4      	b.n	800a20c <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a062:	7bbb      	ldrb	r3, [r7, #14]
 800a064:	2b02      	cmp	r3, #2
 800a066:	d109      	bne.n	800a07c <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2205      	movs	r2, #5
 800a06c:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a06e:	2300      	movs	r3, #0
 800a070:	2200      	movs	r2, #0
 800a072:	2103      	movs	r1, #3
 800a074:	6878      	ldr	r0, [r7, #4]
 800a076:	f7ff fa11 	bl	800949c <USBH_OS_PutMessage>
      break;
 800a07a:	e0c7      	b.n	800a20c <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 800a07c:	7bbb      	ldrb	r3, [r7, #14]
 800a07e:	2b04      	cmp	r3, #4
 800a080:	f040 80c4 	bne.w	800a20c <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	220b      	movs	r2, #11
 800a088:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a08a:	2302      	movs	r3, #2
 800a08c:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a08e:	2300      	movs	r3, #0
 800a090:	2200      	movs	r2, #0
 800a092:	2103      	movs	r1, #3
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f7ff fa01 	bl	800949c <USBH_OS_PutMessage>
      break;
 800a09a:	e0b7      	b.n	800a20c <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	791b      	ldrb	r3, [r3, #4]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	2100      	movs	r1, #0
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f000 f8fa 	bl	800a29e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a0b0:	b29a      	uxth	r2, r3
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2208      	movs	r2, #8
 800a0ba:	761a      	strb	r2, [r3, #24]

      break;
 800a0bc:	e0ab      	b.n	800a216 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	791b      	ldrb	r3, [r3, #4]
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f003 fc59 	bl	800d97c <USBH_LL_GetURBState>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a0ce:	7bbb      	ldrb	r3, [r7, #14]
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d10b      	bne.n	800a0ec <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	220d      	movs	r2, #13
 800a0d8:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a0de:	2300      	movs	r3, #0
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	2103      	movs	r1, #3
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f7ff f9d9 	bl	800949c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a0ea:	e091      	b.n	800a210 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 800a0ec:	7bbb      	ldrb	r3, [r7, #14]
 800a0ee:	2b04      	cmp	r3, #4
 800a0f0:	d109      	bne.n	800a106 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	220b      	movs	r2, #11
 800a0f6:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	2103      	movs	r1, #3
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f7ff f9cc 	bl	800949c <USBH_OS_PutMessage>
      break;
 800a104:	e084      	b.n	800a210 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 800a106:	7bbb      	ldrb	r3, [r7, #14]
 800a108:	2b05      	cmp	r3, #5
 800a10a:	f040 8081 	bne.w	800a210 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 800a10e:	2303      	movs	r3, #3
 800a110:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a112:	2300      	movs	r3, #0
 800a114:	2200      	movs	r2, #0
 800a116:	2103      	movs	r1, #3
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7ff f9bf 	bl	800949c <USBH_OS_PutMessage>
      break;
 800a11e:	e077      	b.n	800a210 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	795b      	ldrb	r3, [r3, #5]
 800a124:	2201      	movs	r2, #1
 800a126:	9200      	str	r2, [sp, #0]
 800a128:	2200      	movs	r2, #0
 800a12a:	2100      	movs	r1, #0
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f000 f891 	bl	800a254 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a138:	b29a      	uxth	r2, r3
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	220a      	movs	r2, #10
 800a142:	761a      	strb	r2, [r3, #24]
      break;
 800a144:	e067      	b.n	800a216 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	795b      	ldrb	r3, [r3, #5]
 800a14a:	4619      	mov	r1, r3
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f003 fc15 	bl	800d97c <USBH_LL_GetURBState>
 800a152:	4603      	mov	r3, r0
 800a154:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a156:	7bbb      	ldrb	r3, [r7, #14]
 800a158:	2b01      	cmp	r3, #1
 800a15a:	d10b      	bne.n	800a174 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 800a15c:	2300      	movs	r3, #0
 800a15e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	220d      	movs	r2, #13
 800a164:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a166:	2300      	movs	r3, #0
 800a168:	2200      	movs	r2, #0
 800a16a:	2103      	movs	r1, #3
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f7ff f995 	bl	800949c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a172:	e04f      	b.n	800a214 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a174:	7bbb      	ldrb	r3, [r7, #14]
 800a176:	2b02      	cmp	r3, #2
 800a178:	d109      	bne.n	800a18e <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2209      	movs	r2, #9
 800a17e:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a180:	2300      	movs	r3, #0
 800a182:	2200      	movs	r2, #0
 800a184:	2103      	movs	r1, #3
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f7ff f988 	bl	800949c <USBH_OS_PutMessage>
      break;
 800a18c:	e042      	b.n	800a214 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 800a18e:	7bbb      	ldrb	r3, [r7, #14]
 800a190:	2b04      	cmp	r3, #4
 800a192:	d13f      	bne.n	800a214 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	220b      	movs	r2, #11
 800a198:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800a19a:	2300      	movs	r3, #0
 800a19c:	2200      	movs	r2, #0
 800a19e:	2103      	movs	r1, #3
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f7ff f97b 	bl	800949c <USBH_OS_PutMessage>
      break;
 800a1a6:	e035      	b.n	800a214 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	7e5b      	ldrb	r3, [r3, #25]
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	b2da      	uxtb	r2, r3
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	765a      	strb	r2, [r3, #25]
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	7e5b      	ldrb	r3, [r3, #25]
 800a1b8:	2b02      	cmp	r3, #2
 800a1ba:	d806      	bhi.n	800a1ca <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2201      	movs	r2, #1
 800a1c0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2201      	movs	r2, #1
 800a1c6:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a1c8:	e025      	b.n	800a216 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a1d0:	2106      	movs	r1, #6
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	795b      	ldrb	r3, [r3, #5]
 800a1e0:	4619      	mov	r1, r3
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f000 f90c 	bl	800a400 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	791b      	ldrb	r3, [r3, #4]
 800a1ec:	4619      	mov	r1, r3
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 f906 	bl	800a400 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a1fa:	2302      	movs	r3, #2
 800a1fc:	73fb      	strb	r3, [r7, #15]
      break;
 800a1fe:	e00a      	b.n	800a216 <USBH_HandleControl+0x396>

    default:
      break;
 800a200:	bf00      	nop
 800a202:	e008      	b.n	800a216 <USBH_HandleControl+0x396>
      break;
 800a204:	bf00      	nop
 800a206:	e006      	b.n	800a216 <USBH_HandleControl+0x396>
      break;
 800a208:	bf00      	nop
 800a20a:	e004      	b.n	800a216 <USBH_HandleControl+0x396>
      break;
 800a20c:	bf00      	nop
 800a20e:	e002      	b.n	800a216 <USBH_HandleControl+0x396>
      break;
 800a210:	bf00      	nop
 800a212:	e000      	b.n	800a216 <USBH_HandleControl+0x396>
      break;
 800a214:	bf00      	nop
  }

  return status;
 800a216:	7bfb      	ldrb	r3, [r7, #15]
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3710      	adds	r7, #16
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}

0800a220 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b088      	sub	sp, #32
 800a224:	af04      	add	r7, sp, #16
 800a226:	60f8      	str	r0, [r7, #12]
 800a228:	60b9      	str	r1, [r7, #8]
 800a22a:	4613      	mov	r3, r2
 800a22c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a22e:	79f9      	ldrb	r1, [r7, #7]
 800a230:	2300      	movs	r3, #0
 800a232:	9303      	str	r3, [sp, #12]
 800a234:	2308      	movs	r3, #8
 800a236:	9302      	str	r3, [sp, #8]
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	9301      	str	r3, [sp, #4]
 800a23c:	2300      	movs	r3, #0
 800a23e:	9300      	str	r3, [sp, #0]
 800a240:	2300      	movs	r3, #0
 800a242:	2200      	movs	r2, #0
 800a244:	68f8      	ldr	r0, [r7, #12]
 800a246:	f003 fb68 	bl	800d91a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a24a:	2300      	movs	r3, #0
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	3710      	adds	r7, #16
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}

0800a254 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b088      	sub	sp, #32
 800a258:	af04      	add	r7, sp, #16
 800a25a:	60f8      	str	r0, [r7, #12]
 800a25c:	60b9      	str	r1, [r7, #8]
 800a25e:	4611      	mov	r1, r2
 800a260:	461a      	mov	r2, r3
 800a262:	460b      	mov	r3, r1
 800a264:	80fb      	strh	r3, [r7, #6]
 800a266:	4613      	mov	r3, r2
 800a268:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a270:	2b00      	cmp	r3, #0
 800a272:	d001      	beq.n	800a278 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a274:	2300      	movs	r3, #0
 800a276:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a278:	7979      	ldrb	r1, [r7, #5]
 800a27a:	7e3b      	ldrb	r3, [r7, #24]
 800a27c:	9303      	str	r3, [sp, #12]
 800a27e:	88fb      	ldrh	r3, [r7, #6]
 800a280:	9302      	str	r3, [sp, #8]
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	9301      	str	r3, [sp, #4]
 800a286:	2301      	movs	r3, #1
 800a288:	9300      	str	r3, [sp, #0]
 800a28a:	2300      	movs	r3, #0
 800a28c:	2200      	movs	r2, #0
 800a28e:	68f8      	ldr	r0, [r7, #12]
 800a290:	f003 fb43 	bl	800d91a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a294:	2300      	movs	r3, #0
}
 800a296:	4618      	mov	r0, r3
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}

0800a29e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a29e:	b580      	push	{r7, lr}
 800a2a0:	b088      	sub	sp, #32
 800a2a2:	af04      	add	r7, sp, #16
 800a2a4:	60f8      	str	r0, [r7, #12]
 800a2a6:	60b9      	str	r1, [r7, #8]
 800a2a8:	4611      	mov	r1, r2
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	460b      	mov	r3, r1
 800a2ae:	80fb      	strh	r3, [r7, #6]
 800a2b0:	4613      	mov	r3, r2
 800a2b2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a2b4:	7979      	ldrb	r1, [r7, #5]
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	9303      	str	r3, [sp, #12]
 800a2ba:	88fb      	ldrh	r3, [r7, #6]
 800a2bc:	9302      	str	r3, [sp, #8]
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	9301      	str	r3, [sp, #4]
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	9300      	str	r3, [sp, #0]
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	2201      	movs	r2, #1
 800a2ca:	68f8      	ldr	r0, [r7, #12]
 800a2cc:	f003 fb25 	bl	800d91a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a2d0:	2300      	movs	r3, #0

}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	3710      	adds	r7, #16
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd80      	pop	{r7, pc}

0800a2da <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a2da:	b580      	push	{r7, lr}
 800a2dc:	b088      	sub	sp, #32
 800a2de:	af04      	add	r7, sp, #16
 800a2e0:	60f8      	str	r0, [r7, #12]
 800a2e2:	60b9      	str	r1, [r7, #8]
 800a2e4:	4611      	mov	r1, r2
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	460b      	mov	r3, r1
 800a2ea:	80fb      	strh	r3, [r7, #6]
 800a2ec:	4613      	mov	r3, r2
 800a2ee:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d001      	beq.n	800a2fe <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a2fe:	7979      	ldrb	r1, [r7, #5]
 800a300:	7e3b      	ldrb	r3, [r7, #24]
 800a302:	9303      	str	r3, [sp, #12]
 800a304:	88fb      	ldrh	r3, [r7, #6]
 800a306:	9302      	str	r3, [sp, #8]
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	9301      	str	r3, [sp, #4]
 800a30c:	2301      	movs	r3, #1
 800a30e:	9300      	str	r3, [sp, #0]
 800a310:	2302      	movs	r3, #2
 800a312:	2200      	movs	r2, #0
 800a314:	68f8      	ldr	r0, [r7, #12]
 800a316:	f003 fb00 	bl	800d91a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a31a:	2300      	movs	r3, #0
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3710      	adds	r7, #16
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}

0800a324 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b088      	sub	sp, #32
 800a328:	af04      	add	r7, sp, #16
 800a32a:	60f8      	str	r0, [r7, #12]
 800a32c:	60b9      	str	r1, [r7, #8]
 800a32e:	4611      	mov	r1, r2
 800a330:	461a      	mov	r2, r3
 800a332:	460b      	mov	r3, r1
 800a334:	80fb      	strh	r3, [r7, #6]
 800a336:	4613      	mov	r3, r2
 800a338:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a33a:	7979      	ldrb	r1, [r7, #5]
 800a33c:	2300      	movs	r3, #0
 800a33e:	9303      	str	r3, [sp, #12]
 800a340:	88fb      	ldrh	r3, [r7, #6]
 800a342:	9302      	str	r3, [sp, #8]
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	9301      	str	r3, [sp, #4]
 800a348:	2301      	movs	r3, #1
 800a34a:	9300      	str	r3, [sp, #0]
 800a34c:	2302      	movs	r3, #2
 800a34e:	2201      	movs	r2, #1
 800a350:	68f8      	ldr	r0, [r7, #12]
 800a352:	f003 fae2 	bl	800d91a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a356:	2300      	movs	r3, #0
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3710      	adds	r7, #16
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}

0800a360 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b086      	sub	sp, #24
 800a364:	af04      	add	r7, sp, #16
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	4608      	mov	r0, r1
 800a36a:	4611      	mov	r1, r2
 800a36c:	461a      	mov	r2, r3
 800a36e:	4603      	mov	r3, r0
 800a370:	70fb      	strb	r3, [r7, #3]
 800a372:	460b      	mov	r3, r1
 800a374:	70bb      	strb	r3, [r7, #2]
 800a376:	4613      	mov	r3, r2
 800a378:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a37a:	7878      	ldrb	r0, [r7, #1]
 800a37c:	78ba      	ldrb	r2, [r7, #2]
 800a37e:	78f9      	ldrb	r1, [r7, #3]
 800a380:	8b3b      	ldrh	r3, [r7, #24]
 800a382:	9302      	str	r3, [sp, #8]
 800a384:	7d3b      	ldrb	r3, [r7, #20]
 800a386:	9301      	str	r3, [sp, #4]
 800a388:	7c3b      	ldrb	r3, [r7, #16]
 800a38a:	9300      	str	r3, [sp, #0]
 800a38c:	4603      	mov	r3, r0
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f003 fa87 	bl	800d8a2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800a394:	2300      	movs	r3, #0
}
 800a396:	4618      	mov	r0, r3
 800a398:	3708      	adds	r7, #8
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}

0800a39e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b082      	sub	sp, #8
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	6078      	str	r0, [r7, #4]
 800a3a6:	460b      	mov	r3, r1
 800a3a8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a3aa:	78fb      	ldrb	r3, [r7, #3]
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f003 faa6 	bl	800d900 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a3b4:	2300      	movs	r3, #0
}
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	3708      	adds	r7, #8
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	bd80      	pop	{r7, pc}

0800a3be <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a3be:	b580      	push	{r7, lr}
 800a3c0:	b084      	sub	sp, #16
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
 800a3c6:	460b      	mov	r3, r1
 800a3c8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f000 f836 	bl	800a43c <USBH_GetFreePipe>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a3d4:	89fb      	ldrh	r3, [r7, #14]
 800a3d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d00a      	beq.n	800a3f4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a3de:	78fa      	ldrb	r2, [r7, #3]
 800a3e0:	89fb      	ldrh	r3, [r7, #14]
 800a3e2:	f003 030f 	and.w	r3, r3, #15
 800a3e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a3ea:	6879      	ldr	r1, [r7, #4]
 800a3ec:	33e0      	adds	r3, #224	@ 0xe0
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	440b      	add	r3, r1
 800a3f2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a3f4:	89fb      	ldrh	r3, [r7, #14]
 800a3f6:	b2db      	uxtb	r3, r3
}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	3710      	adds	r7, #16
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a400:	b480      	push	{r7}
 800a402:	b083      	sub	sp, #12
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	460b      	mov	r3, r1
 800a40a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a40c:	78fb      	ldrb	r3, [r7, #3]
 800a40e:	2b0f      	cmp	r3, #15
 800a410:	d80d      	bhi.n	800a42e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a412:	78fb      	ldrb	r3, [r7, #3]
 800a414:	687a      	ldr	r2, [r7, #4]
 800a416:	33e0      	adds	r3, #224	@ 0xe0
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	4413      	add	r3, r2
 800a41c:	685a      	ldr	r2, [r3, #4]
 800a41e:	78fb      	ldrb	r3, [r7, #3]
 800a420:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a424:	6879      	ldr	r1, [r7, #4]
 800a426:	33e0      	adds	r3, #224	@ 0xe0
 800a428:	009b      	lsls	r3, r3, #2
 800a42a:	440b      	add	r3, r1
 800a42c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a42e:	2300      	movs	r3, #0
}
 800a430:	4618      	mov	r0, r3
 800a432:	370c      	adds	r7, #12
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr

0800a43c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b085      	sub	sp, #20
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a444:	2300      	movs	r3, #0
 800a446:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a448:	2300      	movs	r3, #0
 800a44a:	73fb      	strb	r3, [r7, #15]
 800a44c:	e00f      	b.n	800a46e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a44e:	7bfb      	ldrb	r3, [r7, #15]
 800a450:	687a      	ldr	r2, [r7, #4]
 800a452:	33e0      	adds	r3, #224	@ 0xe0
 800a454:	009b      	lsls	r3, r3, #2
 800a456:	4413      	add	r3, r2
 800a458:	685b      	ldr	r3, [r3, #4]
 800a45a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d102      	bne.n	800a468 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a462:	7bfb      	ldrb	r3, [r7, #15]
 800a464:	b29b      	uxth	r3, r3
 800a466:	e007      	b.n	800a478 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800a468:	7bfb      	ldrb	r3, [r7, #15]
 800a46a:	3301      	adds	r3, #1
 800a46c:	73fb      	strb	r3, [r7, #15]
 800a46e:	7bfb      	ldrb	r3, [r7, #15]
 800a470:	2b0f      	cmp	r3, #15
 800a472:	d9ec      	bls.n	800a44e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a474:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3714      	adds	r7, #20
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr

0800a484 <__NVIC_SetPriority>:
{
 800a484:	b480      	push	{r7}
 800a486:	b083      	sub	sp, #12
 800a488:	af00      	add	r7, sp, #0
 800a48a:	4603      	mov	r3, r0
 800a48c:	6039      	str	r1, [r7, #0]
 800a48e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a494:	2b00      	cmp	r3, #0
 800a496:	db0a      	blt.n	800a4ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	b2da      	uxtb	r2, r3
 800a49c:	490c      	ldr	r1, [pc, #48]	@ (800a4d0 <__NVIC_SetPriority+0x4c>)
 800a49e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4a2:	0112      	lsls	r2, r2, #4
 800a4a4:	b2d2      	uxtb	r2, r2
 800a4a6:	440b      	add	r3, r1
 800a4a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a4ac:	e00a      	b.n	800a4c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	b2da      	uxtb	r2, r3
 800a4b2:	4908      	ldr	r1, [pc, #32]	@ (800a4d4 <__NVIC_SetPriority+0x50>)
 800a4b4:	79fb      	ldrb	r3, [r7, #7]
 800a4b6:	f003 030f 	and.w	r3, r3, #15
 800a4ba:	3b04      	subs	r3, #4
 800a4bc:	0112      	lsls	r2, r2, #4
 800a4be:	b2d2      	uxtb	r2, r2
 800a4c0:	440b      	add	r3, r1
 800a4c2:	761a      	strb	r2, [r3, #24]
}
 800a4c4:	bf00      	nop
 800a4c6:	370c      	adds	r7, #12
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr
 800a4d0:	e000e100 	.word	0xe000e100
 800a4d4:	e000ed00 	.word	0xe000ed00

0800a4d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a4dc:	4b05      	ldr	r3, [pc, #20]	@ (800a4f4 <SysTick_Handler+0x1c>)
 800a4de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a4e0:	f001 ff8e 	bl	800c400 <xTaskGetSchedulerState>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2b01      	cmp	r3, #1
 800a4e8:	d001      	beq.n	800a4ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a4ea:	f002 fd85 	bl	800cff8 <xPortSysTickHandler>
  }
}
 800a4ee:	bf00      	nop
 800a4f0:	bd80      	pop	{r7, pc}
 800a4f2:	bf00      	nop
 800a4f4:	e000e010 	.word	0xe000e010

0800a4f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a4fc:	2100      	movs	r1, #0
 800a4fe:	f06f 0004 	mvn.w	r0, #4
 800a502:	f7ff ffbf 	bl	800a484 <__NVIC_SetPriority>
#endif
}
 800a506:	bf00      	nop
 800a508:	bd80      	pop	{r7, pc}
	...

0800a50c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a50c:	b480      	push	{r7}
 800a50e:	b083      	sub	sp, #12
 800a510:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a512:	f3ef 8305 	mrs	r3, IPSR
 800a516:	603b      	str	r3, [r7, #0]
  return(result);
 800a518:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d003      	beq.n	800a526 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a51e:	f06f 0305 	mvn.w	r3, #5
 800a522:	607b      	str	r3, [r7, #4]
 800a524:	e00c      	b.n	800a540 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a526:	4b0a      	ldr	r3, [pc, #40]	@ (800a550 <osKernelInitialize+0x44>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d105      	bne.n	800a53a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a52e:	4b08      	ldr	r3, [pc, #32]	@ (800a550 <osKernelInitialize+0x44>)
 800a530:	2201      	movs	r2, #1
 800a532:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a534:	2300      	movs	r3, #0
 800a536:	607b      	str	r3, [r7, #4]
 800a538:	e002      	b.n	800a540 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a53a:	f04f 33ff 	mov.w	r3, #4294967295
 800a53e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a540:	687b      	ldr	r3, [r7, #4]
}
 800a542:	4618      	mov	r0, r3
 800a544:	370c      	adds	r7, #12
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr
 800a54e:	bf00      	nop
 800a550:	20000274 	.word	0x20000274

0800a554 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a554:	b580      	push	{r7, lr}
 800a556:	b082      	sub	sp, #8
 800a558:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a55a:	f3ef 8305 	mrs	r3, IPSR
 800a55e:	603b      	str	r3, [r7, #0]
  return(result);
 800a560:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a562:	2b00      	cmp	r3, #0
 800a564:	d003      	beq.n	800a56e <osKernelStart+0x1a>
    stat = osErrorISR;
 800a566:	f06f 0305 	mvn.w	r3, #5
 800a56a:	607b      	str	r3, [r7, #4]
 800a56c:	e010      	b.n	800a590 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a56e:	4b0b      	ldr	r3, [pc, #44]	@ (800a59c <osKernelStart+0x48>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	2b01      	cmp	r3, #1
 800a574:	d109      	bne.n	800a58a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a576:	f7ff ffbf 	bl	800a4f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a57a:	4b08      	ldr	r3, [pc, #32]	@ (800a59c <osKernelStart+0x48>)
 800a57c:	2202      	movs	r2, #2
 800a57e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a580:	f001 fada 	bl	800bb38 <vTaskStartScheduler>
      stat = osOK;
 800a584:	2300      	movs	r3, #0
 800a586:	607b      	str	r3, [r7, #4]
 800a588:	e002      	b.n	800a590 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a58a:	f04f 33ff 	mov.w	r3, #4294967295
 800a58e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a590:	687b      	ldr	r3, [r7, #4]
}
 800a592:	4618      	mov	r0, r3
 800a594:	3708      	adds	r7, #8
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}
 800a59a:	bf00      	nop
 800a59c:	20000274 	.word	0x20000274

0800a5a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b08e      	sub	sp, #56	@ 0x38
 800a5a4:	af04      	add	r7, sp, #16
 800a5a6:	60f8      	str	r0, [r7, #12]
 800a5a8:	60b9      	str	r1, [r7, #8]
 800a5aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a5b0:	f3ef 8305 	mrs	r3, IPSR
 800a5b4:	617b      	str	r3, [r7, #20]
  return(result);
 800a5b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d17e      	bne.n	800a6ba <osThreadNew+0x11a>
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d07b      	beq.n	800a6ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a5c2:	2380      	movs	r3, #128	@ 0x80
 800a5c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a5c6:	2318      	movs	r3, #24
 800a5c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a5ce:	f04f 33ff 	mov.w	r3, #4294967295
 800a5d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d045      	beq.n	800a666 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d002      	beq.n	800a5e8 <osThreadNew+0x48>
        name = attr->name;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	699b      	ldr	r3, [r3, #24]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d002      	beq.n	800a5f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	699b      	ldr	r3, [r3, #24]
 800a5f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a5f6:	69fb      	ldr	r3, [r7, #28]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d008      	beq.n	800a60e <osThreadNew+0x6e>
 800a5fc:	69fb      	ldr	r3, [r7, #28]
 800a5fe:	2b38      	cmp	r3, #56	@ 0x38
 800a600:	d805      	bhi.n	800a60e <osThreadNew+0x6e>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	685b      	ldr	r3, [r3, #4]
 800a606:	f003 0301 	and.w	r3, r3, #1
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d001      	beq.n	800a612 <osThreadNew+0x72>
        return (NULL);
 800a60e:	2300      	movs	r3, #0
 800a610:	e054      	b.n	800a6bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	695b      	ldr	r3, [r3, #20]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d003      	beq.n	800a622 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	695b      	ldr	r3, [r3, #20]
 800a61e:	089b      	lsrs	r3, r3, #2
 800a620:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	689b      	ldr	r3, [r3, #8]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d00e      	beq.n	800a648 <osThreadNew+0xa8>
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	68db      	ldr	r3, [r3, #12]
 800a62e:	2ba7      	cmp	r3, #167	@ 0xa7
 800a630:	d90a      	bls.n	800a648 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a636:	2b00      	cmp	r3, #0
 800a638:	d006      	beq.n	800a648 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	695b      	ldr	r3, [r3, #20]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d002      	beq.n	800a648 <osThreadNew+0xa8>
        mem = 1;
 800a642:	2301      	movs	r3, #1
 800a644:	61bb      	str	r3, [r7, #24]
 800a646:	e010      	b.n	800a66a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	689b      	ldr	r3, [r3, #8]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d10c      	bne.n	800a66a <osThreadNew+0xca>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	68db      	ldr	r3, [r3, #12]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d108      	bne.n	800a66a <osThreadNew+0xca>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	691b      	ldr	r3, [r3, #16]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d104      	bne.n	800a66a <osThreadNew+0xca>
          mem = 0;
 800a660:	2300      	movs	r3, #0
 800a662:	61bb      	str	r3, [r7, #24]
 800a664:	e001      	b.n	800a66a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a666:	2300      	movs	r3, #0
 800a668:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a66a:	69bb      	ldr	r3, [r7, #24]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d110      	bne.n	800a692 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a678:	9202      	str	r2, [sp, #8]
 800a67a:	9301      	str	r3, [sp, #4]
 800a67c:	69fb      	ldr	r3, [r7, #28]
 800a67e:	9300      	str	r3, [sp, #0]
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	6a3a      	ldr	r2, [r7, #32]
 800a684:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a686:	68f8      	ldr	r0, [r7, #12]
 800a688:	f001 f862 	bl	800b750 <xTaskCreateStatic>
 800a68c:	4603      	mov	r3, r0
 800a68e:	613b      	str	r3, [r7, #16]
 800a690:	e013      	b.n	800a6ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a692:	69bb      	ldr	r3, [r7, #24]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d110      	bne.n	800a6ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a698:	6a3b      	ldr	r3, [r7, #32]
 800a69a:	b29a      	uxth	r2, r3
 800a69c:	f107 0310 	add.w	r3, r7, #16
 800a6a0:	9301      	str	r3, [sp, #4]
 800a6a2:	69fb      	ldr	r3, [r7, #28]
 800a6a4:	9300      	str	r3, [sp, #0]
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a6aa:	68f8      	ldr	r0, [r7, #12]
 800a6ac:	f001 f8b0 	bl	800b810 <xTaskCreate>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2b01      	cmp	r3, #1
 800a6b4:	d001      	beq.n	800a6ba <osThreadNew+0x11a>
            hTask = NULL;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a6ba:	693b      	ldr	r3, [r7, #16]
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3728      	adds	r7, #40	@ 0x28
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b084      	sub	sp, #16
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a6cc:	f3ef 8305 	mrs	r3, IPSR
 800a6d0:	60bb      	str	r3, [r7, #8]
  return(result);
 800a6d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d003      	beq.n	800a6e0 <osDelay+0x1c>
    stat = osErrorISR;
 800a6d8:	f06f 0305 	mvn.w	r3, #5
 800a6dc:	60fb      	str	r3, [r7, #12]
 800a6de:	e007      	b.n	800a6f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d002      	beq.n	800a6f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f001 f9ee 	bl	800bacc <vTaskDelay>
    }
  }

  return (stat);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3710      	adds	r7, #16
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}

0800a6fa <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a6fa:	b580      	push	{r7, lr}
 800a6fc:	b08a      	sub	sp, #40	@ 0x28
 800a6fe:	af02      	add	r7, sp, #8
 800a700:	60f8      	str	r0, [r7, #12]
 800a702:	60b9      	str	r1, [r7, #8]
 800a704:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a706:	2300      	movs	r3, #0
 800a708:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a70a:	f3ef 8305 	mrs	r3, IPSR
 800a70e:	613b      	str	r3, [r7, #16]
  return(result);
 800a710:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a712:	2b00      	cmp	r3, #0
 800a714:	d15f      	bne.n	800a7d6 <osMessageQueueNew+0xdc>
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d05c      	beq.n	800a7d6 <osMessageQueueNew+0xdc>
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d059      	beq.n	800a7d6 <osMessageQueueNew+0xdc>
    mem = -1;
 800a722:	f04f 33ff 	mov.w	r3, #4294967295
 800a726:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d029      	beq.n	800a782 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	689b      	ldr	r3, [r3, #8]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d012      	beq.n	800a75c <osMessageQueueNew+0x62>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	68db      	ldr	r3, [r3, #12]
 800a73a:	2b4f      	cmp	r3, #79	@ 0x4f
 800a73c:	d90e      	bls.n	800a75c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a742:	2b00      	cmp	r3, #0
 800a744:	d00a      	beq.n	800a75c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	695a      	ldr	r2, [r3, #20]
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	68b9      	ldr	r1, [r7, #8]
 800a74e:	fb01 f303 	mul.w	r3, r1, r3
 800a752:	429a      	cmp	r2, r3
 800a754:	d302      	bcc.n	800a75c <osMessageQueueNew+0x62>
        mem = 1;
 800a756:	2301      	movs	r3, #1
 800a758:	61bb      	str	r3, [r7, #24]
 800a75a:	e014      	b.n	800a786 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	689b      	ldr	r3, [r3, #8]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d110      	bne.n	800a786 <osMessageQueueNew+0x8c>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	68db      	ldr	r3, [r3, #12]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d10c      	bne.n	800a786 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a770:	2b00      	cmp	r3, #0
 800a772:	d108      	bne.n	800a786 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	695b      	ldr	r3, [r3, #20]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d104      	bne.n	800a786 <osMessageQueueNew+0x8c>
          mem = 0;
 800a77c:	2300      	movs	r3, #0
 800a77e:	61bb      	str	r3, [r7, #24]
 800a780:	e001      	b.n	800a786 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a782:	2300      	movs	r3, #0
 800a784:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a786:	69bb      	ldr	r3, [r7, #24]
 800a788:	2b01      	cmp	r3, #1
 800a78a:	d10b      	bne.n	800a7a4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	691a      	ldr	r2, [r3, #16]
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	689b      	ldr	r3, [r3, #8]
 800a794:	2100      	movs	r1, #0
 800a796:	9100      	str	r1, [sp, #0]
 800a798:	68b9      	ldr	r1, [r7, #8]
 800a79a:	68f8      	ldr	r0, [r7, #12]
 800a79c:	f000 fa66 	bl	800ac6c <xQueueGenericCreateStatic>
 800a7a0:	61f8      	str	r0, [r7, #28]
 800a7a2:	e008      	b.n	800a7b6 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a7a4:	69bb      	ldr	r3, [r7, #24]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d105      	bne.n	800a7b6 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	68b9      	ldr	r1, [r7, #8]
 800a7ae:	68f8      	ldr	r0, [r7, #12]
 800a7b0:	f000 fad9 	bl	800ad66 <xQueueGenericCreate>
 800a7b4:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a7b6:	69fb      	ldr	r3, [r7, #28]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d00c      	beq.n	800a7d6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d003      	beq.n	800a7ca <osMessageQueueNew+0xd0>
        name = attr->name;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	617b      	str	r3, [r7, #20]
 800a7c8:	e001      	b.n	800a7ce <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a7ce:	6979      	ldr	r1, [r7, #20]
 800a7d0:	69f8      	ldr	r0, [r7, #28]
 800a7d2:	f000 ff5f 	bl	800b694 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a7d6:	69fb      	ldr	r3, [r7, #28]
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3720      	adds	r7, #32
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}

0800a7e0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b088      	sub	sp, #32
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	60f8      	str	r0, [r7, #12]
 800a7e8:	60b9      	str	r1, [r7, #8]
 800a7ea:	603b      	str	r3, [r7, #0]
 800a7ec:	4613      	mov	r3, r2
 800a7ee:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a7f8:	f3ef 8305 	mrs	r3, IPSR
 800a7fc:	617b      	str	r3, [r7, #20]
  return(result);
 800a7fe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a800:	2b00      	cmp	r3, #0
 800a802:	d028      	beq.n	800a856 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a804:	69bb      	ldr	r3, [r7, #24]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d005      	beq.n	800a816 <osMessageQueuePut+0x36>
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d002      	beq.n	800a816 <osMessageQueuePut+0x36>
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d003      	beq.n	800a81e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800a816:	f06f 0303 	mvn.w	r3, #3
 800a81a:	61fb      	str	r3, [r7, #28]
 800a81c:	e038      	b.n	800a890 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800a81e:	2300      	movs	r3, #0
 800a820:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800a822:	f107 0210 	add.w	r2, r7, #16
 800a826:	2300      	movs	r3, #0
 800a828:	68b9      	ldr	r1, [r7, #8]
 800a82a:	69b8      	ldr	r0, [r7, #24]
 800a82c:	f000 fbfc 	bl	800b028 <xQueueGenericSendFromISR>
 800a830:	4603      	mov	r3, r0
 800a832:	2b01      	cmp	r3, #1
 800a834:	d003      	beq.n	800a83e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800a836:	f06f 0302 	mvn.w	r3, #2
 800a83a:	61fb      	str	r3, [r7, #28]
 800a83c:	e028      	b.n	800a890 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d025      	beq.n	800a890 <osMessageQueuePut+0xb0>
 800a844:	4b15      	ldr	r3, [pc, #84]	@ (800a89c <osMessageQueuePut+0xbc>)
 800a846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a84a:	601a      	str	r2, [r3, #0]
 800a84c:	f3bf 8f4f 	dsb	sy
 800a850:	f3bf 8f6f 	isb	sy
 800a854:	e01c      	b.n	800a890 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a856:	69bb      	ldr	r3, [r7, #24]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d002      	beq.n	800a862 <osMessageQueuePut+0x82>
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d103      	bne.n	800a86a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800a862:	f06f 0303 	mvn.w	r3, #3
 800a866:	61fb      	str	r3, [r7, #28]
 800a868:	e012      	b.n	800a890 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a86a:	2300      	movs	r3, #0
 800a86c:	683a      	ldr	r2, [r7, #0]
 800a86e:	68b9      	ldr	r1, [r7, #8]
 800a870:	69b8      	ldr	r0, [r7, #24]
 800a872:	f000 fad7 	bl	800ae24 <xQueueGenericSend>
 800a876:	4603      	mov	r3, r0
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d009      	beq.n	800a890 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d003      	beq.n	800a88a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800a882:	f06f 0301 	mvn.w	r3, #1
 800a886:	61fb      	str	r3, [r7, #28]
 800a888:	e002      	b.n	800a890 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800a88a:	f06f 0302 	mvn.w	r3, #2
 800a88e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a890:	69fb      	ldr	r3, [r7, #28]
}
 800a892:	4618      	mov	r0, r3
 800a894:	3720      	adds	r7, #32
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}
 800a89a:	bf00      	nop
 800a89c:	e000ed04 	.word	0xe000ed04

0800a8a0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b088      	sub	sp, #32
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	60f8      	str	r0, [r7, #12]
 800a8a8:	60b9      	str	r1, [r7, #8]
 800a8aa:	607a      	str	r2, [r7, #4]
 800a8ac:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8b6:	f3ef 8305 	mrs	r3, IPSR
 800a8ba:	617b      	str	r3, [r7, #20]
  return(result);
 800a8bc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d028      	beq.n	800a914 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a8c2:	69bb      	ldr	r3, [r7, #24]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d005      	beq.n	800a8d4 <osMessageQueueGet+0x34>
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d002      	beq.n	800a8d4 <osMessageQueueGet+0x34>
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d003      	beq.n	800a8dc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800a8d4:	f06f 0303 	mvn.w	r3, #3
 800a8d8:	61fb      	str	r3, [r7, #28]
 800a8da:	e037      	b.n	800a94c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800a8e0:	f107 0310 	add.w	r3, r7, #16
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	68b9      	ldr	r1, [r7, #8]
 800a8e8:	69b8      	ldr	r0, [r7, #24]
 800a8ea:	f000 fd1d 	bl	800b328 <xQueueReceiveFromISR>
 800a8ee:	4603      	mov	r3, r0
 800a8f0:	2b01      	cmp	r3, #1
 800a8f2:	d003      	beq.n	800a8fc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800a8f4:	f06f 0302 	mvn.w	r3, #2
 800a8f8:	61fb      	str	r3, [r7, #28]
 800a8fa:	e027      	b.n	800a94c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800a8fc:	693b      	ldr	r3, [r7, #16]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d024      	beq.n	800a94c <osMessageQueueGet+0xac>
 800a902:	4b15      	ldr	r3, [pc, #84]	@ (800a958 <osMessageQueueGet+0xb8>)
 800a904:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a908:	601a      	str	r2, [r3, #0]
 800a90a:	f3bf 8f4f 	dsb	sy
 800a90e:	f3bf 8f6f 	isb	sy
 800a912:	e01b      	b.n	800a94c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d002      	beq.n	800a920 <osMessageQueueGet+0x80>
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d103      	bne.n	800a928 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800a920:	f06f 0303 	mvn.w	r3, #3
 800a924:	61fb      	str	r3, [r7, #28]
 800a926:	e011      	b.n	800a94c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a928:	683a      	ldr	r2, [r7, #0]
 800a92a:	68b9      	ldr	r1, [r7, #8]
 800a92c:	69b8      	ldr	r0, [r7, #24]
 800a92e:	f000 fc19 	bl	800b164 <xQueueReceive>
 800a932:	4603      	mov	r3, r0
 800a934:	2b01      	cmp	r3, #1
 800a936:	d009      	beq.n	800a94c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d003      	beq.n	800a946 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800a93e:	f06f 0301 	mvn.w	r3, #1
 800a942:	61fb      	str	r3, [r7, #28]
 800a944:	e002      	b.n	800a94c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800a946:	f06f 0302 	mvn.w	r3, #2
 800a94a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a94c:	69fb      	ldr	r3, [r7, #28]
}
 800a94e:	4618      	mov	r0, r3
 800a950:	3720      	adds	r7, #32
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}
 800a956:	bf00      	nop
 800a958:	e000ed04 	.word	0xe000ed04

0800a95c <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b08a      	sub	sp, #40	@ 0x28
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 800a968:	6a3b      	ldr	r3, [r7, #32]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d102      	bne.n	800a974 <osMessageQueueGetSpace+0x18>
    space = 0U;
 800a96e:	2300      	movs	r3, #0
 800a970:	627b      	str	r3, [r7, #36]	@ 0x24
 800a972:	e023      	b.n	800a9bc <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a974:	f3ef 8305 	mrs	r3, IPSR
 800a978:	61bb      	str	r3, [r7, #24]
  return(result);
 800a97a:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d019      	beq.n	800a9b4 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a980:	f3ef 8211 	mrs	r2, BASEPRI
 800a984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a988:	f383 8811 	msr	BASEPRI, r3
 800a98c:	f3bf 8f6f 	isb	sy
 800a990:	f3bf 8f4f 	dsb	sy
 800a994:	613a      	str	r2, [r7, #16]
 800a996:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a998:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 800a99a:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 800a99c:	6a3b      	ldr	r3, [r7, #32]
 800a99e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a9a0:	6a3b      	ldr	r3, [r7, #32]
 800a9a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9a4:	1ad3      	subs	r3, r2, r3
 800a9a6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9a8:	69fb      	ldr	r3, [r7, #28]
 800a9aa:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a9b2:	e003      	b.n	800a9bc <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 800a9b4:	6a38      	ldr	r0, [r7, #32]
 800a9b6:	f000 fd39 	bl	800b42c <uxQueueSpacesAvailable>
 800a9ba:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 800a9bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3728      	adds	r7, #40	@ 0x28
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}
	...

0800a9c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a9c8:	b480      	push	{r7}
 800a9ca:	b085      	sub	sp, #20
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	60f8      	str	r0, [r7, #12]
 800a9d0:	60b9      	str	r1, [r7, #8]
 800a9d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	4a07      	ldr	r2, [pc, #28]	@ (800a9f4 <vApplicationGetIdleTaskMemory+0x2c>)
 800a9d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a9da:	68bb      	ldr	r3, [r7, #8]
 800a9dc:	4a06      	ldr	r2, [pc, #24]	@ (800a9f8 <vApplicationGetIdleTaskMemory+0x30>)
 800a9de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2280      	movs	r2, #128	@ 0x80
 800a9e4:	601a      	str	r2, [r3, #0]
}
 800a9e6:	bf00      	nop
 800a9e8:	3714      	adds	r7, #20
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f0:	4770      	bx	lr
 800a9f2:	bf00      	nop
 800a9f4:	20000278 	.word	0x20000278
 800a9f8:	20000320 	.word	0x20000320

0800a9fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a9fc:	b480      	push	{r7}
 800a9fe:	b085      	sub	sp, #20
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	60b9      	str	r1, [r7, #8]
 800aa06:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	4a07      	ldr	r2, [pc, #28]	@ (800aa28 <vApplicationGetTimerTaskMemory+0x2c>)
 800aa0c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	4a06      	ldr	r2, [pc, #24]	@ (800aa2c <vApplicationGetTimerTaskMemory+0x30>)
 800aa12:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aa1a:	601a      	str	r2, [r3, #0]
}
 800aa1c:	bf00      	nop
 800aa1e:	3714      	adds	r7, #20
 800aa20:	46bd      	mov	sp, r7
 800aa22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa26:	4770      	bx	lr
 800aa28:	20000520 	.word	0x20000520
 800aa2c:	200005c8 	.word	0x200005c8

0800aa30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	f103 0208 	add.w	r2, r3, #8
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	f04f 32ff 	mov.w	r2, #4294967295
 800aa48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f103 0208 	add.w	r2, r3, #8
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f103 0208 	add.w	r2, r3, #8
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2200      	movs	r2, #0
 800aa62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800aa64:	bf00      	nop
 800aa66:	370c      	adds	r7, #12
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6e:	4770      	bx	lr

0800aa70 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800aa70:	b480      	push	{r7}
 800aa72:	b083      	sub	sp, #12
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800aa7e:	bf00      	nop
 800aa80:	370c      	adds	r7, #12
 800aa82:	46bd      	mov	sp, r7
 800aa84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa88:	4770      	bx	lr

0800aa8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aa8a:	b480      	push	{r7}
 800aa8c:	b085      	sub	sp, #20
 800aa8e:	af00      	add	r7, sp, #0
 800aa90:	6078      	str	r0, [r7, #4]
 800aa92:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	685b      	ldr	r3, [r3, #4]
 800aa98:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	689a      	ldr	r2, [r3, #8]
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	689b      	ldr	r3, [r3, #8]
 800aaac:	683a      	ldr	r2, [r7, #0]
 800aaae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	683a      	ldr	r2, [r7, #0]
 800aab4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	687a      	ldr	r2, [r7, #4]
 800aaba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	1c5a      	adds	r2, r3, #1
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	601a      	str	r2, [r3, #0]
}
 800aac6:	bf00      	nop
 800aac8:	3714      	adds	r7, #20
 800aaca:	46bd      	mov	sp, r7
 800aacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad0:	4770      	bx	lr

0800aad2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aad2:	b480      	push	{r7}
 800aad4:	b085      	sub	sp, #20
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	6078      	str	r0, [r7, #4]
 800aada:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800aae2:	68bb      	ldr	r3, [r7, #8]
 800aae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aae8:	d103      	bne.n	800aaf2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	691b      	ldr	r3, [r3, #16]
 800aaee:	60fb      	str	r3, [r7, #12]
 800aaf0:	e00c      	b.n	800ab0c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	3308      	adds	r3, #8
 800aaf6:	60fb      	str	r3, [r7, #12]
 800aaf8:	e002      	b.n	800ab00 <vListInsert+0x2e>
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	60fb      	str	r3, [r7, #12]
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	68ba      	ldr	r2, [r7, #8]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d2f6      	bcs.n	800aafa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	685a      	ldr	r2, [r3, #4]
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	683a      	ldr	r2, [r7, #0]
 800ab1a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	68fa      	ldr	r2, [r7, #12]
 800ab20:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	683a      	ldr	r2, [r7, #0]
 800ab26:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	687a      	ldr	r2, [r7, #4]
 800ab2c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	1c5a      	adds	r2, r3, #1
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	601a      	str	r2, [r3, #0]
}
 800ab38:	bf00      	nop
 800ab3a:	3714      	adds	r7, #20
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ab44:	b480      	push	{r7}
 800ab46:	b085      	sub	sp, #20
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	691b      	ldr	r3, [r3, #16]
 800ab50:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	685b      	ldr	r3, [r3, #4]
 800ab56:	687a      	ldr	r2, [r7, #4]
 800ab58:	6892      	ldr	r2, [r2, #8]
 800ab5a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	689b      	ldr	r3, [r3, #8]
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	6852      	ldr	r2, [r2, #4]
 800ab64:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	687a      	ldr	r2, [r7, #4]
 800ab6c:	429a      	cmp	r2, r3
 800ab6e:	d103      	bne.n	800ab78 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	689a      	ldr	r2, [r3, #8]
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	1e5a      	subs	r2, r3, #1
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
}
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	3714      	adds	r7, #20
 800ab90:	46bd      	mov	sp, r7
 800ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab96:	4770      	bx	lr

0800ab98 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b084      	sub	sp, #16
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	6078      	str	r0, [r7, #4]
 800aba0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d10b      	bne.n	800abc4 <xQueueGenericReset+0x2c>
	__asm volatile
 800abac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abb0:	f383 8811 	msr	BASEPRI, r3
 800abb4:	f3bf 8f6f 	isb	sy
 800abb8:	f3bf 8f4f 	dsb	sy
 800abbc:	60bb      	str	r3, [r7, #8]
}
 800abbe:	bf00      	nop
 800abc0:	bf00      	nop
 800abc2:	e7fd      	b.n	800abc0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800abc4:	f002 f988 	bl	800ced8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	681a      	ldr	r2, [r3, #0]
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abd0:	68f9      	ldr	r1, [r7, #12]
 800abd2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800abd4:	fb01 f303 	mul.w	r3, r1, r3
 800abd8:	441a      	add	r2, r3
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	2200      	movs	r2, #0
 800abe2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	681a      	ldr	r2, [r3, #0]
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	681a      	ldr	r2, [r3, #0]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abf4:	3b01      	subs	r3, #1
 800abf6:	68f9      	ldr	r1, [r7, #12]
 800abf8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800abfa:	fb01 f303 	mul.w	r3, r1, r3
 800abfe:	441a      	add	r2, r3
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	22ff      	movs	r2, #255	@ 0xff
 800ac08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	22ff      	movs	r2, #255	@ 0xff
 800ac10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d114      	bne.n	800ac44 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	691b      	ldr	r3, [r3, #16]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d01a      	beq.n	800ac58 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	3310      	adds	r3, #16
 800ac26:	4618      	mov	r0, r3
 800ac28:	f001 fa24 	bl	800c074 <xTaskRemoveFromEventList>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d012      	beq.n	800ac58 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ac32:	4b0d      	ldr	r3, [pc, #52]	@ (800ac68 <xQueueGenericReset+0xd0>)
 800ac34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac38:	601a      	str	r2, [r3, #0]
 800ac3a:	f3bf 8f4f 	dsb	sy
 800ac3e:	f3bf 8f6f 	isb	sy
 800ac42:	e009      	b.n	800ac58 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	3310      	adds	r3, #16
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f7ff fef1 	bl	800aa30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	3324      	adds	r3, #36	@ 0x24
 800ac52:	4618      	mov	r0, r3
 800ac54:	f7ff feec 	bl	800aa30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ac58:	f002 f970 	bl	800cf3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ac5c:	2301      	movs	r3, #1
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3710      	adds	r7, #16
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}
 800ac66:	bf00      	nop
 800ac68:	e000ed04 	.word	0xe000ed04

0800ac6c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b08e      	sub	sp, #56	@ 0x38
 800ac70:	af02      	add	r7, sp, #8
 800ac72:	60f8      	str	r0, [r7, #12]
 800ac74:	60b9      	str	r1, [r7, #8]
 800ac76:	607a      	str	r2, [r7, #4]
 800ac78:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d10b      	bne.n	800ac98 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ac80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac84:	f383 8811 	msr	BASEPRI, r3
 800ac88:	f3bf 8f6f 	isb	sy
 800ac8c:	f3bf 8f4f 	dsb	sy
 800ac90:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ac92:	bf00      	nop
 800ac94:	bf00      	nop
 800ac96:	e7fd      	b.n	800ac94 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d10b      	bne.n	800acb6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ac9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aca2:	f383 8811 	msr	BASEPRI, r3
 800aca6:	f3bf 8f6f 	isb	sy
 800acaa:	f3bf 8f4f 	dsb	sy
 800acae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800acb0:	bf00      	nop
 800acb2:	bf00      	nop
 800acb4:	e7fd      	b.n	800acb2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d002      	beq.n	800acc2 <xQueueGenericCreateStatic+0x56>
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d001      	beq.n	800acc6 <xQueueGenericCreateStatic+0x5a>
 800acc2:	2301      	movs	r3, #1
 800acc4:	e000      	b.n	800acc8 <xQueueGenericCreateStatic+0x5c>
 800acc6:	2300      	movs	r3, #0
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d10b      	bne.n	800ace4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800accc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acd0:	f383 8811 	msr	BASEPRI, r3
 800acd4:	f3bf 8f6f 	isb	sy
 800acd8:	f3bf 8f4f 	dsb	sy
 800acdc:	623b      	str	r3, [r7, #32]
}
 800acde:	bf00      	nop
 800ace0:	bf00      	nop
 800ace2:	e7fd      	b.n	800ace0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d102      	bne.n	800acf0 <xQueueGenericCreateStatic+0x84>
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d101      	bne.n	800acf4 <xQueueGenericCreateStatic+0x88>
 800acf0:	2301      	movs	r3, #1
 800acf2:	e000      	b.n	800acf6 <xQueueGenericCreateStatic+0x8a>
 800acf4:	2300      	movs	r3, #0
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d10b      	bne.n	800ad12 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800acfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acfe:	f383 8811 	msr	BASEPRI, r3
 800ad02:	f3bf 8f6f 	isb	sy
 800ad06:	f3bf 8f4f 	dsb	sy
 800ad0a:	61fb      	str	r3, [r7, #28]
}
 800ad0c:	bf00      	nop
 800ad0e:	bf00      	nop
 800ad10:	e7fd      	b.n	800ad0e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ad12:	2350      	movs	r3, #80	@ 0x50
 800ad14:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	2b50      	cmp	r3, #80	@ 0x50
 800ad1a:	d00b      	beq.n	800ad34 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800ad1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad20:	f383 8811 	msr	BASEPRI, r3
 800ad24:	f3bf 8f6f 	isb	sy
 800ad28:	f3bf 8f4f 	dsb	sy
 800ad2c:	61bb      	str	r3, [r7, #24]
}
 800ad2e:	bf00      	nop
 800ad30:	bf00      	nop
 800ad32:	e7fd      	b.n	800ad30 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ad34:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800ad3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d00d      	beq.n	800ad5c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ad40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad42:	2201      	movs	r2, #1
 800ad44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ad48:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ad4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad4e:	9300      	str	r3, [sp, #0]
 800ad50:	4613      	mov	r3, r2
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	68b9      	ldr	r1, [r7, #8]
 800ad56:	68f8      	ldr	r0, [r7, #12]
 800ad58:	f000 f840 	bl	800addc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ad5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3730      	adds	r7, #48	@ 0x30
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}

0800ad66 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ad66:	b580      	push	{r7, lr}
 800ad68:	b08a      	sub	sp, #40	@ 0x28
 800ad6a:	af02      	add	r7, sp, #8
 800ad6c:	60f8      	str	r0, [r7, #12]
 800ad6e:	60b9      	str	r1, [r7, #8]
 800ad70:	4613      	mov	r3, r2
 800ad72:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d10b      	bne.n	800ad92 <xQueueGenericCreate+0x2c>
	__asm volatile
 800ad7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad7e:	f383 8811 	msr	BASEPRI, r3
 800ad82:	f3bf 8f6f 	isb	sy
 800ad86:	f3bf 8f4f 	dsb	sy
 800ad8a:	613b      	str	r3, [r7, #16]
}
 800ad8c:	bf00      	nop
 800ad8e:	bf00      	nop
 800ad90:	e7fd      	b.n	800ad8e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	68ba      	ldr	r2, [r7, #8]
 800ad96:	fb02 f303 	mul.w	r3, r2, r3
 800ad9a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ad9c:	69fb      	ldr	r3, [r7, #28]
 800ad9e:	3350      	adds	r3, #80	@ 0x50
 800ada0:	4618      	mov	r0, r3
 800ada2:	f002 f9bb 	bl	800d11c <pvPortMalloc>
 800ada6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ada8:	69bb      	ldr	r3, [r7, #24]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d011      	beq.n	800add2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800adae:	69bb      	ldr	r3, [r7, #24]
 800adb0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800adb2:	697b      	ldr	r3, [r7, #20]
 800adb4:	3350      	adds	r3, #80	@ 0x50
 800adb6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800adb8:	69bb      	ldr	r3, [r7, #24]
 800adba:	2200      	movs	r2, #0
 800adbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800adc0:	79fa      	ldrb	r2, [r7, #7]
 800adc2:	69bb      	ldr	r3, [r7, #24]
 800adc4:	9300      	str	r3, [sp, #0]
 800adc6:	4613      	mov	r3, r2
 800adc8:	697a      	ldr	r2, [r7, #20]
 800adca:	68b9      	ldr	r1, [r7, #8]
 800adcc:	68f8      	ldr	r0, [r7, #12]
 800adce:	f000 f805 	bl	800addc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800add2:	69bb      	ldr	r3, [r7, #24]
	}
 800add4:	4618      	mov	r0, r3
 800add6:	3720      	adds	r7, #32
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b084      	sub	sp, #16
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	60f8      	str	r0, [r7, #12]
 800ade4:	60b9      	str	r1, [r7, #8]
 800ade6:	607a      	str	r2, [r7, #4]
 800ade8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d103      	bne.n	800adf8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800adf0:	69bb      	ldr	r3, [r7, #24]
 800adf2:	69ba      	ldr	r2, [r7, #24]
 800adf4:	601a      	str	r2, [r3, #0]
 800adf6:	e002      	b.n	800adfe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800adf8:	69bb      	ldr	r3, [r7, #24]
 800adfa:	687a      	ldr	r2, [r7, #4]
 800adfc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	68fa      	ldr	r2, [r7, #12]
 800ae02:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ae04:	69bb      	ldr	r3, [r7, #24]
 800ae06:	68ba      	ldr	r2, [r7, #8]
 800ae08:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ae0a:	2101      	movs	r1, #1
 800ae0c:	69b8      	ldr	r0, [r7, #24]
 800ae0e:	f7ff fec3 	bl	800ab98 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ae12:	69bb      	ldr	r3, [r7, #24]
 800ae14:	78fa      	ldrb	r2, [r7, #3]
 800ae16:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ae1a:	bf00      	nop
 800ae1c:	3710      	adds	r7, #16
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bd80      	pop	{r7, pc}
	...

0800ae24 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b08e      	sub	sp, #56	@ 0x38
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	60f8      	str	r0, [r7, #12]
 800ae2c:	60b9      	str	r1, [r7, #8]
 800ae2e:	607a      	str	r2, [r7, #4]
 800ae30:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ae32:	2300      	movs	r3, #0
 800ae34:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ae3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d10b      	bne.n	800ae58 <xQueueGenericSend+0x34>
	__asm volatile
 800ae40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae44:	f383 8811 	msr	BASEPRI, r3
 800ae48:	f3bf 8f6f 	isb	sy
 800ae4c:	f3bf 8f4f 	dsb	sy
 800ae50:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ae52:	bf00      	nop
 800ae54:	bf00      	nop
 800ae56:	e7fd      	b.n	800ae54 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d103      	bne.n	800ae66 <xQueueGenericSend+0x42>
 800ae5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d101      	bne.n	800ae6a <xQueueGenericSend+0x46>
 800ae66:	2301      	movs	r3, #1
 800ae68:	e000      	b.n	800ae6c <xQueueGenericSend+0x48>
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d10b      	bne.n	800ae88 <xQueueGenericSend+0x64>
	__asm volatile
 800ae70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae74:	f383 8811 	msr	BASEPRI, r3
 800ae78:	f3bf 8f6f 	isb	sy
 800ae7c:	f3bf 8f4f 	dsb	sy
 800ae80:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ae82:	bf00      	nop
 800ae84:	bf00      	nop
 800ae86:	e7fd      	b.n	800ae84 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	2b02      	cmp	r3, #2
 800ae8c:	d103      	bne.n	800ae96 <xQueueGenericSend+0x72>
 800ae8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d101      	bne.n	800ae9a <xQueueGenericSend+0x76>
 800ae96:	2301      	movs	r3, #1
 800ae98:	e000      	b.n	800ae9c <xQueueGenericSend+0x78>
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d10b      	bne.n	800aeb8 <xQueueGenericSend+0x94>
	__asm volatile
 800aea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aea4:	f383 8811 	msr	BASEPRI, r3
 800aea8:	f3bf 8f6f 	isb	sy
 800aeac:	f3bf 8f4f 	dsb	sy
 800aeb0:	623b      	str	r3, [r7, #32]
}
 800aeb2:	bf00      	nop
 800aeb4:	bf00      	nop
 800aeb6:	e7fd      	b.n	800aeb4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aeb8:	f001 faa2 	bl	800c400 <xTaskGetSchedulerState>
 800aebc:	4603      	mov	r3, r0
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d102      	bne.n	800aec8 <xQueueGenericSend+0xa4>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d101      	bne.n	800aecc <xQueueGenericSend+0xa8>
 800aec8:	2301      	movs	r3, #1
 800aeca:	e000      	b.n	800aece <xQueueGenericSend+0xaa>
 800aecc:	2300      	movs	r3, #0
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d10b      	bne.n	800aeea <xQueueGenericSend+0xc6>
	__asm volatile
 800aed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed6:	f383 8811 	msr	BASEPRI, r3
 800aeda:	f3bf 8f6f 	isb	sy
 800aede:	f3bf 8f4f 	dsb	sy
 800aee2:	61fb      	str	r3, [r7, #28]
}
 800aee4:	bf00      	nop
 800aee6:	bf00      	nop
 800aee8:	e7fd      	b.n	800aee6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aeea:	f001 fff5 	bl	800ced8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aeee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aef6:	429a      	cmp	r2, r3
 800aef8:	d302      	bcc.n	800af00 <xQueueGenericSend+0xdc>
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	2b02      	cmp	r3, #2
 800aefe:	d129      	bne.n	800af54 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800af00:	683a      	ldr	r2, [r7, #0]
 800af02:	68b9      	ldr	r1, [r7, #8]
 800af04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800af06:	f000 fab5 	bl	800b474 <prvCopyDataToQueue>
 800af0a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af10:	2b00      	cmp	r3, #0
 800af12:	d010      	beq.n	800af36 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af16:	3324      	adds	r3, #36	@ 0x24
 800af18:	4618      	mov	r0, r3
 800af1a:	f001 f8ab 	bl	800c074 <xTaskRemoveFromEventList>
 800af1e:	4603      	mov	r3, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d013      	beq.n	800af4c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800af24:	4b3f      	ldr	r3, [pc, #252]	@ (800b024 <xQueueGenericSend+0x200>)
 800af26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af2a:	601a      	str	r2, [r3, #0]
 800af2c:	f3bf 8f4f 	dsb	sy
 800af30:	f3bf 8f6f 	isb	sy
 800af34:	e00a      	b.n	800af4c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800af36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d007      	beq.n	800af4c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800af3c:	4b39      	ldr	r3, [pc, #228]	@ (800b024 <xQueueGenericSend+0x200>)
 800af3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af42:	601a      	str	r2, [r3, #0]
 800af44:	f3bf 8f4f 	dsb	sy
 800af48:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800af4c:	f001 fff6 	bl	800cf3c <vPortExitCritical>
				return pdPASS;
 800af50:	2301      	movs	r3, #1
 800af52:	e063      	b.n	800b01c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d103      	bne.n	800af62 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800af5a:	f001 ffef 	bl	800cf3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800af5e:	2300      	movs	r3, #0
 800af60:	e05c      	b.n	800b01c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af64:	2b00      	cmp	r3, #0
 800af66:	d106      	bne.n	800af76 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af68:	f107 0314 	add.w	r3, r7, #20
 800af6c:	4618      	mov	r0, r3
 800af6e:	f001 f8e5 	bl	800c13c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af72:	2301      	movs	r3, #1
 800af74:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af76:	f001 ffe1 	bl	800cf3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af7a:	f000 fe4d 	bl	800bc18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af7e:	f001 ffab 	bl	800ced8 <vPortEnterCritical>
 800af82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af88:	b25b      	sxtb	r3, r3
 800af8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af8e:	d103      	bne.n	800af98 <xQueueGenericSend+0x174>
 800af90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af92:	2200      	movs	r2, #0
 800af94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800af98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800af9e:	b25b      	sxtb	r3, r3
 800afa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afa4:	d103      	bne.n	800afae <xQueueGenericSend+0x18a>
 800afa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afa8:	2200      	movs	r2, #0
 800afaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800afae:	f001 ffc5 	bl	800cf3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800afb2:	1d3a      	adds	r2, r7, #4
 800afb4:	f107 0314 	add.w	r3, r7, #20
 800afb8:	4611      	mov	r1, r2
 800afba:	4618      	mov	r0, r3
 800afbc:	f001 f8d4 	bl	800c168 <xTaskCheckForTimeOut>
 800afc0:	4603      	mov	r3, r0
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d124      	bne.n	800b010 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800afc6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800afc8:	f000 fb4c 	bl	800b664 <prvIsQueueFull>
 800afcc:	4603      	mov	r3, r0
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d018      	beq.n	800b004 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800afd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afd4:	3310      	adds	r3, #16
 800afd6:	687a      	ldr	r2, [r7, #4]
 800afd8:	4611      	mov	r1, r2
 800afda:	4618      	mov	r0, r3
 800afdc:	f000 fff8 	bl	800bfd0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800afe0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800afe2:	f000 fad7 	bl	800b594 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800afe6:	f000 fe25 	bl	800bc34 <xTaskResumeAll>
 800afea:	4603      	mov	r3, r0
 800afec:	2b00      	cmp	r3, #0
 800afee:	f47f af7c 	bne.w	800aeea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800aff2:	4b0c      	ldr	r3, [pc, #48]	@ (800b024 <xQueueGenericSend+0x200>)
 800aff4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aff8:	601a      	str	r2, [r3, #0]
 800affa:	f3bf 8f4f 	dsb	sy
 800affe:	f3bf 8f6f 	isb	sy
 800b002:	e772      	b.n	800aeea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b004:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b006:	f000 fac5 	bl	800b594 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b00a:	f000 fe13 	bl	800bc34 <xTaskResumeAll>
 800b00e:	e76c      	b.n	800aeea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b010:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b012:	f000 fabf 	bl	800b594 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b016:	f000 fe0d 	bl	800bc34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b01a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3738      	adds	r7, #56	@ 0x38
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}
 800b024:	e000ed04 	.word	0xe000ed04

0800b028 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b090      	sub	sp, #64	@ 0x40
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	60f8      	str	r0, [r7, #12]
 800b030:	60b9      	str	r1, [r7, #8]
 800b032:	607a      	str	r2, [r7, #4]
 800b034:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b03a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d10b      	bne.n	800b058 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b044:	f383 8811 	msr	BASEPRI, r3
 800b048:	f3bf 8f6f 	isb	sy
 800b04c:	f3bf 8f4f 	dsb	sy
 800b050:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b052:	bf00      	nop
 800b054:	bf00      	nop
 800b056:	e7fd      	b.n	800b054 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d103      	bne.n	800b066 <xQueueGenericSendFromISR+0x3e>
 800b05e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b062:	2b00      	cmp	r3, #0
 800b064:	d101      	bne.n	800b06a <xQueueGenericSendFromISR+0x42>
 800b066:	2301      	movs	r3, #1
 800b068:	e000      	b.n	800b06c <xQueueGenericSendFromISR+0x44>
 800b06a:	2300      	movs	r3, #0
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d10b      	bne.n	800b088 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b074:	f383 8811 	msr	BASEPRI, r3
 800b078:	f3bf 8f6f 	isb	sy
 800b07c:	f3bf 8f4f 	dsb	sy
 800b080:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b082:	bf00      	nop
 800b084:	bf00      	nop
 800b086:	e7fd      	b.n	800b084 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	2b02      	cmp	r3, #2
 800b08c:	d103      	bne.n	800b096 <xQueueGenericSendFromISR+0x6e>
 800b08e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b092:	2b01      	cmp	r3, #1
 800b094:	d101      	bne.n	800b09a <xQueueGenericSendFromISR+0x72>
 800b096:	2301      	movs	r3, #1
 800b098:	e000      	b.n	800b09c <xQueueGenericSendFromISR+0x74>
 800b09a:	2300      	movs	r3, #0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d10b      	bne.n	800b0b8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b0a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0a4:	f383 8811 	msr	BASEPRI, r3
 800b0a8:	f3bf 8f6f 	isb	sy
 800b0ac:	f3bf 8f4f 	dsb	sy
 800b0b0:	623b      	str	r3, [r7, #32]
}
 800b0b2:	bf00      	nop
 800b0b4:	bf00      	nop
 800b0b6:	e7fd      	b.n	800b0b4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b0b8:	f001 ffee 	bl	800d098 <vPortValidateInterruptPriority>
	__asm volatile
 800b0bc:	f3ef 8211 	mrs	r2, BASEPRI
 800b0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c4:	f383 8811 	msr	BASEPRI, r3
 800b0c8:	f3bf 8f6f 	isb	sy
 800b0cc:	f3bf 8f4f 	dsb	sy
 800b0d0:	61fa      	str	r2, [r7, #28]
 800b0d2:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800b0d4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b0d6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b0d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b0dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	d302      	bcc.n	800b0ea <xQueueGenericSendFromISR+0xc2>
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	2b02      	cmp	r3, #2
 800b0e8:	d12f      	bne.n	800b14a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b0ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b0f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b0f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b0fa:	683a      	ldr	r2, [r7, #0]
 800b0fc:	68b9      	ldr	r1, [r7, #8]
 800b0fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b100:	f000 f9b8 	bl	800b474 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b104:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b10c:	d112      	bne.n	800b134 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b10e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b112:	2b00      	cmp	r3, #0
 800b114:	d016      	beq.n	800b144 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b118:	3324      	adds	r3, #36	@ 0x24
 800b11a:	4618      	mov	r0, r3
 800b11c:	f000 ffaa 	bl	800c074 <xTaskRemoveFromEventList>
 800b120:	4603      	mov	r3, r0
 800b122:	2b00      	cmp	r3, #0
 800b124:	d00e      	beq.n	800b144 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d00b      	beq.n	800b144 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	2201      	movs	r2, #1
 800b130:	601a      	str	r2, [r3, #0]
 800b132:	e007      	b.n	800b144 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b134:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b138:	3301      	adds	r3, #1
 800b13a:	b2db      	uxtb	r3, r3
 800b13c:	b25a      	sxtb	r2, r3
 800b13e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b140:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b144:	2301      	movs	r3, #1
 800b146:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b148:	e001      	b.n	800b14e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b14a:	2300      	movs	r3, #0
 800b14c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b14e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b150:	617b      	str	r3, [r7, #20]
	__asm volatile
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	f383 8811 	msr	BASEPRI, r3
}
 800b158:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b15a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	3740      	adds	r7, #64	@ 0x40
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}

0800b164 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b08c      	sub	sp, #48	@ 0x30
 800b168:	af00      	add	r7, sp, #0
 800b16a:	60f8      	str	r0, [r7, #12]
 800b16c:	60b9      	str	r1, [r7, #8]
 800b16e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b170:	2300      	movs	r3, #0
 800b172:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d10b      	bne.n	800b196 <xQueueReceive+0x32>
	__asm volatile
 800b17e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b182:	f383 8811 	msr	BASEPRI, r3
 800b186:	f3bf 8f6f 	isb	sy
 800b18a:	f3bf 8f4f 	dsb	sy
 800b18e:	623b      	str	r3, [r7, #32]
}
 800b190:	bf00      	nop
 800b192:	bf00      	nop
 800b194:	e7fd      	b.n	800b192 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b196:	68bb      	ldr	r3, [r7, #8]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d103      	bne.n	800b1a4 <xQueueReceive+0x40>
 800b19c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b19e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d101      	bne.n	800b1a8 <xQueueReceive+0x44>
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	e000      	b.n	800b1aa <xQueueReceive+0x46>
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d10b      	bne.n	800b1c6 <xQueueReceive+0x62>
	__asm volatile
 800b1ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1b2:	f383 8811 	msr	BASEPRI, r3
 800b1b6:	f3bf 8f6f 	isb	sy
 800b1ba:	f3bf 8f4f 	dsb	sy
 800b1be:	61fb      	str	r3, [r7, #28]
}
 800b1c0:	bf00      	nop
 800b1c2:	bf00      	nop
 800b1c4:	e7fd      	b.n	800b1c2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b1c6:	f001 f91b 	bl	800c400 <xTaskGetSchedulerState>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d102      	bne.n	800b1d6 <xQueueReceive+0x72>
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d101      	bne.n	800b1da <xQueueReceive+0x76>
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	e000      	b.n	800b1dc <xQueueReceive+0x78>
 800b1da:	2300      	movs	r3, #0
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d10b      	bne.n	800b1f8 <xQueueReceive+0x94>
	__asm volatile
 800b1e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1e4:	f383 8811 	msr	BASEPRI, r3
 800b1e8:	f3bf 8f6f 	isb	sy
 800b1ec:	f3bf 8f4f 	dsb	sy
 800b1f0:	61bb      	str	r3, [r7, #24]
}
 800b1f2:	bf00      	nop
 800b1f4:	bf00      	nop
 800b1f6:	e7fd      	b.n	800b1f4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b1f8:	f001 fe6e 	bl	800ced8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b1fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b200:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b204:	2b00      	cmp	r3, #0
 800b206:	d01f      	beq.n	800b248 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b208:	68b9      	ldr	r1, [r7, #8]
 800b20a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b20c:	f000 f99c 	bl	800b548 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b212:	1e5a      	subs	r2, r3, #1
 800b214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b216:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b21a:	691b      	ldr	r3, [r3, #16]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d00f      	beq.n	800b240 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b222:	3310      	adds	r3, #16
 800b224:	4618      	mov	r0, r3
 800b226:	f000 ff25 	bl	800c074 <xTaskRemoveFromEventList>
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d007      	beq.n	800b240 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b230:	4b3c      	ldr	r3, [pc, #240]	@ (800b324 <xQueueReceive+0x1c0>)
 800b232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b236:	601a      	str	r2, [r3, #0]
 800b238:	f3bf 8f4f 	dsb	sy
 800b23c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b240:	f001 fe7c 	bl	800cf3c <vPortExitCritical>
				return pdPASS;
 800b244:	2301      	movs	r3, #1
 800b246:	e069      	b.n	800b31c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d103      	bne.n	800b256 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b24e:	f001 fe75 	bl	800cf3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b252:	2300      	movs	r3, #0
 800b254:	e062      	b.n	800b31c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d106      	bne.n	800b26a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b25c:	f107 0310 	add.w	r3, r7, #16
 800b260:	4618      	mov	r0, r3
 800b262:	f000 ff6b 	bl	800c13c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b266:	2301      	movs	r3, #1
 800b268:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b26a:	f001 fe67 	bl	800cf3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b26e:	f000 fcd3 	bl	800bc18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b272:	f001 fe31 	bl	800ced8 <vPortEnterCritical>
 800b276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b278:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b27c:	b25b      	sxtb	r3, r3
 800b27e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b282:	d103      	bne.n	800b28c <xQueueReceive+0x128>
 800b284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b286:	2200      	movs	r2, #0
 800b288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b28c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b28e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b292:	b25b      	sxtb	r3, r3
 800b294:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b298:	d103      	bne.n	800b2a2 <xQueueReceive+0x13e>
 800b29a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b29c:	2200      	movs	r2, #0
 800b29e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b2a2:	f001 fe4b 	bl	800cf3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b2a6:	1d3a      	adds	r2, r7, #4
 800b2a8:	f107 0310 	add.w	r3, r7, #16
 800b2ac:	4611      	mov	r1, r2
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f000 ff5a 	bl	800c168 <xTaskCheckForTimeOut>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d123      	bne.n	800b302 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b2ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b2bc:	f000 f9bc 	bl	800b638 <prvIsQueueEmpty>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d017      	beq.n	800b2f6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b2c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c8:	3324      	adds	r3, #36	@ 0x24
 800b2ca:	687a      	ldr	r2, [r7, #4]
 800b2cc:	4611      	mov	r1, r2
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	f000 fe7e 	bl	800bfd0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b2d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b2d6:	f000 f95d 	bl	800b594 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b2da:	f000 fcab 	bl	800bc34 <xTaskResumeAll>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d189      	bne.n	800b1f8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b2e4:	4b0f      	ldr	r3, [pc, #60]	@ (800b324 <xQueueReceive+0x1c0>)
 800b2e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2ea:	601a      	str	r2, [r3, #0]
 800b2ec:	f3bf 8f4f 	dsb	sy
 800b2f0:	f3bf 8f6f 	isb	sy
 800b2f4:	e780      	b.n	800b1f8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b2f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b2f8:	f000 f94c 	bl	800b594 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b2fc:	f000 fc9a 	bl	800bc34 <xTaskResumeAll>
 800b300:	e77a      	b.n	800b1f8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b302:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b304:	f000 f946 	bl	800b594 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b308:	f000 fc94 	bl	800bc34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b30c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b30e:	f000 f993 	bl	800b638 <prvIsQueueEmpty>
 800b312:	4603      	mov	r3, r0
 800b314:	2b00      	cmp	r3, #0
 800b316:	f43f af6f 	beq.w	800b1f8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b31a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b31c:	4618      	mov	r0, r3
 800b31e:	3730      	adds	r7, #48	@ 0x30
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}
 800b324:	e000ed04 	.word	0xe000ed04

0800b328 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b08e      	sub	sp, #56	@ 0x38
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	60f8      	str	r0, [r7, #12]
 800b330:	60b9      	str	r1, [r7, #8]
 800b332:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d10b      	bne.n	800b356 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800b33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b342:	f383 8811 	msr	BASEPRI, r3
 800b346:	f3bf 8f6f 	isb	sy
 800b34a:	f3bf 8f4f 	dsb	sy
 800b34e:	623b      	str	r3, [r7, #32]
}
 800b350:	bf00      	nop
 800b352:	bf00      	nop
 800b354:	e7fd      	b.n	800b352 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d103      	bne.n	800b364 <xQueueReceiveFromISR+0x3c>
 800b35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b35e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b360:	2b00      	cmp	r3, #0
 800b362:	d101      	bne.n	800b368 <xQueueReceiveFromISR+0x40>
 800b364:	2301      	movs	r3, #1
 800b366:	e000      	b.n	800b36a <xQueueReceiveFromISR+0x42>
 800b368:	2300      	movs	r3, #0
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d10b      	bne.n	800b386 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800b36e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b372:	f383 8811 	msr	BASEPRI, r3
 800b376:	f3bf 8f6f 	isb	sy
 800b37a:	f3bf 8f4f 	dsb	sy
 800b37e:	61fb      	str	r3, [r7, #28]
}
 800b380:	bf00      	nop
 800b382:	bf00      	nop
 800b384:	e7fd      	b.n	800b382 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b386:	f001 fe87 	bl	800d098 <vPortValidateInterruptPriority>
	__asm volatile
 800b38a:	f3ef 8211 	mrs	r2, BASEPRI
 800b38e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b392:	f383 8811 	msr	BASEPRI, r3
 800b396:	f3bf 8f6f 	isb	sy
 800b39a:	f3bf 8f4f 	dsb	sy
 800b39e:	61ba      	str	r2, [r7, #24]
 800b3a0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b3a2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b3a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3aa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b3ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d02f      	beq.n	800b412 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b3b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b3bc:	68b9      	ldr	r1, [r7, #8]
 800b3be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b3c0:	f000 f8c2 	bl	800b548 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b3c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3c6:	1e5a      	subs	r2, r3, #1
 800b3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ca:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b3cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b3d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3d4:	d112      	bne.n	800b3fc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d8:	691b      	ldr	r3, [r3, #16]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d016      	beq.n	800b40c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e0:	3310      	adds	r3, #16
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f000 fe46 	bl	800c074 <xTaskRemoveFromEventList>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d00e      	beq.n	800b40c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d00b      	beq.n	800b40c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2201      	movs	r2, #1
 800b3f8:	601a      	str	r2, [r3, #0]
 800b3fa:	e007      	b.n	800b40c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b3fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b400:	3301      	adds	r3, #1
 800b402:	b2db      	uxtb	r3, r3
 800b404:	b25a      	sxtb	r2, r3
 800b406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b408:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800b40c:	2301      	movs	r3, #1
 800b40e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b410:	e001      	b.n	800b416 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800b412:	2300      	movs	r3, #0
 800b414:	637b      	str	r3, [r7, #52]	@ 0x34
 800b416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b418:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	f383 8811 	msr	BASEPRI, r3
}
 800b420:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b424:	4618      	mov	r0, r3
 800b426:	3738      	adds	r7, #56	@ 0x38
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b086      	sub	sp, #24
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d10b      	bne.n	800b456 <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 800b43e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b442:	f383 8811 	msr	BASEPRI, r3
 800b446:	f3bf 8f6f 	isb	sy
 800b44a:	f3bf 8f4f 	dsb	sy
 800b44e:	60fb      	str	r3, [r7, #12]
}
 800b450:	bf00      	nop
 800b452:	bf00      	nop
 800b454:	e7fd      	b.n	800b452 <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800b456:	f001 fd3f 	bl	800ced8 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800b45a:	697b      	ldr	r3, [r7, #20]
 800b45c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b462:	1ad3      	subs	r3, r2, r3
 800b464:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800b466:	f001 fd69 	bl	800cf3c <vPortExitCritical>

	return uxReturn;
 800b46a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800b46c:	4618      	mov	r0, r3
 800b46e:	3718      	adds	r7, #24
 800b470:	46bd      	mov	sp, r7
 800b472:	bd80      	pop	{r7, pc}

0800b474 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b086      	sub	sp, #24
 800b478:	af00      	add	r7, sp, #0
 800b47a:	60f8      	str	r0, [r7, #12]
 800b47c:	60b9      	str	r1, [r7, #8]
 800b47e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b480:	2300      	movs	r3, #0
 800b482:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b488:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d10d      	bne.n	800b4ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d14d      	bne.n	800b536 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	689b      	ldr	r3, [r3, #8]
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f000 ffcc 	bl	800c43c <xTaskPriorityDisinherit>
 800b4a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	609a      	str	r2, [r3, #8]
 800b4ac:	e043      	b.n	800b536 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d119      	bne.n	800b4e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	6858      	ldr	r0, [r3, #4]
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4bc:	461a      	mov	r2, r3
 800b4be:	68b9      	ldr	r1, [r7, #8]
 800b4c0:	f002 fc6c 	bl	800dd9c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	685a      	ldr	r2, [r3, #4]
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4cc:	441a      	add	r2, r3
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	685a      	ldr	r2, [r3, #4]
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	429a      	cmp	r2, r3
 800b4dc:	d32b      	bcc.n	800b536 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	681a      	ldr	r2, [r3, #0]
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	605a      	str	r2, [r3, #4]
 800b4e6:	e026      	b.n	800b536 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	68d8      	ldr	r0, [r3, #12]
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4f0:	461a      	mov	r2, r3
 800b4f2:	68b9      	ldr	r1, [r7, #8]
 800b4f4:	f002 fc52 	bl	800dd9c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	68da      	ldr	r2, [r3, #12]
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b500:	425b      	negs	r3, r3
 800b502:	441a      	add	r2, r3
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	68da      	ldr	r2, [r3, #12]
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	429a      	cmp	r2, r3
 800b512:	d207      	bcs.n	800b524 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	689a      	ldr	r2, [r3, #8]
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b51c:	425b      	negs	r3, r3
 800b51e:	441a      	add	r2, r3
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	2b02      	cmp	r3, #2
 800b528:	d105      	bne.n	800b536 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b52a:	693b      	ldr	r3, [r7, #16]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d002      	beq.n	800b536 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b530:	693b      	ldr	r3, [r7, #16]
 800b532:	3b01      	subs	r3, #1
 800b534:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	1c5a      	adds	r2, r3, #1
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b53e:	697b      	ldr	r3, [r7, #20]
}
 800b540:	4618      	mov	r0, r3
 800b542:	3718      	adds	r7, #24
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}

0800b548 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b082      	sub	sp, #8
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b556:	2b00      	cmp	r3, #0
 800b558:	d018      	beq.n	800b58c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	68da      	ldr	r2, [r3, #12]
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b562:	441a      	add	r2, r3
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	68da      	ldr	r2, [r3, #12]
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	689b      	ldr	r3, [r3, #8]
 800b570:	429a      	cmp	r2, r3
 800b572:	d303      	bcc.n	800b57c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681a      	ldr	r2, [r3, #0]
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	68d9      	ldr	r1, [r3, #12]
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b584:	461a      	mov	r2, r3
 800b586:	6838      	ldr	r0, [r7, #0]
 800b588:	f002 fc08 	bl	800dd9c <memcpy>
	}
}
 800b58c:	bf00      	nop
 800b58e:	3708      	adds	r7, #8
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}

0800b594 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b084      	sub	sp, #16
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b59c:	f001 fc9c 	bl	800ced8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b5a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5a8:	e011      	b.n	800b5ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d012      	beq.n	800b5d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	3324      	adds	r3, #36	@ 0x24
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	f000 fd5c 	bl	800c074 <xTaskRemoveFromEventList>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d001      	beq.n	800b5c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b5c2:	f000 fe35 	bl	800c230 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b5c6:	7bfb      	ldrb	r3, [r7, #15]
 800b5c8:	3b01      	subs	r3, #1
 800b5ca:	b2db      	uxtb	r3, r3
 800b5cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	dce9      	bgt.n	800b5aa <prvUnlockQueue+0x16>
 800b5d6:	e000      	b.n	800b5da <prvUnlockQueue+0x46>
					break;
 800b5d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	22ff      	movs	r2, #255	@ 0xff
 800b5de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b5e2:	f001 fcab 	bl	800cf3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b5e6:	f001 fc77 	bl	800ced8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b5f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b5f2:	e011      	b.n	800b618 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	691b      	ldr	r3, [r3, #16]
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d012      	beq.n	800b622 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	3310      	adds	r3, #16
 800b600:	4618      	mov	r0, r3
 800b602:	f000 fd37 	bl	800c074 <xTaskRemoveFromEventList>
 800b606:	4603      	mov	r3, r0
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d001      	beq.n	800b610 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b60c:	f000 fe10 	bl	800c230 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b610:	7bbb      	ldrb	r3, [r7, #14]
 800b612:	3b01      	subs	r3, #1
 800b614:	b2db      	uxtb	r3, r3
 800b616:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b618:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	dce9      	bgt.n	800b5f4 <prvUnlockQueue+0x60>
 800b620:	e000      	b.n	800b624 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b622:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	22ff      	movs	r2, #255	@ 0xff
 800b628:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b62c:	f001 fc86 	bl	800cf3c <vPortExitCritical>
}
 800b630:	bf00      	nop
 800b632:	3710      	adds	r7, #16
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b084      	sub	sp, #16
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b640:	f001 fc4a 	bl	800ced8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d102      	bne.n	800b652 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b64c:	2301      	movs	r3, #1
 800b64e:	60fb      	str	r3, [r7, #12]
 800b650:	e001      	b.n	800b656 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b652:	2300      	movs	r3, #0
 800b654:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b656:	f001 fc71 	bl	800cf3c <vPortExitCritical>

	return xReturn;
 800b65a:	68fb      	ldr	r3, [r7, #12]
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3710      	adds	r7, #16
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}

0800b664 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b66c:	f001 fc34 	bl	800ced8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b678:	429a      	cmp	r2, r3
 800b67a:	d102      	bne.n	800b682 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b67c:	2301      	movs	r3, #1
 800b67e:	60fb      	str	r3, [r7, #12]
 800b680:	e001      	b.n	800b686 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b682:	2300      	movs	r3, #0
 800b684:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b686:	f001 fc59 	bl	800cf3c <vPortExitCritical>

	return xReturn;
 800b68a:	68fb      	ldr	r3, [r7, #12]
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	3710      	adds	r7, #16
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}

0800b694 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b694:	b480      	push	{r7}
 800b696:	b085      	sub	sp, #20
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b69e:	2300      	movs	r3, #0
 800b6a0:	60fb      	str	r3, [r7, #12]
 800b6a2:	e014      	b.n	800b6ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b6a4:	4a0f      	ldr	r2, [pc, #60]	@ (800b6e4 <vQueueAddToRegistry+0x50>)
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d10b      	bne.n	800b6c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b6b0:	490c      	ldr	r1, [pc, #48]	@ (800b6e4 <vQueueAddToRegistry+0x50>)
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	683a      	ldr	r2, [r7, #0]
 800b6b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b6ba:	4a0a      	ldr	r2, [pc, #40]	@ (800b6e4 <vQueueAddToRegistry+0x50>)
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	00db      	lsls	r3, r3, #3
 800b6c0:	4413      	add	r3, r2
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b6c6:	e006      	b.n	800b6d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	3301      	adds	r3, #1
 800b6cc:	60fb      	str	r3, [r7, #12]
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	2b07      	cmp	r3, #7
 800b6d2:	d9e7      	bls.n	800b6a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b6d4:	bf00      	nop
 800b6d6:	bf00      	nop
 800b6d8:	3714      	adds	r7, #20
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr
 800b6e2:	bf00      	nop
 800b6e4:	200009c8 	.word	0x200009c8

0800b6e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b086      	sub	sp, #24
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	60f8      	str	r0, [r7, #12]
 800b6f0:	60b9      	str	r1, [r7, #8]
 800b6f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b6f8:	f001 fbee 	bl	800ced8 <vPortEnterCritical>
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b702:	b25b      	sxtb	r3, r3
 800b704:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b708:	d103      	bne.n	800b712 <vQueueWaitForMessageRestricted+0x2a>
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	2200      	movs	r2, #0
 800b70e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b718:	b25b      	sxtb	r3, r3
 800b71a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b71e:	d103      	bne.n	800b728 <vQueueWaitForMessageRestricted+0x40>
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	2200      	movs	r2, #0
 800b724:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b728:	f001 fc08 	bl	800cf3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b72c:	697b      	ldr	r3, [r7, #20]
 800b72e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b730:	2b00      	cmp	r3, #0
 800b732:	d106      	bne.n	800b742 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b734:	697b      	ldr	r3, [r7, #20]
 800b736:	3324      	adds	r3, #36	@ 0x24
 800b738:	687a      	ldr	r2, [r7, #4]
 800b73a:	68b9      	ldr	r1, [r7, #8]
 800b73c:	4618      	mov	r0, r3
 800b73e:	f000 fc6d 	bl	800c01c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b742:	6978      	ldr	r0, [r7, #20]
 800b744:	f7ff ff26 	bl	800b594 <prvUnlockQueue>
	}
 800b748:	bf00      	nop
 800b74a:	3718      	adds	r7, #24
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}

0800b750 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b750:	b580      	push	{r7, lr}
 800b752:	b08e      	sub	sp, #56	@ 0x38
 800b754:	af04      	add	r7, sp, #16
 800b756:	60f8      	str	r0, [r7, #12]
 800b758:	60b9      	str	r1, [r7, #8]
 800b75a:	607a      	str	r2, [r7, #4]
 800b75c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b75e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b760:	2b00      	cmp	r3, #0
 800b762:	d10b      	bne.n	800b77c <xTaskCreateStatic+0x2c>
	__asm volatile
 800b764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b768:	f383 8811 	msr	BASEPRI, r3
 800b76c:	f3bf 8f6f 	isb	sy
 800b770:	f3bf 8f4f 	dsb	sy
 800b774:	623b      	str	r3, [r7, #32]
}
 800b776:	bf00      	nop
 800b778:	bf00      	nop
 800b77a:	e7fd      	b.n	800b778 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d10b      	bne.n	800b79a <xTaskCreateStatic+0x4a>
	__asm volatile
 800b782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b786:	f383 8811 	msr	BASEPRI, r3
 800b78a:	f3bf 8f6f 	isb	sy
 800b78e:	f3bf 8f4f 	dsb	sy
 800b792:	61fb      	str	r3, [r7, #28]
}
 800b794:	bf00      	nop
 800b796:	bf00      	nop
 800b798:	e7fd      	b.n	800b796 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b79a:	23a8      	movs	r3, #168	@ 0xa8
 800b79c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	2ba8      	cmp	r3, #168	@ 0xa8
 800b7a2:	d00b      	beq.n	800b7bc <xTaskCreateStatic+0x6c>
	__asm volatile
 800b7a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7a8:	f383 8811 	msr	BASEPRI, r3
 800b7ac:	f3bf 8f6f 	isb	sy
 800b7b0:	f3bf 8f4f 	dsb	sy
 800b7b4:	61bb      	str	r3, [r7, #24]
}
 800b7b6:	bf00      	nop
 800b7b8:	bf00      	nop
 800b7ba:	e7fd      	b.n	800b7b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b7bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b7be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d01e      	beq.n	800b802 <xTaskCreateStatic+0xb2>
 800b7c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d01b      	beq.n	800b802 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b7ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b7d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b7d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d6:	2202      	movs	r2, #2
 800b7d8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b7dc:	2300      	movs	r3, #0
 800b7de:	9303      	str	r3, [sp, #12]
 800b7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7e2:	9302      	str	r3, [sp, #8]
 800b7e4:	f107 0314 	add.w	r3, r7, #20
 800b7e8:	9301      	str	r3, [sp, #4]
 800b7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ec:	9300      	str	r3, [sp, #0]
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	687a      	ldr	r2, [r7, #4]
 800b7f2:	68b9      	ldr	r1, [r7, #8]
 800b7f4:	68f8      	ldr	r0, [r7, #12]
 800b7f6:	f000 f851 	bl	800b89c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b7fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b7fc:	f000 f8f6 	bl	800b9ec <prvAddNewTaskToReadyList>
 800b800:	e001      	b.n	800b806 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b802:	2300      	movs	r3, #0
 800b804:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b806:	697b      	ldr	r3, [r7, #20]
	}
 800b808:	4618      	mov	r0, r3
 800b80a:	3728      	adds	r7, #40	@ 0x28
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b810:	b580      	push	{r7, lr}
 800b812:	b08c      	sub	sp, #48	@ 0x30
 800b814:	af04      	add	r7, sp, #16
 800b816:	60f8      	str	r0, [r7, #12]
 800b818:	60b9      	str	r1, [r7, #8]
 800b81a:	603b      	str	r3, [r7, #0]
 800b81c:	4613      	mov	r3, r2
 800b81e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b820:	88fb      	ldrh	r3, [r7, #6]
 800b822:	009b      	lsls	r3, r3, #2
 800b824:	4618      	mov	r0, r3
 800b826:	f001 fc79 	bl	800d11c <pvPortMalloc>
 800b82a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d00e      	beq.n	800b850 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b832:	20a8      	movs	r0, #168	@ 0xa8
 800b834:	f001 fc72 	bl	800d11c <pvPortMalloc>
 800b838:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b83a:	69fb      	ldr	r3, [r7, #28]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d003      	beq.n	800b848 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b840:	69fb      	ldr	r3, [r7, #28]
 800b842:	697a      	ldr	r2, [r7, #20]
 800b844:	631a      	str	r2, [r3, #48]	@ 0x30
 800b846:	e005      	b.n	800b854 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b848:	6978      	ldr	r0, [r7, #20]
 800b84a:	f001 fd35 	bl	800d2b8 <vPortFree>
 800b84e:	e001      	b.n	800b854 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b850:	2300      	movs	r3, #0
 800b852:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b854:	69fb      	ldr	r3, [r7, #28]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d017      	beq.n	800b88a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b85a:	69fb      	ldr	r3, [r7, #28]
 800b85c:	2200      	movs	r2, #0
 800b85e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b862:	88fa      	ldrh	r2, [r7, #6]
 800b864:	2300      	movs	r3, #0
 800b866:	9303      	str	r3, [sp, #12]
 800b868:	69fb      	ldr	r3, [r7, #28]
 800b86a:	9302      	str	r3, [sp, #8]
 800b86c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b86e:	9301      	str	r3, [sp, #4]
 800b870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	68b9      	ldr	r1, [r7, #8]
 800b878:	68f8      	ldr	r0, [r7, #12]
 800b87a:	f000 f80f 	bl	800b89c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b87e:	69f8      	ldr	r0, [r7, #28]
 800b880:	f000 f8b4 	bl	800b9ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b884:	2301      	movs	r3, #1
 800b886:	61bb      	str	r3, [r7, #24]
 800b888:	e002      	b.n	800b890 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b88a:	f04f 33ff 	mov.w	r3, #4294967295
 800b88e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b890:	69bb      	ldr	r3, [r7, #24]
	}
 800b892:	4618      	mov	r0, r3
 800b894:	3720      	adds	r7, #32
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}
	...

0800b89c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b088      	sub	sp, #32
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	60f8      	str	r0, [r7, #12]
 800b8a4:	60b9      	str	r1, [r7, #8]
 800b8a6:	607a      	str	r2, [r7, #4]
 800b8a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	009b      	lsls	r3, r3, #2
 800b8b2:	461a      	mov	r2, r3
 800b8b4:	21a5      	movs	r1, #165	@ 0xa5
 800b8b6:	f002 f9cf 	bl	800dc58 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b8ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b8c4:	3b01      	subs	r3, #1
 800b8c6:	009b      	lsls	r3, r3, #2
 800b8c8:	4413      	add	r3, r2
 800b8ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b8cc:	69bb      	ldr	r3, [r7, #24]
 800b8ce:	f023 0307 	bic.w	r3, r3, #7
 800b8d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b8d4:	69bb      	ldr	r3, [r7, #24]
 800b8d6:	f003 0307 	and.w	r3, r3, #7
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d00b      	beq.n	800b8f6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b8de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8e2:	f383 8811 	msr	BASEPRI, r3
 800b8e6:	f3bf 8f6f 	isb	sy
 800b8ea:	f3bf 8f4f 	dsb	sy
 800b8ee:	617b      	str	r3, [r7, #20]
}
 800b8f0:	bf00      	nop
 800b8f2:	bf00      	nop
 800b8f4:	e7fd      	b.n	800b8f2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d01f      	beq.n	800b93c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	61fb      	str	r3, [r7, #28]
 800b900:	e012      	b.n	800b928 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b902:	68ba      	ldr	r2, [r7, #8]
 800b904:	69fb      	ldr	r3, [r7, #28]
 800b906:	4413      	add	r3, r2
 800b908:	7819      	ldrb	r1, [r3, #0]
 800b90a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b90c:	69fb      	ldr	r3, [r7, #28]
 800b90e:	4413      	add	r3, r2
 800b910:	3334      	adds	r3, #52	@ 0x34
 800b912:	460a      	mov	r2, r1
 800b914:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b916:	68ba      	ldr	r2, [r7, #8]
 800b918:	69fb      	ldr	r3, [r7, #28]
 800b91a:	4413      	add	r3, r2
 800b91c:	781b      	ldrb	r3, [r3, #0]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d006      	beq.n	800b930 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b922:	69fb      	ldr	r3, [r7, #28]
 800b924:	3301      	adds	r3, #1
 800b926:	61fb      	str	r3, [r7, #28]
 800b928:	69fb      	ldr	r3, [r7, #28]
 800b92a:	2b0f      	cmp	r3, #15
 800b92c:	d9e9      	bls.n	800b902 <prvInitialiseNewTask+0x66>
 800b92e:	e000      	b.n	800b932 <prvInitialiseNewTask+0x96>
			{
				break;
 800b930:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b934:	2200      	movs	r2, #0
 800b936:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b93a:	e003      	b.n	800b944 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b93c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b93e:	2200      	movs	r2, #0
 800b940:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b946:	2b37      	cmp	r3, #55	@ 0x37
 800b948:	d901      	bls.n	800b94e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b94a:	2337      	movs	r3, #55	@ 0x37
 800b94c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b94e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b950:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b952:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b956:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b958:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b95a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b95c:	2200      	movs	r2, #0
 800b95e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b962:	3304      	adds	r3, #4
 800b964:	4618      	mov	r0, r3
 800b966:	f7ff f883 	bl	800aa70 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b96a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b96c:	3318      	adds	r3, #24
 800b96e:	4618      	mov	r0, r3
 800b970:	f7ff f87e 	bl	800aa70 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b976:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b978:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b97c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b982:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b986:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b988:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b98a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b98c:	2200      	movs	r2, #0
 800b98e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b994:	2200      	movs	r2, #0
 800b996:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b99c:	3354      	adds	r3, #84	@ 0x54
 800b99e:	224c      	movs	r2, #76	@ 0x4c
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	f002 f958 	bl	800dc58 <memset>
 800b9a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9aa:	4a0d      	ldr	r2, [pc, #52]	@ (800b9e0 <prvInitialiseNewTask+0x144>)
 800b9ac:	659a      	str	r2, [r3, #88]	@ 0x58
 800b9ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b0:	4a0c      	ldr	r2, [pc, #48]	@ (800b9e4 <prvInitialiseNewTask+0x148>)
 800b9b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b9b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b6:	4a0c      	ldr	r2, [pc, #48]	@ (800b9e8 <prvInitialiseNewTask+0x14c>)
 800b9b8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b9ba:	683a      	ldr	r2, [r7, #0]
 800b9bc:	68f9      	ldr	r1, [r7, #12]
 800b9be:	69b8      	ldr	r0, [r7, #24]
 800b9c0:	f001 f95a 	bl	800cc78 <pxPortInitialiseStack>
 800b9c4:	4602      	mov	r2, r0
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b9ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d002      	beq.n	800b9d6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b9d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b9d6:	bf00      	nop
 800b9d8:	3720      	adds	r7, #32
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	bd80      	pop	{r7, pc}
 800b9de:	bf00      	nop
 800b9e0:	2000542c 	.word	0x2000542c
 800b9e4:	20005494 	.word	0x20005494
 800b9e8:	200054fc 	.word	0x200054fc

0800b9ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b9f4:	f001 fa70 	bl	800ced8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b9f8:	4b2d      	ldr	r3, [pc, #180]	@ (800bab0 <prvAddNewTaskToReadyList+0xc4>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	4a2c      	ldr	r2, [pc, #176]	@ (800bab0 <prvAddNewTaskToReadyList+0xc4>)
 800ba00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ba02:	4b2c      	ldr	r3, [pc, #176]	@ (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d109      	bne.n	800ba1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ba0a:	4a2a      	ldr	r2, [pc, #168]	@ (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ba10:	4b27      	ldr	r3, [pc, #156]	@ (800bab0 <prvAddNewTaskToReadyList+0xc4>)
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	2b01      	cmp	r3, #1
 800ba16:	d110      	bne.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ba18:	f000 fc2e 	bl	800c278 <prvInitialiseTaskLists>
 800ba1c:	e00d      	b.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ba1e:	4b26      	ldr	r3, [pc, #152]	@ (800bab8 <prvAddNewTaskToReadyList+0xcc>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d109      	bne.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ba26:	4b23      	ldr	r3, [pc, #140]	@ (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba30:	429a      	cmp	r2, r3
 800ba32:	d802      	bhi.n	800ba3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ba34:	4a1f      	ldr	r2, [pc, #124]	@ (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ba3a:	4b20      	ldr	r3, [pc, #128]	@ (800babc <prvAddNewTaskToReadyList+0xd0>)
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	3301      	adds	r3, #1
 800ba40:	4a1e      	ldr	r2, [pc, #120]	@ (800babc <prvAddNewTaskToReadyList+0xd0>)
 800ba42:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ba44:	4b1d      	ldr	r3, [pc, #116]	@ (800babc <prvAddNewTaskToReadyList+0xd0>)
 800ba46:	681a      	ldr	r2, [r3, #0]
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba50:	4b1b      	ldr	r3, [pc, #108]	@ (800bac0 <prvAddNewTaskToReadyList+0xd4>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d903      	bls.n	800ba60 <prvAddNewTaskToReadyList+0x74>
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba5c:	4a18      	ldr	r2, [pc, #96]	@ (800bac0 <prvAddNewTaskToReadyList+0xd4>)
 800ba5e:	6013      	str	r3, [r2, #0]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba64:	4613      	mov	r3, r2
 800ba66:	009b      	lsls	r3, r3, #2
 800ba68:	4413      	add	r3, r2
 800ba6a:	009b      	lsls	r3, r3, #2
 800ba6c:	4a15      	ldr	r2, [pc, #84]	@ (800bac4 <prvAddNewTaskToReadyList+0xd8>)
 800ba6e:	441a      	add	r2, r3
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	3304      	adds	r3, #4
 800ba74:	4619      	mov	r1, r3
 800ba76:	4610      	mov	r0, r2
 800ba78:	f7ff f807 	bl	800aa8a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ba7c:	f001 fa5e 	bl	800cf3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ba80:	4b0d      	ldr	r3, [pc, #52]	@ (800bab8 <prvAddNewTaskToReadyList+0xcc>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d00e      	beq.n	800baa6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ba88:	4b0a      	ldr	r3, [pc, #40]	@ (800bab4 <prvAddNewTaskToReadyList+0xc8>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba92:	429a      	cmp	r2, r3
 800ba94:	d207      	bcs.n	800baa6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ba96:	4b0c      	ldr	r3, [pc, #48]	@ (800bac8 <prvAddNewTaskToReadyList+0xdc>)
 800ba98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba9c:	601a      	str	r2, [r3, #0]
 800ba9e:	f3bf 8f4f 	dsb	sy
 800baa2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800baa6:	bf00      	nop
 800baa8:	3708      	adds	r7, #8
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}
 800baae:	bf00      	nop
 800bab0:	20000edc 	.word	0x20000edc
 800bab4:	20000a08 	.word	0x20000a08
 800bab8:	20000ee8 	.word	0x20000ee8
 800babc:	20000ef8 	.word	0x20000ef8
 800bac0:	20000ee4 	.word	0x20000ee4
 800bac4:	20000a0c 	.word	0x20000a0c
 800bac8:	e000ed04 	.word	0xe000ed04

0800bacc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b084      	sub	sp, #16
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bad4:	2300      	movs	r3, #0
 800bad6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d018      	beq.n	800bb10 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bade:	4b14      	ldr	r3, [pc, #80]	@ (800bb30 <vTaskDelay+0x64>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d00b      	beq.n	800bafe <vTaskDelay+0x32>
	__asm volatile
 800bae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baea:	f383 8811 	msr	BASEPRI, r3
 800baee:	f3bf 8f6f 	isb	sy
 800baf2:	f3bf 8f4f 	dsb	sy
 800baf6:	60bb      	str	r3, [r7, #8]
}
 800baf8:	bf00      	nop
 800bafa:	bf00      	nop
 800bafc:	e7fd      	b.n	800bafa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bafe:	f000 f88b 	bl	800bc18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bb02:	2100      	movs	r1, #0
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f000 fd09 	bl	800c51c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bb0a:	f000 f893 	bl	800bc34 <xTaskResumeAll>
 800bb0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d107      	bne.n	800bb26 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bb16:	4b07      	ldr	r3, [pc, #28]	@ (800bb34 <vTaskDelay+0x68>)
 800bb18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb1c:	601a      	str	r2, [r3, #0]
 800bb1e:	f3bf 8f4f 	dsb	sy
 800bb22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb26:	bf00      	nop
 800bb28:	3710      	adds	r7, #16
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop
 800bb30:	20000f04 	.word	0x20000f04
 800bb34:	e000ed04 	.word	0xe000ed04

0800bb38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b08a      	sub	sp, #40	@ 0x28
 800bb3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bb3e:	2300      	movs	r3, #0
 800bb40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bb42:	2300      	movs	r3, #0
 800bb44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bb46:	463a      	mov	r2, r7
 800bb48:	1d39      	adds	r1, r7, #4
 800bb4a:	f107 0308 	add.w	r3, r7, #8
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f7fe ff3a 	bl	800a9c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bb54:	6839      	ldr	r1, [r7, #0]
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	68ba      	ldr	r2, [r7, #8]
 800bb5a:	9202      	str	r2, [sp, #8]
 800bb5c:	9301      	str	r3, [sp, #4]
 800bb5e:	2300      	movs	r3, #0
 800bb60:	9300      	str	r3, [sp, #0]
 800bb62:	2300      	movs	r3, #0
 800bb64:	460a      	mov	r2, r1
 800bb66:	4924      	ldr	r1, [pc, #144]	@ (800bbf8 <vTaskStartScheduler+0xc0>)
 800bb68:	4824      	ldr	r0, [pc, #144]	@ (800bbfc <vTaskStartScheduler+0xc4>)
 800bb6a:	f7ff fdf1 	bl	800b750 <xTaskCreateStatic>
 800bb6e:	4603      	mov	r3, r0
 800bb70:	4a23      	ldr	r2, [pc, #140]	@ (800bc00 <vTaskStartScheduler+0xc8>)
 800bb72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bb74:	4b22      	ldr	r3, [pc, #136]	@ (800bc00 <vTaskStartScheduler+0xc8>)
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d002      	beq.n	800bb82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	617b      	str	r3, [r7, #20]
 800bb80:	e001      	b.n	800bb86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bb82:	2300      	movs	r3, #0
 800bb84:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bb86:	697b      	ldr	r3, [r7, #20]
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	d102      	bne.n	800bb92 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bb8c:	f000 fd1a 	bl	800c5c4 <xTimerCreateTimerTask>
 800bb90:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	2b01      	cmp	r3, #1
 800bb96:	d11b      	bne.n	800bbd0 <vTaskStartScheduler+0x98>
	__asm volatile
 800bb98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb9c:	f383 8811 	msr	BASEPRI, r3
 800bba0:	f3bf 8f6f 	isb	sy
 800bba4:	f3bf 8f4f 	dsb	sy
 800bba8:	613b      	str	r3, [r7, #16]
}
 800bbaa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bbac:	4b15      	ldr	r3, [pc, #84]	@ (800bc04 <vTaskStartScheduler+0xcc>)
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	3354      	adds	r3, #84	@ 0x54
 800bbb2:	4a15      	ldr	r2, [pc, #84]	@ (800bc08 <vTaskStartScheduler+0xd0>)
 800bbb4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bbb6:	4b15      	ldr	r3, [pc, #84]	@ (800bc0c <vTaskStartScheduler+0xd4>)
 800bbb8:	f04f 32ff 	mov.w	r2, #4294967295
 800bbbc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bbbe:	4b14      	ldr	r3, [pc, #80]	@ (800bc10 <vTaskStartScheduler+0xd8>)
 800bbc0:	2201      	movs	r2, #1
 800bbc2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bbc4:	4b13      	ldr	r3, [pc, #76]	@ (800bc14 <vTaskStartScheduler+0xdc>)
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bbca:	f001 f8e1 	bl	800cd90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bbce:	e00f      	b.n	800bbf0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bbd0:	697b      	ldr	r3, [r7, #20]
 800bbd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbd6:	d10b      	bne.n	800bbf0 <vTaskStartScheduler+0xb8>
	__asm volatile
 800bbd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbdc:	f383 8811 	msr	BASEPRI, r3
 800bbe0:	f3bf 8f6f 	isb	sy
 800bbe4:	f3bf 8f4f 	dsb	sy
 800bbe8:	60fb      	str	r3, [r7, #12]
}
 800bbea:	bf00      	nop
 800bbec:	bf00      	nop
 800bbee:	e7fd      	b.n	800bbec <vTaskStartScheduler+0xb4>
}
 800bbf0:	bf00      	nop
 800bbf2:	3718      	adds	r7, #24
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}
 800bbf8:	0800de94 	.word	0x0800de94
 800bbfc:	0800c249 	.word	0x0800c249
 800bc00:	20000f00 	.word	0x20000f00
 800bc04:	20000a08 	.word	0x20000a08
 800bc08:	20000040 	.word	0x20000040
 800bc0c:	20000efc 	.word	0x20000efc
 800bc10:	20000ee8 	.word	0x20000ee8
 800bc14:	20000ee0 	.word	0x20000ee0

0800bc18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bc18:	b480      	push	{r7}
 800bc1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bc1c:	4b04      	ldr	r3, [pc, #16]	@ (800bc30 <vTaskSuspendAll+0x18>)
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	3301      	adds	r3, #1
 800bc22:	4a03      	ldr	r2, [pc, #12]	@ (800bc30 <vTaskSuspendAll+0x18>)
 800bc24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bc26:	bf00      	nop
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2e:	4770      	bx	lr
 800bc30:	20000f04 	.word	0x20000f04

0800bc34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b084      	sub	sp, #16
 800bc38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bc42:	4b42      	ldr	r3, [pc, #264]	@ (800bd4c <xTaskResumeAll+0x118>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d10b      	bne.n	800bc62 <xTaskResumeAll+0x2e>
	__asm volatile
 800bc4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc4e:	f383 8811 	msr	BASEPRI, r3
 800bc52:	f3bf 8f6f 	isb	sy
 800bc56:	f3bf 8f4f 	dsb	sy
 800bc5a:	603b      	str	r3, [r7, #0]
}
 800bc5c:	bf00      	nop
 800bc5e:	bf00      	nop
 800bc60:	e7fd      	b.n	800bc5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bc62:	f001 f939 	bl	800ced8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bc66:	4b39      	ldr	r3, [pc, #228]	@ (800bd4c <xTaskResumeAll+0x118>)
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	3b01      	subs	r3, #1
 800bc6c:	4a37      	ldr	r2, [pc, #220]	@ (800bd4c <xTaskResumeAll+0x118>)
 800bc6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc70:	4b36      	ldr	r3, [pc, #216]	@ (800bd4c <xTaskResumeAll+0x118>)
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d162      	bne.n	800bd3e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bc78:	4b35      	ldr	r3, [pc, #212]	@ (800bd50 <xTaskResumeAll+0x11c>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d05e      	beq.n	800bd3e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bc80:	e02f      	b.n	800bce2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc82:	4b34      	ldr	r3, [pc, #208]	@ (800bd54 <xTaskResumeAll+0x120>)
 800bc84:	68db      	ldr	r3, [r3, #12]
 800bc86:	68db      	ldr	r3, [r3, #12]
 800bc88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	3318      	adds	r3, #24
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f7fe ff58 	bl	800ab44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	3304      	adds	r3, #4
 800bc98:	4618      	mov	r0, r3
 800bc9a:	f7fe ff53 	bl	800ab44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bca2:	4b2d      	ldr	r3, [pc, #180]	@ (800bd58 <xTaskResumeAll+0x124>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	429a      	cmp	r2, r3
 800bca8:	d903      	bls.n	800bcb2 <xTaskResumeAll+0x7e>
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcae:	4a2a      	ldr	r2, [pc, #168]	@ (800bd58 <xTaskResumeAll+0x124>)
 800bcb0:	6013      	str	r3, [r2, #0]
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bcb6:	4613      	mov	r3, r2
 800bcb8:	009b      	lsls	r3, r3, #2
 800bcba:	4413      	add	r3, r2
 800bcbc:	009b      	lsls	r3, r3, #2
 800bcbe:	4a27      	ldr	r2, [pc, #156]	@ (800bd5c <xTaskResumeAll+0x128>)
 800bcc0:	441a      	add	r2, r3
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	3304      	adds	r3, #4
 800bcc6:	4619      	mov	r1, r3
 800bcc8:	4610      	mov	r0, r2
 800bcca:	f7fe fede 	bl	800aa8a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bcd2:	4b23      	ldr	r3, [pc, #140]	@ (800bd60 <xTaskResumeAll+0x12c>)
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcd8:	429a      	cmp	r2, r3
 800bcda:	d302      	bcc.n	800bce2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800bcdc:	4b21      	ldr	r3, [pc, #132]	@ (800bd64 <xTaskResumeAll+0x130>)
 800bcde:	2201      	movs	r2, #1
 800bce0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bce2:	4b1c      	ldr	r3, [pc, #112]	@ (800bd54 <xTaskResumeAll+0x120>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d1cb      	bne.n	800bc82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d001      	beq.n	800bcf4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bcf0:	f000 fb66 	bl	800c3c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bcf4:	4b1c      	ldr	r3, [pc, #112]	@ (800bd68 <xTaskResumeAll+0x134>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d010      	beq.n	800bd22 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bd00:	f000 f846 	bl	800bd90 <xTaskIncrementTick>
 800bd04:	4603      	mov	r3, r0
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d002      	beq.n	800bd10 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800bd0a:	4b16      	ldr	r3, [pc, #88]	@ (800bd64 <xTaskResumeAll+0x130>)
 800bd0c:	2201      	movs	r2, #1
 800bd0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	3b01      	subs	r3, #1
 800bd14:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d1f1      	bne.n	800bd00 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800bd1c:	4b12      	ldr	r3, [pc, #72]	@ (800bd68 <xTaskResumeAll+0x134>)
 800bd1e:	2200      	movs	r2, #0
 800bd20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bd22:	4b10      	ldr	r3, [pc, #64]	@ (800bd64 <xTaskResumeAll+0x130>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d009      	beq.n	800bd3e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bd2e:	4b0f      	ldr	r3, [pc, #60]	@ (800bd6c <xTaskResumeAll+0x138>)
 800bd30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd34:	601a      	str	r2, [r3, #0]
 800bd36:	f3bf 8f4f 	dsb	sy
 800bd3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bd3e:	f001 f8fd 	bl	800cf3c <vPortExitCritical>

	return xAlreadyYielded;
 800bd42:	68bb      	ldr	r3, [r7, #8]
}
 800bd44:	4618      	mov	r0, r3
 800bd46:	3710      	adds	r7, #16
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bd80      	pop	{r7, pc}
 800bd4c:	20000f04 	.word	0x20000f04
 800bd50:	20000edc 	.word	0x20000edc
 800bd54:	20000e9c 	.word	0x20000e9c
 800bd58:	20000ee4 	.word	0x20000ee4
 800bd5c:	20000a0c 	.word	0x20000a0c
 800bd60:	20000a08 	.word	0x20000a08
 800bd64:	20000ef0 	.word	0x20000ef0
 800bd68:	20000eec 	.word	0x20000eec
 800bd6c:	e000ed04 	.word	0xe000ed04

0800bd70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bd70:	b480      	push	{r7}
 800bd72:	b083      	sub	sp, #12
 800bd74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bd76:	4b05      	ldr	r3, [pc, #20]	@ (800bd8c <xTaskGetTickCount+0x1c>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bd7c:	687b      	ldr	r3, [r7, #4]
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	370c      	adds	r7, #12
 800bd82:	46bd      	mov	sp, r7
 800bd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd88:	4770      	bx	lr
 800bd8a:	bf00      	nop
 800bd8c:	20000ee0 	.word	0x20000ee0

0800bd90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b086      	sub	sp, #24
 800bd94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bd96:	2300      	movs	r3, #0
 800bd98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd9a:	4b4f      	ldr	r3, [pc, #316]	@ (800bed8 <xTaskIncrementTick+0x148>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	f040 8090 	bne.w	800bec4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bda4:	4b4d      	ldr	r3, [pc, #308]	@ (800bedc <xTaskIncrementTick+0x14c>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	3301      	adds	r3, #1
 800bdaa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bdac:	4a4b      	ldr	r2, [pc, #300]	@ (800bedc <xTaskIncrementTick+0x14c>)
 800bdae:	693b      	ldr	r3, [r7, #16]
 800bdb0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bdb2:	693b      	ldr	r3, [r7, #16]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d121      	bne.n	800bdfc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800bdb8:	4b49      	ldr	r3, [pc, #292]	@ (800bee0 <xTaskIncrementTick+0x150>)
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d00b      	beq.n	800bdda <xTaskIncrementTick+0x4a>
	__asm volatile
 800bdc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdc6:	f383 8811 	msr	BASEPRI, r3
 800bdca:	f3bf 8f6f 	isb	sy
 800bdce:	f3bf 8f4f 	dsb	sy
 800bdd2:	603b      	str	r3, [r7, #0]
}
 800bdd4:	bf00      	nop
 800bdd6:	bf00      	nop
 800bdd8:	e7fd      	b.n	800bdd6 <xTaskIncrementTick+0x46>
 800bdda:	4b41      	ldr	r3, [pc, #260]	@ (800bee0 <xTaskIncrementTick+0x150>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	60fb      	str	r3, [r7, #12]
 800bde0:	4b40      	ldr	r3, [pc, #256]	@ (800bee4 <xTaskIncrementTick+0x154>)
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4a3e      	ldr	r2, [pc, #248]	@ (800bee0 <xTaskIncrementTick+0x150>)
 800bde6:	6013      	str	r3, [r2, #0]
 800bde8:	4a3e      	ldr	r2, [pc, #248]	@ (800bee4 <xTaskIncrementTick+0x154>)
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	6013      	str	r3, [r2, #0]
 800bdee:	4b3e      	ldr	r3, [pc, #248]	@ (800bee8 <xTaskIncrementTick+0x158>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	3301      	adds	r3, #1
 800bdf4:	4a3c      	ldr	r2, [pc, #240]	@ (800bee8 <xTaskIncrementTick+0x158>)
 800bdf6:	6013      	str	r3, [r2, #0]
 800bdf8:	f000 fae2 	bl	800c3c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bdfc:	4b3b      	ldr	r3, [pc, #236]	@ (800beec <xTaskIncrementTick+0x15c>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	693a      	ldr	r2, [r7, #16]
 800be02:	429a      	cmp	r2, r3
 800be04:	d349      	bcc.n	800be9a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be06:	4b36      	ldr	r3, [pc, #216]	@ (800bee0 <xTaskIncrementTick+0x150>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d104      	bne.n	800be1a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be10:	4b36      	ldr	r3, [pc, #216]	@ (800beec <xTaskIncrementTick+0x15c>)
 800be12:	f04f 32ff 	mov.w	r2, #4294967295
 800be16:	601a      	str	r2, [r3, #0]
					break;
 800be18:	e03f      	b.n	800be9a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be1a:	4b31      	ldr	r3, [pc, #196]	@ (800bee0 <xTaskIncrementTick+0x150>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	68db      	ldr	r3, [r3, #12]
 800be20:	68db      	ldr	r3, [r3, #12]
 800be22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	685b      	ldr	r3, [r3, #4]
 800be28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800be2a:	693a      	ldr	r2, [r7, #16]
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	429a      	cmp	r2, r3
 800be30:	d203      	bcs.n	800be3a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800be32:	4a2e      	ldr	r2, [pc, #184]	@ (800beec <xTaskIncrementTick+0x15c>)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800be38:	e02f      	b.n	800be9a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	3304      	adds	r3, #4
 800be3e:	4618      	mov	r0, r3
 800be40:	f7fe fe80 	bl	800ab44 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800be44:	68bb      	ldr	r3, [r7, #8]
 800be46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d004      	beq.n	800be56 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	3318      	adds	r3, #24
 800be50:	4618      	mov	r0, r3
 800be52:	f7fe fe77 	bl	800ab44 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be5a:	4b25      	ldr	r3, [pc, #148]	@ (800bef0 <xTaskIncrementTick+0x160>)
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	429a      	cmp	r2, r3
 800be60:	d903      	bls.n	800be6a <xTaskIncrementTick+0xda>
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be66:	4a22      	ldr	r2, [pc, #136]	@ (800bef0 <xTaskIncrementTick+0x160>)
 800be68:	6013      	str	r3, [r2, #0]
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be6e:	4613      	mov	r3, r2
 800be70:	009b      	lsls	r3, r3, #2
 800be72:	4413      	add	r3, r2
 800be74:	009b      	lsls	r3, r3, #2
 800be76:	4a1f      	ldr	r2, [pc, #124]	@ (800bef4 <xTaskIncrementTick+0x164>)
 800be78:	441a      	add	r2, r3
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	3304      	adds	r3, #4
 800be7e:	4619      	mov	r1, r3
 800be80:	4610      	mov	r0, r2
 800be82:	f7fe fe02 	bl	800aa8a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be8a:	4b1b      	ldr	r3, [pc, #108]	@ (800bef8 <xTaskIncrementTick+0x168>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be90:	429a      	cmp	r2, r3
 800be92:	d3b8      	bcc.n	800be06 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800be94:	2301      	movs	r3, #1
 800be96:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800be98:	e7b5      	b.n	800be06 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800be9a:	4b17      	ldr	r3, [pc, #92]	@ (800bef8 <xTaskIncrementTick+0x168>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bea0:	4914      	ldr	r1, [pc, #80]	@ (800bef4 <xTaskIncrementTick+0x164>)
 800bea2:	4613      	mov	r3, r2
 800bea4:	009b      	lsls	r3, r3, #2
 800bea6:	4413      	add	r3, r2
 800bea8:	009b      	lsls	r3, r3, #2
 800beaa:	440b      	add	r3, r1
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	2b01      	cmp	r3, #1
 800beb0:	d901      	bls.n	800beb6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800beb2:	2301      	movs	r3, #1
 800beb4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800beb6:	4b11      	ldr	r3, [pc, #68]	@ (800befc <xTaskIncrementTick+0x16c>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d007      	beq.n	800bece <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800bebe:	2301      	movs	r3, #1
 800bec0:	617b      	str	r3, [r7, #20]
 800bec2:	e004      	b.n	800bece <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bec4:	4b0e      	ldr	r3, [pc, #56]	@ (800bf00 <xTaskIncrementTick+0x170>)
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	3301      	adds	r3, #1
 800beca:	4a0d      	ldr	r2, [pc, #52]	@ (800bf00 <xTaskIncrementTick+0x170>)
 800becc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bece:	697b      	ldr	r3, [r7, #20]
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3718      	adds	r7, #24
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}
 800bed8:	20000f04 	.word	0x20000f04
 800bedc:	20000ee0 	.word	0x20000ee0
 800bee0:	20000e94 	.word	0x20000e94
 800bee4:	20000e98 	.word	0x20000e98
 800bee8:	20000ef4 	.word	0x20000ef4
 800beec:	20000efc 	.word	0x20000efc
 800bef0:	20000ee4 	.word	0x20000ee4
 800bef4:	20000a0c 	.word	0x20000a0c
 800bef8:	20000a08 	.word	0x20000a08
 800befc:	20000ef0 	.word	0x20000ef0
 800bf00:	20000eec 	.word	0x20000eec

0800bf04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bf04:	b480      	push	{r7}
 800bf06:	b085      	sub	sp, #20
 800bf08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bf0a:	4b2b      	ldr	r3, [pc, #172]	@ (800bfb8 <vTaskSwitchContext+0xb4>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d003      	beq.n	800bf1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bf12:	4b2a      	ldr	r3, [pc, #168]	@ (800bfbc <vTaskSwitchContext+0xb8>)
 800bf14:	2201      	movs	r2, #1
 800bf16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bf18:	e047      	b.n	800bfaa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800bf1a:	4b28      	ldr	r3, [pc, #160]	@ (800bfbc <vTaskSwitchContext+0xb8>)
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf20:	4b27      	ldr	r3, [pc, #156]	@ (800bfc0 <vTaskSwitchContext+0xbc>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	60fb      	str	r3, [r7, #12]
 800bf26:	e011      	b.n	800bf4c <vTaskSwitchContext+0x48>
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d10b      	bne.n	800bf46 <vTaskSwitchContext+0x42>
	__asm volatile
 800bf2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf32:	f383 8811 	msr	BASEPRI, r3
 800bf36:	f3bf 8f6f 	isb	sy
 800bf3a:	f3bf 8f4f 	dsb	sy
 800bf3e:	607b      	str	r3, [r7, #4]
}
 800bf40:	bf00      	nop
 800bf42:	bf00      	nop
 800bf44:	e7fd      	b.n	800bf42 <vTaskSwitchContext+0x3e>
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	3b01      	subs	r3, #1
 800bf4a:	60fb      	str	r3, [r7, #12]
 800bf4c:	491d      	ldr	r1, [pc, #116]	@ (800bfc4 <vTaskSwitchContext+0xc0>)
 800bf4e:	68fa      	ldr	r2, [r7, #12]
 800bf50:	4613      	mov	r3, r2
 800bf52:	009b      	lsls	r3, r3, #2
 800bf54:	4413      	add	r3, r2
 800bf56:	009b      	lsls	r3, r3, #2
 800bf58:	440b      	add	r3, r1
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d0e3      	beq.n	800bf28 <vTaskSwitchContext+0x24>
 800bf60:	68fa      	ldr	r2, [r7, #12]
 800bf62:	4613      	mov	r3, r2
 800bf64:	009b      	lsls	r3, r3, #2
 800bf66:	4413      	add	r3, r2
 800bf68:	009b      	lsls	r3, r3, #2
 800bf6a:	4a16      	ldr	r2, [pc, #88]	@ (800bfc4 <vTaskSwitchContext+0xc0>)
 800bf6c:	4413      	add	r3, r2
 800bf6e:	60bb      	str	r3, [r7, #8]
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	685b      	ldr	r3, [r3, #4]
 800bf74:	685a      	ldr	r2, [r3, #4]
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	605a      	str	r2, [r3, #4]
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	685a      	ldr	r2, [r3, #4]
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	3308      	adds	r3, #8
 800bf82:	429a      	cmp	r2, r3
 800bf84:	d104      	bne.n	800bf90 <vTaskSwitchContext+0x8c>
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	685b      	ldr	r3, [r3, #4]
 800bf8a:	685a      	ldr	r2, [r3, #4]
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	605a      	str	r2, [r3, #4]
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	685b      	ldr	r3, [r3, #4]
 800bf94:	68db      	ldr	r3, [r3, #12]
 800bf96:	4a0c      	ldr	r2, [pc, #48]	@ (800bfc8 <vTaskSwitchContext+0xc4>)
 800bf98:	6013      	str	r3, [r2, #0]
 800bf9a:	4a09      	ldr	r2, [pc, #36]	@ (800bfc0 <vTaskSwitchContext+0xbc>)
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bfa0:	4b09      	ldr	r3, [pc, #36]	@ (800bfc8 <vTaskSwitchContext+0xc4>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	3354      	adds	r3, #84	@ 0x54
 800bfa6:	4a09      	ldr	r2, [pc, #36]	@ (800bfcc <vTaskSwitchContext+0xc8>)
 800bfa8:	6013      	str	r3, [r2, #0]
}
 800bfaa:	bf00      	nop
 800bfac:	3714      	adds	r7, #20
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb4:	4770      	bx	lr
 800bfb6:	bf00      	nop
 800bfb8:	20000f04 	.word	0x20000f04
 800bfbc:	20000ef0 	.word	0x20000ef0
 800bfc0:	20000ee4 	.word	0x20000ee4
 800bfc4:	20000a0c 	.word	0x20000a0c
 800bfc8:	20000a08 	.word	0x20000a08
 800bfcc:	20000040 	.word	0x20000040

0800bfd0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b084      	sub	sp, #16
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	6078      	str	r0, [r7, #4]
 800bfd8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d10b      	bne.n	800bff8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800bfe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfe4:	f383 8811 	msr	BASEPRI, r3
 800bfe8:	f3bf 8f6f 	isb	sy
 800bfec:	f3bf 8f4f 	dsb	sy
 800bff0:	60fb      	str	r3, [r7, #12]
}
 800bff2:	bf00      	nop
 800bff4:	bf00      	nop
 800bff6:	e7fd      	b.n	800bff4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bff8:	4b07      	ldr	r3, [pc, #28]	@ (800c018 <vTaskPlaceOnEventList+0x48>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	3318      	adds	r3, #24
 800bffe:	4619      	mov	r1, r3
 800c000:	6878      	ldr	r0, [r7, #4]
 800c002:	f7fe fd66 	bl	800aad2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c006:	2101      	movs	r1, #1
 800c008:	6838      	ldr	r0, [r7, #0]
 800c00a:	f000 fa87 	bl	800c51c <prvAddCurrentTaskToDelayedList>
}
 800c00e:	bf00      	nop
 800c010:	3710      	adds	r7, #16
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
 800c016:	bf00      	nop
 800c018:	20000a08 	.word	0x20000a08

0800c01c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b086      	sub	sp, #24
 800c020:	af00      	add	r7, sp, #0
 800c022:	60f8      	str	r0, [r7, #12]
 800c024:	60b9      	str	r1, [r7, #8]
 800c026:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d10b      	bne.n	800c046 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c02e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c032:	f383 8811 	msr	BASEPRI, r3
 800c036:	f3bf 8f6f 	isb	sy
 800c03a:	f3bf 8f4f 	dsb	sy
 800c03e:	617b      	str	r3, [r7, #20]
}
 800c040:	bf00      	nop
 800c042:	bf00      	nop
 800c044:	e7fd      	b.n	800c042 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c046:	4b0a      	ldr	r3, [pc, #40]	@ (800c070 <vTaskPlaceOnEventListRestricted+0x54>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	3318      	adds	r3, #24
 800c04c:	4619      	mov	r1, r3
 800c04e:	68f8      	ldr	r0, [r7, #12]
 800c050:	f7fe fd1b 	bl	800aa8a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d002      	beq.n	800c060 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c05a:	f04f 33ff 	mov.w	r3, #4294967295
 800c05e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c060:	6879      	ldr	r1, [r7, #4]
 800c062:	68b8      	ldr	r0, [r7, #8]
 800c064:	f000 fa5a 	bl	800c51c <prvAddCurrentTaskToDelayedList>
	}
 800c068:	bf00      	nop
 800c06a:	3718      	adds	r7, #24
 800c06c:	46bd      	mov	sp, r7
 800c06e:	bd80      	pop	{r7, pc}
 800c070:	20000a08 	.word	0x20000a08

0800c074 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b086      	sub	sp, #24
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	68db      	ldr	r3, [r3, #12]
 800c080:	68db      	ldr	r3, [r3, #12]
 800c082:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c084:	693b      	ldr	r3, [r7, #16]
 800c086:	2b00      	cmp	r3, #0
 800c088:	d10b      	bne.n	800c0a2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c08a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c08e:	f383 8811 	msr	BASEPRI, r3
 800c092:	f3bf 8f6f 	isb	sy
 800c096:	f3bf 8f4f 	dsb	sy
 800c09a:	60fb      	str	r3, [r7, #12]
}
 800c09c:	bf00      	nop
 800c09e:	bf00      	nop
 800c0a0:	e7fd      	b.n	800c09e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	3318      	adds	r3, #24
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	f7fe fd4c 	bl	800ab44 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c0ac:	4b1d      	ldr	r3, [pc, #116]	@ (800c124 <xTaskRemoveFromEventList+0xb0>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d11d      	bne.n	800c0f0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	3304      	adds	r3, #4
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f7fe fd43 	bl	800ab44 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0c2:	4b19      	ldr	r3, [pc, #100]	@ (800c128 <xTaskRemoveFromEventList+0xb4>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	429a      	cmp	r2, r3
 800c0c8:	d903      	bls.n	800c0d2 <xTaskRemoveFromEventList+0x5e>
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0ce:	4a16      	ldr	r2, [pc, #88]	@ (800c128 <xTaskRemoveFromEventList+0xb4>)
 800c0d0:	6013      	str	r3, [r2, #0]
 800c0d2:	693b      	ldr	r3, [r7, #16]
 800c0d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0d6:	4613      	mov	r3, r2
 800c0d8:	009b      	lsls	r3, r3, #2
 800c0da:	4413      	add	r3, r2
 800c0dc:	009b      	lsls	r3, r3, #2
 800c0de:	4a13      	ldr	r2, [pc, #76]	@ (800c12c <xTaskRemoveFromEventList+0xb8>)
 800c0e0:	441a      	add	r2, r3
 800c0e2:	693b      	ldr	r3, [r7, #16]
 800c0e4:	3304      	adds	r3, #4
 800c0e6:	4619      	mov	r1, r3
 800c0e8:	4610      	mov	r0, r2
 800c0ea:	f7fe fcce 	bl	800aa8a <vListInsertEnd>
 800c0ee:	e005      	b.n	800c0fc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c0f0:	693b      	ldr	r3, [r7, #16]
 800c0f2:	3318      	adds	r3, #24
 800c0f4:	4619      	mov	r1, r3
 800c0f6:	480e      	ldr	r0, [pc, #56]	@ (800c130 <xTaskRemoveFromEventList+0xbc>)
 800c0f8:	f7fe fcc7 	bl	800aa8a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c100:	4b0c      	ldr	r3, [pc, #48]	@ (800c134 <xTaskRemoveFromEventList+0xc0>)
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c106:	429a      	cmp	r2, r3
 800c108:	d905      	bls.n	800c116 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c10a:	2301      	movs	r3, #1
 800c10c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c10e:	4b0a      	ldr	r3, [pc, #40]	@ (800c138 <xTaskRemoveFromEventList+0xc4>)
 800c110:	2201      	movs	r2, #1
 800c112:	601a      	str	r2, [r3, #0]
 800c114:	e001      	b.n	800c11a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c116:	2300      	movs	r3, #0
 800c118:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c11a:	697b      	ldr	r3, [r7, #20]
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	3718      	adds	r7, #24
 800c120:	46bd      	mov	sp, r7
 800c122:	bd80      	pop	{r7, pc}
 800c124:	20000f04 	.word	0x20000f04
 800c128:	20000ee4 	.word	0x20000ee4
 800c12c:	20000a0c 	.word	0x20000a0c
 800c130:	20000e9c 	.word	0x20000e9c
 800c134:	20000a08 	.word	0x20000a08
 800c138:	20000ef0 	.word	0x20000ef0

0800c13c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c13c:	b480      	push	{r7}
 800c13e:	b083      	sub	sp, #12
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c144:	4b06      	ldr	r3, [pc, #24]	@ (800c160 <vTaskInternalSetTimeOutState+0x24>)
 800c146:	681a      	ldr	r2, [r3, #0]
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c14c:	4b05      	ldr	r3, [pc, #20]	@ (800c164 <vTaskInternalSetTimeOutState+0x28>)
 800c14e:	681a      	ldr	r2, [r3, #0]
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	605a      	str	r2, [r3, #4]
}
 800c154:	bf00      	nop
 800c156:	370c      	adds	r7, #12
 800c158:	46bd      	mov	sp, r7
 800c15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15e:	4770      	bx	lr
 800c160:	20000ef4 	.word	0x20000ef4
 800c164:	20000ee0 	.word	0x20000ee0

0800c168 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b088      	sub	sp, #32
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
 800c170:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d10b      	bne.n	800c190 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c17c:	f383 8811 	msr	BASEPRI, r3
 800c180:	f3bf 8f6f 	isb	sy
 800c184:	f3bf 8f4f 	dsb	sy
 800c188:	613b      	str	r3, [r7, #16]
}
 800c18a:	bf00      	nop
 800c18c:	bf00      	nop
 800c18e:	e7fd      	b.n	800c18c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d10b      	bne.n	800c1ae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c19a:	f383 8811 	msr	BASEPRI, r3
 800c19e:	f3bf 8f6f 	isb	sy
 800c1a2:	f3bf 8f4f 	dsb	sy
 800c1a6:	60fb      	str	r3, [r7, #12]
}
 800c1a8:	bf00      	nop
 800c1aa:	bf00      	nop
 800c1ac:	e7fd      	b.n	800c1aa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c1ae:	f000 fe93 	bl	800ced8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c1b2:	4b1d      	ldr	r3, [pc, #116]	@ (800c228 <xTaskCheckForTimeOut+0xc0>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	685b      	ldr	r3, [r3, #4]
 800c1bc:	69ba      	ldr	r2, [r7, #24]
 800c1be:	1ad3      	subs	r3, r2, r3
 800c1c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1ca:	d102      	bne.n	800c1d2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	61fb      	str	r3, [r7, #28]
 800c1d0:	e023      	b.n	800c21a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681a      	ldr	r2, [r3, #0]
 800c1d6:	4b15      	ldr	r3, [pc, #84]	@ (800c22c <xTaskCheckForTimeOut+0xc4>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d007      	beq.n	800c1ee <xTaskCheckForTimeOut+0x86>
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	69ba      	ldr	r2, [r7, #24]
 800c1e4:	429a      	cmp	r2, r3
 800c1e6:	d302      	bcc.n	800c1ee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	61fb      	str	r3, [r7, #28]
 800c1ec:	e015      	b.n	800c21a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	697a      	ldr	r2, [r7, #20]
 800c1f4:	429a      	cmp	r2, r3
 800c1f6:	d20b      	bcs.n	800c210 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	681a      	ldr	r2, [r3, #0]
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	1ad2      	subs	r2, r2, r3
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c204:	6878      	ldr	r0, [r7, #4]
 800c206:	f7ff ff99 	bl	800c13c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c20a:	2300      	movs	r3, #0
 800c20c:	61fb      	str	r3, [r7, #28]
 800c20e:	e004      	b.n	800c21a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	2200      	movs	r2, #0
 800c214:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c216:	2301      	movs	r3, #1
 800c218:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c21a:	f000 fe8f 	bl	800cf3c <vPortExitCritical>

	return xReturn;
 800c21e:	69fb      	ldr	r3, [r7, #28]
}
 800c220:	4618      	mov	r0, r3
 800c222:	3720      	adds	r7, #32
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}
 800c228:	20000ee0 	.word	0x20000ee0
 800c22c:	20000ef4 	.word	0x20000ef4

0800c230 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c230:	b480      	push	{r7}
 800c232:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c234:	4b03      	ldr	r3, [pc, #12]	@ (800c244 <vTaskMissedYield+0x14>)
 800c236:	2201      	movs	r2, #1
 800c238:	601a      	str	r2, [r3, #0]
}
 800c23a:	bf00      	nop
 800c23c:	46bd      	mov	sp, r7
 800c23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c242:	4770      	bx	lr
 800c244:	20000ef0 	.word	0x20000ef0

0800c248 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b082      	sub	sp, #8
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c250:	f000 f852 	bl	800c2f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c254:	4b06      	ldr	r3, [pc, #24]	@ (800c270 <prvIdleTask+0x28>)
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	2b01      	cmp	r3, #1
 800c25a:	d9f9      	bls.n	800c250 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c25c:	4b05      	ldr	r3, [pc, #20]	@ (800c274 <prvIdleTask+0x2c>)
 800c25e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c262:	601a      	str	r2, [r3, #0]
 800c264:	f3bf 8f4f 	dsb	sy
 800c268:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c26c:	e7f0      	b.n	800c250 <prvIdleTask+0x8>
 800c26e:	bf00      	nop
 800c270:	20000a0c 	.word	0x20000a0c
 800c274:	e000ed04 	.word	0xe000ed04

0800c278 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b082      	sub	sp, #8
 800c27c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c27e:	2300      	movs	r3, #0
 800c280:	607b      	str	r3, [r7, #4]
 800c282:	e00c      	b.n	800c29e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c284:	687a      	ldr	r2, [r7, #4]
 800c286:	4613      	mov	r3, r2
 800c288:	009b      	lsls	r3, r3, #2
 800c28a:	4413      	add	r3, r2
 800c28c:	009b      	lsls	r3, r3, #2
 800c28e:	4a12      	ldr	r2, [pc, #72]	@ (800c2d8 <prvInitialiseTaskLists+0x60>)
 800c290:	4413      	add	r3, r2
 800c292:	4618      	mov	r0, r3
 800c294:	f7fe fbcc 	bl	800aa30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	3301      	adds	r3, #1
 800c29c:	607b      	str	r3, [r7, #4]
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	2b37      	cmp	r3, #55	@ 0x37
 800c2a2:	d9ef      	bls.n	800c284 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c2a4:	480d      	ldr	r0, [pc, #52]	@ (800c2dc <prvInitialiseTaskLists+0x64>)
 800c2a6:	f7fe fbc3 	bl	800aa30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c2aa:	480d      	ldr	r0, [pc, #52]	@ (800c2e0 <prvInitialiseTaskLists+0x68>)
 800c2ac:	f7fe fbc0 	bl	800aa30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c2b0:	480c      	ldr	r0, [pc, #48]	@ (800c2e4 <prvInitialiseTaskLists+0x6c>)
 800c2b2:	f7fe fbbd 	bl	800aa30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c2b6:	480c      	ldr	r0, [pc, #48]	@ (800c2e8 <prvInitialiseTaskLists+0x70>)
 800c2b8:	f7fe fbba 	bl	800aa30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c2bc:	480b      	ldr	r0, [pc, #44]	@ (800c2ec <prvInitialiseTaskLists+0x74>)
 800c2be:	f7fe fbb7 	bl	800aa30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c2c2:	4b0b      	ldr	r3, [pc, #44]	@ (800c2f0 <prvInitialiseTaskLists+0x78>)
 800c2c4:	4a05      	ldr	r2, [pc, #20]	@ (800c2dc <prvInitialiseTaskLists+0x64>)
 800c2c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c2c8:	4b0a      	ldr	r3, [pc, #40]	@ (800c2f4 <prvInitialiseTaskLists+0x7c>)
 800c2ca:	4a05      	ldr	r2, [pc, #20]	@ (800c2e0 <prvInitialiseTaskLists+0x68>)
 800c2cc:	601a      	str	r2, [r3, #0]
}
 800c2ce:	bf00      	nop
 800c2d0:	3708      	adds	r7, #8
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	bd80      	pop	{r7, pc}
 800c2d6:	bf00      	nop
 800c2d8:	20000a0c 	.word	0x20000a0c
 800c2dc:	20000e6c 	.word	0x20000e6c
 800c2e0:	20000e80 	.word	0x20000e80
 800c2e4:	20000e9c 	.word	0x20000e9c
 800c2e8:	20000eb0 	.word	0x20000eb0
 800c2ec:	20000ec8 	.word	0x20000ec8
 800c2f0:	20000e94 	.word	0x20000e94
 800c2f4:	20000e98 	.word	0x20000e98

0800c2f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b082      	sub	sp, #8
 800c2fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c2fe:	e019      	b.n	800c334 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c300:	f000 fdea 	bl	800ced8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c304:	4b10      	ldr	r3, [pc, #64]	@ (800c348 <prvCheckTasksWaitingTermination+0x50>)
 800c306:	68db      	ldr	r3, [r3, #12]
 800c308:	68db      	ldr	r3, [r3, #12]
 800c30a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	3304      	adds	r3, #4
 800c310:	4618      	mov	r0, r3
 800c312:	f7fe fc17 	bl	800ab44 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c316:	4b0d      	ldr	r3, [pc, #52]	@ (800c34c <prvCheckTasksWaitingTermination+0x54>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	3b01      	subs	r3, #1
 800c31c:	4a0b      	ldr	r2, [pc, #44]	@ (800c34c <prvCheckTasksWaitingTermination+0x54>)
 800c31e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c320:	4b0b      	ldr	r3, [pc, #44]	@ (800c350 <prvCheckTasksWaitingTermination+0x58>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	3b01      	subs	r3, #1
 800c326:	4a0a      	ldr	r2, [pc, #40]	@ (800c350 <prvCheckTasksWaitingTermination+0x58>)
 800c328:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c32a:	f000 fe07 	bl	800cf3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f000 f810 	bl	800c354 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c334:	4b06      	ldr	r3, [pc, #24]	@ (800c350 <prvCheckTasksWaitingTermination+0x58>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d1e1      	bne.n	800c300 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c33c:	bf00      	nop
 800c33e:	bf00      	nop
 800c340:	3708      	adds	r7, #8
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}
 800c346:	bf00      	nop
 800c348:	20000eb0 	.word	0x20000eb0
 800c34c:	20000edc 	.word	0x20000edc
 800c350:	20000ec4 	.word	0x20000ec4

0800c354 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c354:	b580      	push	{r7, lr}
 800c356:	b084      	sub	sp, #16
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	3354      	adds	r3, #84	@ 0x54
 800c360:	4618      	mov	r0, r3
 800c362:	f001 fc81 	bl	800dc68 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d108      	bne.n	800c382 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c374:	4618      	mov	r0, r3
 800c376:	f000 ff9f 	bl	800d2b8 <vPortFree>
				vPortFree( pxTCB );
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	f000 ff9c 	bl	800d2b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c380:	e019      	b.n	800c3b6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c388:	2b01      	cmp	r3, #1
 800c38a:	d103      	bne.n	800c394 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f000 ff93 	bl	800d2b8 <vPortFree>
	}
 800c392:	e010      	b.n	800c3b6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c39a:	2b02      	cmp	r3, #2
 800c39c:	d00b      	beq.n	800c3b6 <prvDeleteTCB+0x62>
	__asm volatile
 800c39e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3a2:	f383 8811 	msr	BASEPRI, r3
 800c3a6:	f3bf 8f6f 	isb	sy
 800c3aa:	f3bf 8f4f 	dsb	sy
 800c3ae:	60fb      	str	r3, [r7, #12]
}
 800c3b0:	bf00      	nop
 800c3b2:	bf00      	nop
 800c3b4:	e7fd      	b.n	800c3b2 <prvDeleteTCB+0x5e>
	}
 800c3b6:	bf00      	nop
 800c3b8:	3710      	adds	r7, #16
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
	...

0800c3c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c3c0:	b480      	push	{r7}
 800c3c2:	b083      	sub	sp, #12
 800c3c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c3c6:	4b0c      	ldr	r3, [pc, #48]	@ (800c3f8 <prvResetNextTaskUnblockTime+0x38>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d104      	bne.n	800c3da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c3d0:	4b0a      	ldr	r3, [pc, #40]	@ (800c3fc <prvResetNextTaskUnblockTime+0x3c>)
 800c3d2:	f04f 32ff 	mov.w	r2, #4294967295
 800c3d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c3d8:	e008      	b.n	800c3ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3da:	4b07      	ldr	r3, [pc, #28]	@ (800c3f8 <prvResetNextTaskUnblockTime+0x38>)
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	68db      	ldr	r3, [r3, #12]
 800c3e0:	68db      	ldr	r3, [r3, #12]
 800c3e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	685b      	ldr	r3, [r3, #4]
 800c3e8:	4a04      	ldr	r2, [pc, #16]	@ (800c3fc <prvResetNextTaskUnblockTime+0x3c>)
 800c3ea:	6013      	str	r3, [r2, #0]
}
 800c3ec:	bf00      	nop
 800c3ee:	370c      	adds	r7, #12
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f6:	4770      	bx	lr
 800c3f8:	20000e94 	.word	0x20000e94
 800c3fc:	20000efc 	.word	0x20000efc

0800c400 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c400:	b480      	push	{r7}
 800c402:	b083      	sub	sp, #12
 800c404:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c406:	4b0b      	ldr	r3, [pc, #44]	@ (800c434 <xTaskGetSchedulerState+0x34>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d102      	bne.n	800c414 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c40e:	2301      	movs	r3, #1
 800c410:	607b      	str	r3, [r7, #4]
 800c412:	e008      	b.n	800c426 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c414:	4b08      	ldr	r3, [pc, #32]	@ (800c438 <xTaskGetSchedulerState+0x38>)
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d102      	bne.n	800c422 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c41c:	2302      	movs	r3, #2
 800c41e:	607b      	str	r3, [r7, #4]
 800c420:	e001      	b.n	800c426 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c422:	2300      	movs	r3, #0
 800c424:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c426:	687b      	ldr	r3, [r7, #4]
	}
 800c428:	4618      	mov	r0, r3
 800c42a:	370c      	adds	r7, #12
 800c42c:	46bd      	mov	sp, r7
 800c42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c432:	4770      	bx	lr
 800c434:	20000ee8 	.word	0x20000ee8
 800c438:	20000f04 	.word	0x20000f04

0800c43c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c43c:	b580      	push	{r7, lr}
 800c43e:	b086      	sub	sp, #24
 800c440:	af00      	add	r7, sp, #0
 800c442:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c448:	2300      	movs	r3, #0
 800c44a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d058      	beq.n	800c504 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c452:	4b2f      	ldr	r3, [pc, #188]	@ (800c510 <xTaskPriorityDisinherit+0xd4>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	693a      	ldr	r2, [r7, #16]
 800c458:	429a      	cmp	r2, r3
 800c45a:	d00b      	beq.n	800c474 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c45c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c460:	f383 8811 	msr	BASEPRI, r3
 800c464:	f3bf 8f6f 	isb	sy
 800c468:	f3bf 8f4f 	dsb	sy
 800c46c:	60fb      	str	r3, [r7, #12]
}
 800c46e:	bf00      	nop
 800c470:	bf00      	nop
 800c472:	e7fd      	b.n	800c470 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d10b      	bne.n	800c494 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c47c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c480:	f383 8811 	msr	BASEPRI, r3
 800c484:	f3bf 8f6f 	isb	sy
 800c488:	f3bf 8f4f 	dsb	sy
 800c48c:	60bb      	str	r3, [r7, #8]
}
 800c48e:	bf00      	nop
 800c490:	bf00      	nop
 800c492:	e7fd      	b.n	800c490 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c494:	693b      	ldr	r3, [r7, #16]
 800c496:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c498:	1e5a      	subs	r2, r3, #1
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c49e:	693b      	ldr	r3, [r7, #16]
 800c4a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c4a6:	429a      	cmp	r2, r3
 800c4a8:	d02c      	beq.n	800c504 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c4aa:	693b      	ldr	r3, [r7, #16]
 800c4ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d128      	bne.n	800c504 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c4b2:	693b      	ldr	r3, [r7, #16]
 800c4b4:	3304      	adds	r3, #4
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f7fe fb44 	bl	800ab44 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c4bc:	693b      	ldr	r3, [r7, #16]
 800c4be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c4cc:	693b      	ldr	r3, [r7, #16]
 800c4ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c4d0:	693b      	ldr	r3, [r7, #16]
 800c4d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4d4:	4b0f      	ldr	r3, [pc, #60]	@ (800c514 <xTaskPriorityDisinherit+0xd8>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	429a      	cmp	r2, r3
 800c4da:	d903      	bls.n	800c4e4 <xTaskPriorityDisinherit+0xa8>
 800c4dc:	693b      	ldr	r3, [r7, #16]
 800c4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4e0:	4a0c      	ldr	r2, [pc, #48]	@ (800c514 <xTaskPriorityDisinherit+0xd8>)
 800c4e2:	6013      	str	r3, [r2, #0]
 800c4e4:	693b      	ldr	r3, [r7, #16]
 800c4e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4e8:	4613      	mov	r3, r2
 800c4ea:	009b      	lsls	r3, r3, #2
 800c4ec:	4413      	add	r3, r2
 800c4ee:	009b      	lsls	r3, r3, #2
 800c4f0:	4a09      	ldr	r2, [pc, #36]	@ (800c518 <xTaskPriorityDisinherit+0xdc>)
 800c4f2:	441a      	add	r2, r3
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	3304      	adds	r3, #4
 800c4f8:	4619      	mov	r1, r3
 800c4fa:	4610      	mov	r0, r2
 800c4fc:	f7fe fac5 	bl	800aa8a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c500:	2301      	movs	r3, #1
 800c502:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c504:	697b      	ldr	r3, [r7, #20]
	}
 800c506:	4618      	mov	r0, r3
 800c508:	3718      	adds	r7, #24
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bd80      	pop	{r7, pc}
 800c50e:	bf00      	nop
 800c510:	20000a08 	.word	0x20000a08
 800c514:	20000ee4 	.word	0x20000ee4
 800c518:	20000a0c 	.word	0x20000a0c

0800c51c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b084      	sub	sp, #16
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c526:	4b21      	ldr	r3, [pc, #132]	@ (800c5ac <prvAddCurrentTaskToDelayedList+0x90>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c52c:	4b20      	ldr	r3, [pc, #128]	@ (800c5b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	3304      	adds	r3, #4
 800c532:	4618      	mov	r0, r3
 800c534:	f7fe fb06 	bl	800ab44 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c53e:	d10a      	bne.n	800c556 <prvAddCurrentTaskToDelayedList+0x3a>
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d007      	beq.n	800c556 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c546:	4b1a      	ldr	r3, [pc, #104]	@ (800c5b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	3304      	adds	r3, #4
 800c54c:	4619      	mov	r1, r3
 800c54e:	4819      	ldr	r0, [pc, #100]	@ (800c5b4 <prvAddCurrentTaskToDelayedList+0x98>)
 800c550:	f7fe fa9b 	bl	800aa8a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c554:	e026      	b.n	800c5a4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	4413      	add	r3, r2
 800c55c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c55e:	4b14      	ldr	r3, [pc, #80]	@ (800c5b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	68ba      	ldr	r2, [r7, #8]
 800c564:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c566:	68ba      	ldr	r2, [r7, #8]
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d209      	bcs.n	800c582 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c56e:	4b12      	ldr	r3, [pc, #72]	@ (800c5b8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c570:	681a      	ldr	r2, [r3, #0]
 800c572:	4b0f      	ldr	r3, [pc, #60]	@ (800c5b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	3304      	adds	r3, #4
 800c578:	4619      	mov	r1, r3
 800c57a:	4610      	mov	r0, r2
 800c57c:	f7fe faa9 	bl	800aad2 <vListInsert>
}
 800c580:	e010      	b.n	800c5a4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c582:	4b0e      	ldr	r3, [pc, #56]	@ (800c5bc <prvAddCurrentTaskToDelayedList+0xa0>)
 800c584:	681a      	ldr	r2, [r3, #0]
 800c586:	4b0a      	ldr	r3, [pc, #40]	@ (800c5b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	3304      	adds	r3, #4
 800c58c:	4619      	mov	r1, r3
 800c58e:	4610      	mov	r0, r2
 800c590:	f7fe fa9f 	bl	800aad2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c594:	4b0a      	ldr	r3, [pc, #40]	@ (800c5c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	68ba      	ldr	r2, [r7, #8]
 800c59a:	429a      	cmp	r2, r3
 800c59c:	d202      	bcs.n	800c5a4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c59e:	4a08      	ldr	r2, [pc, #32]	@ (800c5c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	6013      	str	r3, [r2, #0]
}
 800c5a4:	bf00      	nop
 800c5a6:	3710      	adds	r7, #16
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}
 800c5ac:	20000ee0 	.word	0x20000ee0
 800c5b0:	20000a08 	.word	0x20000a08
 800c5b4:	20000ec8 	.word	0x20000ec8
 800c5b8:	20000e98 	.word	0x20000e98
 800c5bc:	20000e94 	.word	0x20000e94
 800c5c0:	20000efc 	.word	0x20000efc

0800c5c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b08a      	sub	sp, #40	@ 0x28
 800c5c8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c5ce:	f000 fb13 	bl	800cbf8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c5d2:	4b1d      	ldr	r3, [pc, #116]	@ (800c648 <xTimerCreateTimerTask+0x84>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d021      	beq.n	800c61e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c5da:	2300      	movs	r3, #0
 800c5dc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c5de:	2300      	movs	r3, #0
 800c5e0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c5e2:	1d3a      	adds	r2, r7, #4
 800c5e4:	f107 0108 	add.w	r1, r7, #8
 800c5e8:	f107 030c 	add.w	r3, r7, #12
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	f7fe fa05 	bl	800a9fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c5f2:	6879      	ldr	r1, [r7, #4]
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	68fa      	ldr	r2, [r7, #12]
 800c5f8:	9202      	str	r2, [sp, #8]
 800c5fa:	9301      	str	r3, [sp, #4]
 800c5fc:	2302      	movs	r3, #2
 800c5fe:	9300      	str	r3, [sp, #0]
 800c600:	2300      	movs	r3, #0
 800c602:	460a      	mov	r2, r1
 800c604:	4911      	ldr	r1, [pc, #68]	@ (800c64c <xTimerCreateTimerTask+0x88>)
 800c606:	4812      	ldr	r0, [pc, #72]	@ (800c650 <xTimerCreateTimerTask+0x8c>)
 800c608:	f7ff f8a2 	bl	800b750 <xTaskCreateStatic>
 800c60c:	4603      	mov	r3, r0
 800c60e:	4a11      	ldr	r2, [pc, #68]	@ (800c654 <xTimerCreateTimerTask+0x90>)
 800c610:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c612:	4b10      	ldr	r3, [pc, #64]	@ (800c654 <xTimerCreateTimerTask+0x90>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d001      	beq.n	800c61e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c61a:	2301      	movs	r3, #1
 800c61c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c61e:	697b      	ldr	r3, [r7, #20]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d10b      	bne.n	800c63c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c628:	f383 8811 	msr	BASEPRI, r3
 800c62c:	f3bf 8f6f 	isb	sy
 800c630:	f3bf 8f4f 	dsb	sy
 800c634:	613b      	str	r3, [r7, #16]
}
 800c636:	bf00      	nop
 800c638:	bf00      	nop
 800c63a:	e7fd      	b.n	800c638 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c63c:	697b      	ldr	r3, [r7, #20]
}
 800c63e:	4618      	mov	r0, r3
 800c640:	3718      	adds	r7, #24
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
 800c646:	bf00      	nop
 800c648:	20000f38 	.word	0x20000f38
 800c64c:	0800de9c 	.word	0x0800de9c
 800c650:	0800c791 	.word	0x0800c791
 800c654:	20000f3c 	.word	0x20000f3c

0800c658 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b08a      	sub	sp, #40	@ 0x28
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	60f8      	str	r0, [r7, #12]
 800c660:	60b9      	str	r1, [r7, #8]
 800c662:	607a      	str	r2, [r7, #4]
 800c664:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c666:	2300      	movs	r3, #0
 800c668:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d10b      	bne.n	800c688 <xTimerGenericCommand+0x30>
	__asm volatile
 800c670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c674:	f383 8811 	msr	BASEPRI, r3
 800c678:	f3bf 8f6f 	isb	sy
 800c67c:	f3bf 8f4f 	dsb	sy
 800c680:	623b      	str	r3, [r7, #32]
}
 800c682:	bf00      	nop
 800c684:	bf00      	nop
 800c686:	e7fd      	b.n	800c684 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c688:	4b19      	ldr	r3, [pc, #100]	@ (800c6f0 <xTimerGenericCommand+0x98>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d02a      	beq.n	800c6e6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c690:	68bb      	ldr	r3, [r7, #8]
 800c692:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c69c:	68bb      	ldr	r3, [r7, #8]
 800c69e:	2b05      	cmp	r3, #5
 800c6a0:	dc18      	bgt.n	800c6d4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c6a2:	f7ff fead 	bl	800c400 <xTaskGetSchedulerState>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	2b02      	cmp	r3, #2
 800c6aa:	d109      	bne.n	800c6c0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c6ac:	4b10      	ldr	r3, [pc, #64]	@ (800c6f0 <xTimerGenericCommand+0x98>)
 800c6ae:	6818      	ldr	r0, [r3, #0]
 800c6b0:	f107 0110 	add.w	r1, r7, #16
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c6b8:	f7fe fbb4 	bl	800ae24 <xQueueGenericSend>
 800c6bc:	6278      	str	r0, [r7, #36]	@ 0x24
 800c6be:	e012      	b.n	800c6e6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c6c0:	4b0b      	ldr	r3, [pc, #44]	@ (800c6f0 <xTimerGenericCommand+0x98>)
 800c6c2:	6818      	ldr	r0, [r3, #0]
 800c6c4:	f107 0110 	add.w	r1, r7, #16
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	f7fe fbaa 	bl	800ae24 <xQueueGenericSend>
 800c6d0:	6278      	str	r0, [r7, #36]	@ 0x24
 800c6d2:	e008      	b.n	800c6e6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c6d4:	4b06      	ldr	r3, [pc, #24]	@ (800c6f0 <xTimerGenericCommand+0x98>)
 800c6d6:	6818      	ldr	r0, [r3, #0]
 800c6d8:	f107 0110 	add.w	r1, r7, #16
 800c6dc:	2300      	movs	r3, #0
 800c6de:	683a      	ldr	r2, [r7, #0]
 800c6e0:	f7fe fca2 	bl	800b028 <xQueueGenericSendFromISR>
 800c6e4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	3728      	adds	r7, #40	@ 0x28
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bd80      	pop	{r7, pc}
 800c6f0:	20000f38 	.word	0x20000f38

0800c6f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b088      	sub	sp, #32
 800c6f8:	af02      	add	r7, sp, #8
 800c6fa:	6078      	str	r0, [r7, #4]
 800c6fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6fe:	4b23      	ldr	r3, [pc, #140]	@ (800c78c <prvProcessExpiredTimer+0x98>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	68db      	ldr	r3, [r3, #12]
 800c704:	68db      	ldr	r3, [r3, #12]
 800c706:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c708:	697b      	ldr	r3, [r7, #20]
 800c70a:	3304      	adds	r3, #4
 800c70c:	4618      	mov	r0, r3
 800c70e:	f7fe fa19 	bl	800ab44 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c712:	697b      	ldr	r3, [r7, #20]
 800c714:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c718:	f003 0304 	and.w	r3, r3, #4
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d023      	beq.n	800c768 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	699a      	ldr	r2, [r3, #24]
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	18d1      	adds	r1, r2, r3
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	683a      	ldr	r2, [r7, #0]
 800c72c:	6978      	ldr	r0, [r7, #20]
 800c72e:	f000 f8d5 	bl	800c8dc <prvInsertTimerInActiveList>
 800c732:	4603      	mov	r3, r0
 800c734:	2b00      	cmp	r3, #0
 800c736:	d020      	beq.n	800c77a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c738:	2300      	movs	r3, #0
 800c73a:	9300      	str	r3, [sp, #0]
 800c73c:	2300      	movs	r3, #0
 800c73e:	687a      	ldr	r2, [r7, #4]
 800c740:	2100      	movs	r1, #0
 800c742:	6978      	ldr	r0, [r7, #20]
 800c744:	f7ff ff88 	bl	800c658 <xTimerGenericCommand>
 800c748:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c74a:	693b      	ldr	r3, [r7, #16]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d114      	bne.n	800c77a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c754:	f383 8811 	msr	BASEPRI, r3
 800c758:	f3bf 8f6f 	isb	sy
 800c75c:	f3bf 8f4f 	dsb	sy
 800c760:	60fb      	str	r3, [r7, #12]
}
 800c762:	bf00      	nop
 800c764:	bf00      	nop
 800c766:	e7fd      	b.n	800c764 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c768:	697b      	ldr	r3, [r7, #20]
 800c76a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c76e:	f023 0301 	bic.w	r3, r3, #1
 800c772:	b2da      	uxtb	r2, r3
 800c774:	697b      	ldr	r3, [r7, #20]
 800c776:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c77a:	697b      	ldr	r3, [r7, #20]
 800c77c:	6a1b      	ldr	r3, [r3, #32]
 800c77e:	6978      	ldr	r0, [r7, #20]
 800c780:	4798      	blx	r3
}
 800c782:	bf00      	nop
 800c784:	3718      	adds	r7, #24
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}
 800c78a:	bf00      	nop
 800c78c:	20000f30 	.word	0x20000f30

0800c790 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c790:	b580      	push	{r7, lr}
 800c792:	b084      	sub	sp, #16
 800c794:	af00      	add	r7, sp, #0
 800c796:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c798:	f107 0308 	add.w	r3, r7, #8
 800c79c:	4618      	mov	r0, r3
 800c79e:	f000 f859 	bl	800c854 <prvGetNextExpireTime>
 800c7a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	4619      	mov	r1, r3
 800c7a8:	68f8      	ldr	r0, [r7, #12]
 800c7aa:	f000 f805 	bl	800c7b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c7ae:	f000 f8d7 	bl	800c960 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c7b2:	bf00      	nop
 800c7b4:	e7f0      	b.n	800c798 <prvTimerTask+0x8>
	...

0800c7b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b084      	sub	sp, #16
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
 800c7c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c7c2:	f7ff fa29 	bl	800bc18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c7c6:	f107 0308 	add.w	r3, r7, #8
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f000 f866 	bl	800c89c <prvSampleTimeNow>
 800c7d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c7d2:	68bb      	ldr	r3, [r7, #8]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d130      	bne.n	800c83a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c7d8:	683b      	ldr	r3, [r7, #0]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d10a      	bne.n	800c7f4 <prvProcessTimerOrBlockTask+0x3c>
 800c7de:	687a      	ldr	r2, [r7, #4]
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	429a      	cmp	r2, r3
 800c7e4:	d806      	bhi.n	800c7f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c7e6:	f7ff fa25 	bl	800bc34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c7ea:	68f9      	ldr	r1, [r7, #12]
 800c7ec:	6878      	ldr	r0, [r7, #4]
 800c7ee:	f7ff ff81 	bl	800c6f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c7f2:	e024      	b.n	800c83e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d008      	beq.n	800c80c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c7fa:	4b13      	ldr	r3, [pc, #76]	@ (800c848 <prvProcessTimerOrBlockTask+0x90>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d101      	bne.n	800c808 <prvProcessTimerOrBlockTask+0x50>
 800c804:	2301      	movs	r3, #1
 800c806:	e000      	b.n	800c80a <prvProcessTimerOrBlockTask+0x52>
 800c808:	2300      	movs	r3, #0
 800c80a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c80c:	4b0f      	ldr	r3, [pc, #60]	@ (800c84c <prvProcessTimerOrBlockTask+0x94>)
 800c80e:	6818      	ldr	r0, [r3, #0]
 800c810:	687a      	ldr	r2, [r7, #4]
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	1ad3      	subs	r3, r2, r3
 800c816:	683a      	ldr	r2, [r7, #0]
 800c818:	4619      	mov	r1, r3
 800c81a:	f7fe ff65 	bl	800b6e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c81e:	f7ff fa09 	bl	800bc34 <xTaskResumeAll>
 800c822:	4603      	mov	r3, r0
 800c824:	2b00      	cmp	r3, #0
 800c826:	d10a      	bne.n	800c83e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c828:	4b09      	ldr	r3, [pc, #36]	@ (800c850 <prvProcessTimerOrBlockTask+0x98>)
 800c82a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c82e:	601a      	str	r2, [r3, #0]
 800c830:	f3bf 8f4f 	dsb	sy
 800c834:	f3bf 8f6f 	isb	sy
}
 800c838:	e001      	b.n	800c83e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c83a:	f7ff f9fb 	bl	800bc34 <xTaskResumeAll>
}
 800c83e:	bf00      	nop
 800c840:	3710      	adds	r7, #16
 800c842:	46bd      	mov	sp, r7
 800c844:	bd80      	pop	{r7, pc}
 800c846:	bf00      	nop
 800c848:	20000f34 	.word	0x20000f34
 800c84c:	20000f38 	.word	0x20000f38
 800c850:	e000ed04 	.word	0xe000ed04

0800c854 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c854:	b480      	push	{r7}
 800c856:	b085      	sub	sp, #20
 800c858:	af00      	add	r7, sp, #0
 800c85a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c85c:	4b0e      	ldr	r3, [pc, #56]	@ (800c898 <prvGetNextExpireTime+0x44>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d101      	bne.n	800c86a <prvGetNextExpireTime+0x16>
 800c866:	2201      	movs	r2, #1
 800c868:	e000      	b.n	800c86c <prvGetNextExpireTime+0x18>
 800c86a:	2200      	movs	r2, #0
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	2b00      	cmp	r3, #0
 800c876:	d105      	bne.n	800c884 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c878:	4b07      	ldr	r3, [pc, #28]	@ (800c898 <prvGetNextExpireTime+0x44>)
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	68db      	ldr	r3, [r3, #12]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	60fb      	str	r3, [r7, #12]
 800c882:	e001      	b.n	800c888 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c884:	2300      	movs	r3, #0
 800c886:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c888:	68fb      	ldr	r3, [r7, #12]
}
 800c88a:	4618      	mov	r0, r3
 800c88c:	3714      	adds	r7, #20
 800c88e:	46bd      	mov	sp, r7
 800c890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c894:	4770      	bx	lr
 800c896:	bf00      	nop
 800c898:	20000f30 	.word	0x20000f30

0800c89c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b084      	sub	sp, #16
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c8a4:	f7ff fa64 	bl	800bd70 <xTaskGetTickCount>
 800c8a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c8aa:	4b0b      	ldr	r3, [pc, #44]	@ (800c8d8 <prvSampleTimeNow+0x3c>)
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	68fa      	ldr	r2, [r7, #12]
 800c8b0:	429a      	cmp	r2, r3
 800c8b2:	d205      	bcs.n	800c8c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c8b4:	f000 f93a 	bl	800cb2c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	601a      	str	r2, [r3, #0]
 800c8be:	e002      	b.n	800c8c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c8c6:	4a04      	ldr	r2, [pc, #16]	@ (800c8d8 <prvSampleTimeNow+0x3c>)
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c8cc:	68fb      	ldr	r3, [r7, #12]
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	3710      	adds	r7, #16
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}
 800c8d6:	bf00      	nop
 800c8d8:	20000f40 	.word	0x20000f40

0800c8dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b086      	sub	sp, #24
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	60f8      	str	r0, [r7, #12]
 800c8e4:	60b9      	str	r1, [r7, #8]
 800c8e6:	607a      	str	r2, [r7, #4]
 800c8e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	68ba      	ldr	r2, [r7, #8]
 800c8f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	68fa      	ldr	r2, [r7, #12]
 800c8f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c8fa:	68ba      	ldr	r2, [r7, #8]
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	429a      	cmp	r2, r3
 800c900:	d812      	bhi.n	800c928 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c902:	687a      	ldr	r2, [r7, #4]
 800c904:	683b      	ldr	r3, [r7, #0]
 800c906:	1ad2      	subs	r2, r2, r3
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	699b      	ldr	r3, [r3, #24]
 800c90c:	429a      	cmp	r2, r3
 800c90e:	d302      	bcc.n	800c916 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c910:	2301      	movs	r3, #1
 800c912:	617b      	str	r3, [r7, #20]
 800c914:	e01b      	b.n	800c94e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c916:	4b10      	ldr	r3, [pc, #64]	@ (800c958 <prvInsertTimerInActiveList+0x7c>)
 800c918:	681a      	ldr	r2, [r3, #0]
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	3304      	adds	r3, #4
 800c91e:	4619      	mov	r1, r3
 800c920:	4610      	mov	r0, r2
 800c922:	f7fe f8d6 	bl	800aad2 <vListInsert>
 800c926:	e012      	b.n	800c94e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c928:	687a      	ldr	r2, [r7, #4]
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	429a      	cmp	r2, r3
 800c92e:	d206      	bcs.n	800c93e <prvInsertTimerInActiveList+0x62>
 800c930:	68ba      	ldr	r2, [r7, #8]
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	429a      	cmp	r2, r3
 800c936:	d302      	bcc.n	800c93e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c938:	2301      	movs	r3, #1
 800c93a:	617b      	str	r3, [r7, #20]
 800c93c:	e007      	b.n	800c94e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c93e:	4b07      	ldr	r3, [pc, #28]	@ (800c95c <prvInsertTimerInActiveList+0x80>)
 800c940:	681a      	ldr	r2, [r3, #0]
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	3304      	adds	r3, #4
 800c946:	4619      	mov	r1, r3
 800c948:	4610      	mov	r0, r2
 800c94a:	f7fe f8c2 	bl	800aad2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c94e:	697b      	ldr	r3, [r7, #20]
}
 800c950:	4618      	mov	r0, r3
 800c952:	3718      	adds	r7, #24
 800c954:	46bd      	mov	sp, r7
 800c956:	bd80      	pop	{r7, pc}
 800c958:	20000f34 	.word	0x20000f34
 800c95c:	20000f30 	.word	0x20000f30

0800c960 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b08e      	sub	sp, #56	@ 0x38
 800c964:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c966:	e0ce      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	da19      	bge.n	800c9a2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c96e:	1d3b      	adds	r3, r7, #4
 800c970:	3304      	adds	r3, #4
 800c972:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c976:	2b00      	cmp	r3, #0
 800c978:	d10b      	bne.n	800c992 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c97a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c97e:	f383 8811 	msr	BASEPRI, r3
 800c982:	f3bf 8f6f 	isb	sy
 800c986:	f3bf 8f4f 	dsb	sy
 800c98a:	61fb      	str	r3, [r7, #28]
}
 800c98c:	bf00      	nop
 800c98e:	bf00      	nop
 800c990:	e7fd      	b.n	800c98e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c998:	6850      	ldr	r0, [r2, #4]
 800c99a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c99c:	6892      	ldr	r2, [r2, #8]
 800c99e:	4611      	mov	r1, r2
 800c9a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	f2c0 80ae 	blt.w	800cb06 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c9ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b0:	695b      	ldr	r3, [r3, #20]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d004      	beq.n	800c9c0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c9b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b8:	3304      	adds	r3, #4
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f7fe f8c2 	bl	800ab44 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c9c0:	463b      	mov	r3, r7
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	f7ff ff6a 	bl	800c89c <prvSampleTimeNow>
 800c9c8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	2b09      	cmp	r3, #9
 800c9ce:	f200 8097 	bhi.w	800cb00 <prvProcessReceivedCommands+0x1a0>
 800c9d2:	a201      	add	r2, pc, #4	@ (adr r2, 800c9d8 <prvProcessReceivedCommands+0x78>)
 800c9d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9d8:	0800ca01 	.word	0x0800ca01
 800c9dc:	0800ca01 	.word	0x0800ca01
 800c9e0:	0800ca01 	.word	0x0800ca01
 800c9e4:	0800ca77 	.word	0x0800ca77
 800c9e8:	0800ca8b 	.word	0x0800ca8b
 800c9ec:	0800cad7 	.word	0x0800cad7
 800c9f0:	0800ca01 	.word	0x0800ca01
 800c9f4:	0800ca01 	.word	0x0800ca01
 800c9f8:	0800ca77 	.word	0x0800ca77
 800c9fc:	0800ca8b 	.word	0x0800ca8b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca06:	f043 0301 	orr.w	r3, r3, #1
 800ca0a:	b2da      	uxtb	r2, r3
 800ca0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ca12:	68ba      	ldr	r2, [r7, #8]
 800ca14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca16:	699b      	ldr	r3, [r3, #24]
 800ca18:	18d1      	adds	r1, r2, r3
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca20:	f7ff ff5c 	bl	800c8dc <prvInsertTimerInActiveList>
 800ca24:	4603      	mov	r3, r0
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d06c      	beq.n	800cb04 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca2c:	6a1b      	ldr	r3, [r3, #32]
 800ca2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca38:	f003 0304 	and.w	r3, r3, #4
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d061      	beq.n	800cb04 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ca40:	68ba      	ldr	r2, [r7, #8]
 800ca42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca44:	699b      	ldr	r3, [r3, #24]
 800ca46:	441a      	add	r2, r3
 800ca48:	2300      	movs	r3, #0
 800ca4a:	9300      	str	r3, [sp, #0]
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	2100      	movs	r1, #0
 800ca50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ca52:	f7ff fe01 	bl	800c658 <xTimerGenericCommand>
 800ca56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ca58:	6a3b      	ldr	r3, [r7, #32]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d152      	bne.n	800cb04 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ca5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca62:	f383 8811 	msr	BASEPRI, r3
 800ca66:	f3bf 8f6f 	isb	sy
 800ca6a:	f3bf 8f4f 	dsb	sy
 800ca6e:	61bb      	str	r3, [r7, #24]
}
 800ca70:	bf00      	nop
 800ca72:	bf00      	nop
 800ca74:	e7fd      	b.n	800ca72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca7c:	f023 0301 	bic.w	r3, r3, #1
 800ca80:	b2da      	uxtb	r2, r3
 800ca82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ca88:	e03d      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ca8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca90:	f043 0301 	orr.w	r3, r3, #1
 800ca94:	b2da      	uxtb	r2, r3
 800ca96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca98:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ca9c:	68ba      	ldr	r2, [r7, #8]
 800ca9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caa0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800caa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caa4:	699b      	ldr	r3, [r3, #24]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d10b      	bne.n	800cac2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800caaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caae:	f383 8811 	msr	BASEPRI, r3
 800cab2:	f3bf 8f6f 	isb	sy
 800cab6:	f3bf 8f4f 	dsb	sy
 800caba:	617b      	str	r3, [r7, #20]
}
 800cabc:	bf00      	nop
 800cabe:	bf00      	nop
 800cac0:	e7fd      	b.n	800cabe <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cac4:	699a      	ldr	r2, [r3, #24]
 800cac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac8:	18d1      	adds	r1, r2, r3
 800caca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cacc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cace:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cad0:	f7ff ff04 	bl	800c8dc <prvInsertTimerInActiveList>
					break;
 800cad4:	e017      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cad8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cadc:	f003 0302 	and.w	r3, r3, #2
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d103      	bne.n	800caec <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800cae4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cae6:	f000 fbe7 	bl	800d2b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800caea:	e00c      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800caec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800caf2:	f023 0301 	bic.w	r3, r3, #1
 800caf6:	b2da      	uxtb	r2, r3
 800caf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cafa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cafe:	e002      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800cb00:	bf00      	nop
 800cb02:	e000      	b.n	800cb06 <prvProcessReceivedCommands+0x1a6>
					break;
 800cb04:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cb06:	4b08      	ldr	r3, [pc, #32]	@ (800cb28 <prvProcessReceivedCommands+0x1c8>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	1d39      	adds	r1, r7, #4
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	4618      	mov	r0, r3
 800cb10:	f7fe fb28 	bl	800b164 <xQueueReceive>
 800cb14:	4603      	mov	r3, r0
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	f47f af26 	bne.w	800c968 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cb1c:	bf00      	nop
 800cb1e:	bf00      	nop
 800cb20:	3730      	adds	r7, #48	@ 0x30
 800cb22:	46bd      	mov	sp, r7
 800cb24:	bd80      	pop	{r7, pc}
 800cb26:	bf00      	nop
 800cb28:	20000f38 	.word	0x20000f38

0800cb2c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b088      	sub	sp, #32
 800cb30:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cb32:	e049      	b.n	800cbc8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cb34:	4b2e      	ldr	r3, [pc, #184]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	68db      	ldr	r3, [r3, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb3e:	4b2c      	ldr	r3, [pc, #176]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	68db      	ldr	r3, [r3, #12]
 800cb44:	68db      	ldr	r3, [r3, #12]
 800cb46:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	3304      	adds	r3, #4
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	f7fd fff9 	bl	800ab44 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	6a1b      	ldr	r3, [r3, #32]
 800cb56:	68f8      	ldr	r0, [r7, #12]
 800cb58:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb60:	f003 0304 	and.w	r3, r3, #4
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d02f      	beq.n	800cbc8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	699b      	ldr	r3, [r3, #24]
 800cb6c:	693a      	ldr	r2, [r7, #16]
 800cb6e:	4413      	add	r3, r2
 800cb70:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cb72:	68ba      	ldr	r2, [r7, #8]
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	429a      	cmp	r2, r3
 800cb78:	d90e      	bls.n	800cb98 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	68ba      	ldr	r2, [r7, #8]
 800cb7e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	68fa      	ldr	r2, [r7, #12]
 800cb84:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cb86:	4b1a      	ldr	r3, [pc, #104]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cb88:	681a      	ldr	r2, [r3, #0]
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	3304      	adds	r3, #4
 800cb8e:	4619      	mov	r1, r3
 800cb90:	4610      	mov	r0, r2
 800cb92:	f7fd ff9e 	bl	800aad2 <vListInsert>
 800cb96:	e017      	b.n	800cbc8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cb98:	2300      	movs	r3, #0
 800cb9a:	9300      	str	r3, [sp, #0]
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	693a      	ldr	r2, [r7, #16]
 800cba0:	2100      	movs	r1, #0
 800cba2:	68f8      	ldr	r0, [r7, #12]
 800cba4:	f7ff fd58 	bl	800c658 <xTimerGenericCommand>
 800cba8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d10b      	bne.n	800cbc8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800cbb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbb4:	f383 8811 	msr	BASEPRI, r3
 800cbb8:	f3bf 8f6f 	isb	sy
 800cbbc:	f3bf 8f4f 	dsb	sy
 800cbc0:	603b      	str	r3, [r7, #0]
}
 800cbc2:	bf00      	nop
 800cbc4:	bf00      	nop
 800cbc6:	e7fd      	b.n	800cbc4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cbc8:	4b09      	ldr	r3, [pc, #36]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d1b0      	bne.n	800cb34 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cbd2:	4b07      	ldr	r3, [pc, #28]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cbd8:	4b06      	ldr	r3, [pc, #24]	@ (800cbf4 <prvSwitchTimerLists+0xc8>)
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4a04      	ldr	r2, [pc, #16]	@ (800cbf0 <prvSwitchTimerLists+0xc4>)
 800cbde:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cbe0:	4a04      	ldr	r2, [pc, #16]	@ (800cbf4 <prvSwitchTimerLists+0xc8>)
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	6013      	str	r3, [r2, #0]
}
 800cbe6:	bf00      	nop
 800cbe8:	3718      	adds	r7, #24
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}
 800cbee:	bf00      	nop
 800cbf0:	20000f30 	.word	0x20000f30
 800cbf4:	20000f34 	.word	0x20000f34

0800cbf8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b082      	sub	sp, #8
 800cbfc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cbfe:	f000 f96b 	bl	800ced8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cc02:	4b15      	ldr	r3, [pc, #84]	@ (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d120      	bne.n	800cc4c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cc0a:	4814      	ldr	r0, [pc, #80]	@ (800cc5c <prvCheckForValidListAndQueue+0x64>)
 800cc0c:	f7fd ff10 	bl	800aa30 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cc10:	4813      	ldr	r0, [pc, #76]	@ (800cc60 <prvCheckForValidListAndQueue+0x68>)
 800cc12:	f7fd ff0d 	bl	800aa30 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cc16:	4b13      	ldr	r3, [pc, #76]	@ (800cc64 <prvCheckForValidListAndQueue+0x6c>)
 800cc18:	4a10      	ldr	r2, [pc, #64]	@ (800cc5c <prvCheckForValidListAndQueue+0x64>)
 800cc1a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cc1c:	4b12      	ldr	r3, [pc, #72]	@ (800cc68 <prvCheckForValidListAndQueue+0x70>)
 800cc1e:	4a10      	ldr	r2, [pc, #64]	@ (800cc60 <prvCheckForValidListAndQueue+0x68>)
 800cc20:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cc22:	2300      	movs	r3, #0
 800cc24:	9300      	str	r3, [sp, #0]
 800cc26:	4b11      	ldr	r3, [pc, #68]	@ (800cc6c <prvCheckForValidListAndQueue+0x74>)
 800cc28:	4a11      	ldr	r2, [pc, #68]	@ (800cc70 <prvCheckForValidListAndQueue+0x78>)
 800cc2a:	2110      	movs	r1, #16
 800cc2c:	200a      	movs	r0, #10
 800cc2e:	f7fe f81d 	bl	800ac6c <xQueueGenericCreateStatic>
 800cc32:	4603      	mov	r3, r0
 800cc34:	4a08      	ldr	r2, [pc, #32]	@ (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc36:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cc38:	4b07      	ldr	r3, [pc, #28]	@ (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d005      	beq.n	800cc4c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cc40:	4b05      	ldr	r3, [pc, #20]	@ (800cc58 <prvCheckForValidListAndQueue+0x60>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	490b      	ldr	r1, [pc, #44]	@ (800cc74 <prvCheckForValidListAndQueue+0x7c>)
 800cc46:	4618      	mov	r0, r3
 800cc48:	f7fe fd24 	bl	800b694 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cc4c:	f000 f976 	bl	800cf3c <vPortExitCritical>
}
 800cc50:	bf00      	nop
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}
 800cc56:	bf00      	nop
 800cc58:	20000f38 	.word	0x20000f38
 800cc5c:	20000f08 	.word	0x20000f08
 800cc60:	20000f1c 	.word	0x20000f1c
 800cc64:	20000f30 	.word	0x20000f30
 800cc68:	20000f34 	.word	0x20000f34
 800cc6c:	20000fe4 	.word	0x20000fe4
 800cc70:	20000f44 	.word	0x20000f44
 800cc74:	0800dea4 	.word	0x0800dea4

0800cc78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cc78:	b480      	push	{r7}
 800cc7a:	b085      	sub	sp, #20
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	60f8      	str	r0, [r7, #12]
 800cc80:	60b9      	str	r1, [r7, #8]
 800cc82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	3b04      	subs	r3, #4
 800cc88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800cc90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	3b04      	subs	r3, #4
 800cc96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cc98:	68bb      	ldr	r3, [r7, #8]
 800cc9a:	f023 0201 	bic.w	r2, r3, #1
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	3b04      	subs	r3, #4
 800cca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cca8:	4a0c      	ldr	r2, [pc, #48]	@ (800ccdc <pxPortInitialiseStack+0x64>)
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	3b14      	subs	r3, #20
 800ccb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ccb4:	687a      	ldr	r2, [r7, #4]
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	3b04      	subs	r3, #4
 800ccbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f06f 0202 	mvn.w	r2, #2
 800ccc6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	3b20      	subs	r3, #32
 800cccc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ccce:	68fb      	ldr	r3, [r7, #12]
}
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	3714      	adds	r7, #20
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccda:	4770      	bx	lr
 800ccdc:	0800cce1 	.word	0x0800cce1

0800cce0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cce0:	b480      	push	{r7}
 800cce2:	b085      	sub	sp, #20
 800cce4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cce6:	2300      	movs	r3, #0
 800cce8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ccea:	4b13      	ldr	r3, [pc, #76]	@ (800cd38 <prvTaskExitError+0x58>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccf2:	d00b      	beq.n	800cd0c <prvTaskExitError+0x2c>
	__asm volatile
 800ccf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccf8:	f383 8811 	msr	BASEPRI, r3
 800ccfc:	f3bf 8f6f 	isb	sy
 800cd00:	f3bf 8f4f 	dsb	sy
 800cd04:	60fb      	str	r3, [r7, #12]
}
 800cd06:	bf00      	nop
 800cd08:	bf00      	nop
 800cd0a:	e7fd      	b.n	800cd08 <prvTaskExitError+0x28>
	__asm volatile
 800cd0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd10:	f383 8811 	msr	BASEPRI, r3
 800cd14:	f3bf 8f6f 	isb	sy
 800cd18:	f3bf 8f4f 	dsb	sy
 800cd1c:	60bb      	str	r3, [r7, #8]
}
 800cd1e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cd20:	bf00      	nop
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d0fc      	beq.n	800cd22 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cd28:	bf00      	nop
 800cd2a:	bf00      	nop
 800cd2c:	3714      	adds	r7, #20
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd34:	4770      	bx	lr
 800cd36:	bf00      	nop
 800cd38:	2000003c 	.word	0x2000003c
 800cd3c:	00000000 	.word	0x00000000

0800cd40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cd40:	4b07      	ldr	r3, [pc, #28]	@ (800cd60 <pxCurrentTCBConst2>)
 800cd42:	6819      	ldr	r1, [r3, #0]
 800cd44:	6808      	ldr	r0, [r1, #0]
 800cd46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd4a:	f380 8809 	msr	PSP, r0
 800cd4e:	f3bf 8f6f 	isb	sy
 800cd52:	f04f 0000 	mov.w	r0, #0
 800cd56:	f380 8811 	msr	BASEPRI, r0
 800cd5a:	4770      	bx	lr
 800cd5c:	f3af 8000 	nop.w

0800cd60 <pxCurrentTCBConst2>:
 800cd60:	20000a08 	.word	0x20000a08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cd64:	bf00      	nop
 800cd66:	bf00      	nop

0800cd68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cd68:	4808      	ldr	r0, [pc, #32]	@ (800cd8c <prvPortStartFirstTask+0x24>)
 800cd6a:	6800      	ldr	r0, [r0, #0]
 800cd6c:	6800      	ldr	r0, [r0, #0]
 800cd6e:	f380 8808 	msr	MSP, r0
 800cd72:	f04f 0000 	mov.w	r0, #0
 800cd76:	f380 8814 	msr	CONTROL, r0
 800cd7a:	b662      	cpsie	i
 800cd7c:	b661      	cpsie	f
 800cd7e:	f3bf 8f4f 	dsb	sy
 800cd82:	f3bf 8f6f 	isb	sy
 800cd86:	df00      	svc	0
 800cd88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cd8a:	bf00      	nop
 800cd8c:	e000ed08 	.word	0xe000ed08

0800cd90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b086      	sub	sp, #24
 800cd94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cd96:	4b47      	ldr	r3, [pc, #284]	@ (800ceb4 <xPortStartScheduler+0x124>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	4a47      	ldr	r2, [pc, #284]	@ (800ceb8 <xPortStartScheduler+0x128>)
 800cd9c:	4293      	cmp	r3, r2
 800cd9e:	d10b      	bne.n	800cdb8 <xPortStartScheduler+0x28>
	__asm volatile
 800cda0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cda4:	f383 8811 	msr	BASEPRI, r3
 800cda8:	f3bf 8f6f 	isb	sy
 800cdac:	f3bf 8f4f 	dsb	sy
 800cdb0:	60fb      	str	r3, [r7, #12]
}
 800cdb2:	bf00      	nop
 800cdb4:	bf00      	nop
 800cdb6:	e7fd      	b.n	800cdb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cdb8:	4b3e      	ldr	r3, [pc, #248]	@ (800ceb4 <xPortStartScheduler+0x124>)
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	4a3f      	ldr	r2, [pc, #252]	@ (800cebc <xPortStartScheduler+0x12c>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d10b      	bne.n	800cdda <xPortStartScheduler+0x4a>
	__asm volatile
 800cdc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdc6:	f383 8811 	msr	BASEPRI, r3
 800cdca:	f3bf 8f6f 	isb	sy
 800cdce:	f3bf 8f4f 	dsb	sy
 800cdd2:	613b      	str	r3, [r7, #16]
}
 800cdd4:	bf00      	nop
 800cdd6:	bf00      	nop
 800cdd8:	e7fd      	b.n	800cdd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cdda:	4b39      	ldr	r3, [pc, #228]	@ (800cec0 <xPortStartScheduler+0x130>)
 800cddc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cdde:	697b      	ldr	r3, [r7, #20]
 800cde0:	781b      	ldrb	r3, [r3, #0]
 800cde2:	b2db      	uxtb	r3, r3
 800cde4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cde6:	697b      	ldr	r3, [r7, #20]
 800cde8:	22ff      	movs	r2, #255	@ 0xff
 800cdea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cdec:	697b      	ldr	r3, [r7, #20]
 800cdee:	781b      	ldrb	r3, [r3, #0]
 800cdf0:	b2db      	uxtb	r3, r3
 800cdf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cdf4:	78fb      	ldrb	r3, [r7, #3]
 800cdf6:	b2db      	uxtb	r3, r3
 800cdf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800cdfc:	b2da      	uxtb	r2, r3
 800cdfe:	4b31      	ldr	r3, [pc, #196]	@ (800cec4 <xPortStartScheduler+0x134>)
 800ce00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ce02:	4b31      	ldr	r3, [pc, #196]	@ (800cec8 <xPortStartScheduler+0x138>)
 800ce04:	2207      	movs	r2, #7
 800ce06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ce08:	e009      	b.n	800ce1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ce0a:	4b2f      	ldr	r3, [pc, #188]	@ (800cec8 <xPortStartScheduler+0x138>)
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	3b01      	subs	r3, #1
 800ce10:	4a2d      	ldr	r2, [pc, #180]	@ (800cec8 <xPortStartScheduler+0x138>)
 800ce12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ce14:	78fb      	ldrb	r3, [r7, #3]
 800ce16:	b2db      	uxtb	r3, r3
 800ce18:	005b      	lsls	r3, r3, #1
 800ce1a:	b2db      	uxtb	r3, r3
 800ce1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ce1e:	78fb      	ldrb	r3, [r7, #3]
 800ce20:	b2db      	uxtb	r3, r3
 800ce22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ce26:	2b80      	cmp	r3, #128	@ 0x80
 800ce28:	d0ef      	beq.n	800ce0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ce2a:	4b27      	ldr	r3, [pc, #156]	@ (800cec8 <xPortStartScheduler+0x138>)
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	f1c3 0307 	rsb	r3, r3, #7
 800ce32:	2b04      	cmp	r3, #4
 800ce34:	d00b      	beq.n	800ce4e <xPortStartScheduler+0xbe>
	__asm volatile
 800ce36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce3a:	f383 8811 	msr	BASEPRI, r3
 800ce3e:	f3bf 8f6f 	isb	sy
 800ce42:	f3bf 8f4f 	dsb	sy
 800ce46:	60bb      	str	r3, [r7, #8]
}
 800ce48:	bf00      	nop
 800ce4a:	bf00      	nop
 800ce4c:	e7fd      	b.n	800ce4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ce4e:	4b1e      	ldr	r3, [pc, #120]	@ (800cec8 <xPortStartScheduler+0x138>)
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	021b      	lsls	r3, r3, #8
 800ce54:	4a1c      	ldr	r2, [pc, #112]	@ (800cec8 <xPortStartScheduler+0x138>)
 800ce56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ce58:	4b1b      	ldr	r3, [pc, #108]	@ (800cec8 <xPortStartScheduler+0x138>)
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ce60:	4a19      	ldr	r2, [pc, #100]	@ (800cec8 <xPortStartScheduler+0x138>)
 800ce62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	b2da      	uxtb	r2, r3
 800ce68:	697b      	ldr	r3, [r7, #20]
 800ce6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ce6c:	4b17      	ldr	r3, [pc, #92]	@ (800cecc <xPortStartScheduler+0x13c>)
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	4a16      	ldr	r2, [pc, #88]	@ (800cecc <xPortStartScheduler+0x13c>)
 800ce72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ce76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ce78:	4b14      	ldr	r3, [pc, #80]	@ (800cecc <xPortStartScheduler+0x13c>)
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	4a13      	ldr	r2, [pc, #76]	@ (800cecc <xPortStartScheduler+0x13c>)
 800ce7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ce82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ce84:	f000 f8da 	bl	800d03c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ce88:	4b11      	ldr	r3, [pc, #68]	@ (800ced0 <xPortStartScheduler+0x140>)
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ce8e:	f000 f8f9 	bl	800d084 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ce92:	4b10      	ldr	r3, [pc, #64]	@ (800ced4 <xPortStartScheduler+0x144>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	4a0f      	ldr	r2, [pc, #60]	@ (800ced4 <xPortStartScheduler+0x144>)
 800ce98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ce9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ce9e:	f7ff ff63 	bl	800cd68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cea2:	f7ff f82f 	bl	800bf04 <vTaskSwitchContext>
	prvTaskExitError();
 800cea6:	f7ff ff1b 	bl	800cce0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ceaa:	2300      	movs	r3, #0
}
 800ceac:	4618      	mov	r0, r3
 800ceae:	3718      	adds	r7, #24
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}
 800ceb4:	e000ed00 	.word	0xe000ed00
 800ceb8:	410fc271 	.word	0x410fc271
 800cebc:	410fc270 	.word	0x410fc270
 800cec0:	e000e400 	.word	0xe000e400
 800cec4:	20001034 	.word	0x20001034
 800cec8:	20001038 	.word	0x20001038
 800cecc:	e000ed20 	.word	0xe000ed20
 800ced0:	2000003c 	.word	0x2000003c
 800ced4:	e000ef34 	.word	0xe000ef34

0800ced8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ced8:	b480      	push	{r7}
 800ceda:	b083      	sub	sp, #12
 800cedc:	af00      	add	r7, sp, #0
	__asm volatile
 800cede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cee2:	f383 8811 	msr	BASEPRI, r3
 800cee6:	f3bf 8f6f 	isb	sy
 800ceea:	f3bf 8f4f 	dsb	sy
 800ceee:	607b      	str	r3, [r7, #4]
}
 800cef0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cef2:	4b10      	ldr	r3, [pc, #64]	@ (800cf34 <vPortEnterCritical+0x5c>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	3301      	adds	r3, #1
 800cef8:	4a0e      	ldr	r2, [pc, #56]	@ (800cf34 <vPortEnterCritical+0x5c>)
 800cefa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cefc:	4b0d      	ldr	r3, [pc, #52]	@ (800cf34 <vPortEnterCritical+0x5c>)
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	2b01      	cmp	r3, #1
 800cf02:	d110      	bne.n	800cf26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cf04:	4b0c      	ldr	r3, [pc, #48]	@ (800cf38 <vPortEnterCritical+0x60>)
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	b2db      	uxtb	r3, r3
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d00b      	beq.n	800cf26 <vPortEnterCritical+0x4e>
	__asm volatile
 800cf0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf12:	f383 8811 	msr	BASEPRI, r3
 800cf16:	f3bf 8f6f 	isb	sy
 800cf1a:	f3bf 8f4f 	dsb	sy
 800cf1e:	603b      	str	r3, [r7, #0]
}
 800cf20:	bf00      	nop
 800cf22:	bf00      	nop
 800cf24:	e7fd      	b.n	800cf22 <vPortEnterCritical+0x4a>
	}
}
 800cf26:	bf00      	nop
 800cf28:	370c      	adds	r7, #12
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf30:	4770      	bx	lr
 800cf32:	bf00      	nop
 800cf34:	2000003c 	.word	0x2000003c
 800cf38:	e000ed04 	.word	0xe000ed04

0800cf3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cf3c:	b480      	push	{r7}
 800cf3e:	b083      	sub	sp, #12
 800cf40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cf42:	4b12      	ldr	r3, [pc, #72]	@ (800cf8c <vPortExitCritical+0x50>)
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d10b      	bne.n	800cf62 <vPortExitCritical+0x26>
	__asm volatile
 800cf4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf4e:	f383 8811 	msr	BASEPRI, r3
 800cf52:	f3bf 8f6f 	isb	sy
 800cf56:	f3bf 8f4f 	dsb	sy
 800cf5a:	607b      	str	r3, [r7, #4]
}
 800cf5c:	bf00      	nop
 800cf5e:	bf00      	nop
 800cf60:	e7fd      	b.n	800cf5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cf62:	4b0a      	ldr	r3, [pc, #40]	@ (800cf8c <vPortExitCritical+0x50>)
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	3b01      	subs	r3, #1
 800cf68:	4a08      	ldr	r2, [pc, #32]	@ (800cf8c <vPortExitCritical+0x50>)
 800cf6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cf6c:	4b07      	ldr	r3, [pc, #28]	@ (800cf8c <vPortExitCritical+0x50>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d105      	bne.n	800cf80 <vPortExitCritical+0x44>
 800cf74:	2300      	movs	r3, #0
 800cf76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	f383 8811 	msr	BASEPRI, r3
}
 800cf7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cf80:	bf00      	nop
 800cf82:	370c      	adds	r7, #12
 800cf84:	46bd      	mov	sp, r7
 800cf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8a:	4770      	bx	lr
 800cf8c:	2000003c 	.word	0x2000003c

0800cf90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cf90:	f3ef 8009 	mrs	r0, PSP
 800cf94:	f3bf 8f6f 	isb	sy
 800cf98:	4b15      	ldr	r3, [pc, #84]	@ (800cff0 <pxCurrentTCBConst>)
 800cf9a:	681a      	ldr	r2, [r3, #0]
 800cf9c:	f01e 0f10 	tst.w	lr, #16
 800cfa0:	bf08      	it	eq
 800cfa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cfa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfaa:	6010      	str	r0, [r2, #0]
 800cfac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cfb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800cfb4:	f380 8811 	msr	BASEPRI, r0
 800cfb8:	f3bf 8f4f 	dsb	sy
 800cfbc:	f3bf 8f6f 	isb	sy
 800cfc0:	f7fe ffa0 	bl	800bf04 <vTaskSwitchContext>
 800cfc4:	f04f 0000 	mov.w	r0, #0
 800cfc8:	f380 8811 	msr	BASEPRI, r0
 800cfcc:	bc09      	pop	{r0, r3}
 800cfce:	6819      	ldr	r1, [r3, #0]
 800cfd0:	6808      	ldr	r0, [r1, #0]
 800cfd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfd6:	f01e 0f10 	tst.w	lr, #16
 800cfda:	bf08      	it	eq
 800cfdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cfe0:	f380 8809 	msr	PSP, r0
 800cfe4:	f3bf 8f6f 	isb	sy
 800cfe8:	4770      	bx	lr
 800cfea:	bf00      	nop
 800cfec:	f3af 8000 	nop.w

0800cff0 <pxCurrentTCBConst>:
 800cff0:	20000a08 	.word	0x20000a08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cff4:	bf00      	nop
 800cff6:	bf00      	nop

0800cff8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b082      	sub	sp, #8
 800cffc:	af00      	add	r7, sp, #0
	__asm volatile
 800cffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d002:	f383 8811 	msr	BASEPRI, r3
 800d006:	f3bf 8f6f 	isb	sy
 800d00a:	f3bf 8f4f 	dsb	sy
 800d00e:	607b      	str	r3, [r7, #4]
}
 800d010:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d012:	f7fe febd 	bl	800bd90 <xTaskIncrementTick>
 800d016:	4603      	mov	r3, r0
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d003      	beq.n	800d024 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d01c:	4b06      	ldr	r3, [pc, #24]	@ (800d038 <xPortSysTickHandler+0x40>)
 800d01e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d022:	601a      	str	r2, [r3, #0]
 800d024:	2300      	movs	r3, #0
 800d026:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d028:	683b      	ldr	r3, [r7, #0]
 800d02a:	f383 8811 	msr	BASEPRI, r3
}
 800d02e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d030:	bf00      	nop
 800d032:	3708      	adds	r7, #8
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}
 800d038:	e000ed04 	.word	0xe000ed04

0800d03c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d03c:	b480      	push	{r7}
 800d03e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d040:	4b0b      	ldr	r3, [pc, #44]	@ (800d070 <vPortSetupTimerInterrupt+0x34>)
 800d042:	2200      	movs	r2, #0
 800d044:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d046:	4b0b      	ldr	r3, [pc, #44]	@ (800d074 <vPortSetupTimerInterrupt+0x38>)
 800d048:	2200      	movs	r2, #0
 800d04a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d04c:	4b0a      	ldr	r3, [pc, #40]	@ (800d078 <vPortSetupTimerInterrupt+0x3c>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	4a0a      	ldr	r2, [pc, #40]	@ (800d07c <vPortSetupTimerInterrupt+0x40>)
 800d052:	fba2 2303 	umull	r2, r3, r2, r3
 800d056:	099b      	lsrs	r3, r3, #6
 800d058:	4a09      	ldr	r2, [pc, #36]	@ (800d080 <vPortSetupTimerInterrupt+0x44>)
 800d05a:	3b01      	subs	r3, #1
 800d05c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d05e:	4b04      	ldr	r3, [pc, #16]	@ (800d070 <vPortSetupTimerInterrupt+0x34>)
 800d060:	2207      	movs	r2, #7
 800d062:	601a      	str	r2, [r3, #0]
}
 800d064:	bf00      	nop
 800d066:	46bd      	mov	sp, r7
 800d068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06c:	4770      	bx	lr
 800d06e:	bf00      	nop
 800d070:	e000e010 	.word	0xe000e010
 800d074:	e000e018 	.word	0xe000e018
 800d078:	20000010 	.word	0x20000010
 800d07c:	10624dd3 	.word	0x10624dd3
 800d080:	e000e014 	.word	0xe000e014

0800d084 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d084:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d094 <vPortEnableVFP+0x10>
 800d088:	6801      	ldr	r1, [r0, #0]
 800d08a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d08e:	6001      	str	r1, [r0, #0]
 800d090:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d092:	bf00      	nop
 800d094:	e000ed88 	.word	0xe000ed88

0800d098 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d098:	b480      	push	{r7}
 800d09a:	b085      	sub	sp, #20
 800d09c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d09e:	f3ef 8305 	mrs	r3, IPSR
 800d0a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	2b0f      	cmp	r3, #15
 800d0a8:	d915      	bls.n	800d0d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d0aa:	4a18      	ldr	r2, [pc, #96]	@ (800d10c <vPortValidateInterruptPriority+0x74>)
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	4413      	add	r3, r2
 800d0b0:	781b      	ldrb	r3, [r3, #0]
 800d0b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d0b4:	4b16      	ldr	r3, [pc, #88]	@ (800d110 <vPortValidateInterruptPriority+0x78>)
 800d0b6:	781b      	ldrb	r3, [r3, #0]
 800d0b8:	7afa      	ldrb	r2, [r7, #11]
 800d0ba:	429a      	cmp	r2, r3
 800d0bc:	d20b      	bcs.n	800d0d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d0be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0c2:	f383 8811 	msr	BASEPRI, r3
 800d0c6:	f3bf 8f6f 	isb	sy
 800d0ca:	f3bf 8f4f 	dsb	sy
 800d0ce:	607b      	str	r3, [r7, #4]
}
 800d0d0:	bf00      	nop
 800d0d2:	bf00      	nop
 800d0d4:	e7fd      	b.n	800d0d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d0d6:	4b0f      	ldr	r3, [pc, #60]	@ (800d114 <vPortValidateInterruptPriority+0x7c>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d0de:	4b0e      	ldr	r3, [pc, #56]	@ (800d118 <vPortValidateInterruptPriority+0x80>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	429a      	cmp	r2, r3
 800d0e4:	d90b      	bls.n	800d0fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d0e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0ea:	f383 8811 	msr	BASEPRI, r3
 800d0ee:	f3bf 8f6f 	isb	sy
 800d0f2:	f3bf 8f4f 	dsb	sy
 800d0f6:	603b      	str	r3, [r7, #0]
}
 800d0f8:	bf00      	nop
 800d0fa:	bf00      	nop
 800d0fc:	e7fd      	b.n	800d0fa <vPortValidateInterruptPriority+0x62>
	}
 800d0fe:	bf00      	nop
 800d100:	3714      	adds	r7, #20
 800d102:	46bd      	mov	sp, r7
 800d104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d108:	4770      	bx	lr
 800d10a:	bf00      	nop
 800d10c:	e000e3f0 	.word	0xe000e3f0
 800d110:	20001034 	.word	0x20001034
 800d114:	e000ed0c 	.word	0xe000ed0c
 800d118:	20001038 	.word	0x20001038

0800d11c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b08a      	sub	sp, #40	@ 0x28
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d124:	2300      	movs	r3, #0
 800d126:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d128:	f7fe fd76 	bl	800bc18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d12c:	4b5c      	ldr	r3, [pc, #368]	@ (800d2a0 <pvPortMalloc+0x184>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d101      	bne.n	800d138 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d134:	f000 f924 	bl	800d380 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d138:	4b5a      	ldr	r3, [pc, #360]	@ (800d2a4 <pvPortMalloc+0x188>)
 800d13a:	681a      	ldr	r2, [r3, #0]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	4013      	ands	r3, r2
 800d140:	2b00      	cmp	r3, #0
 800d142:	f040 8095 	bne.w	800d270 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d01e      	beq.n	800d18a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d14c:	2208      	movs	r2, #8
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	4413      	add	r3, r2
 800d152:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f003 0307 	and.w	r3, r3, #7
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d015      	beq.n	800d18a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f023 0307 	bic.w	r3, r3, #7
 800d164:	3308      	adds	r3, #8
 800d166:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f003 0307 	and.w	r3, r3, #7
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d00b      	beq.n	800d18a <pvPortMalloc+0x6e>
	__asm volatile
 800d172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d176:	f383 8811 	msr	BASEPRI, r3
 800d17a:	f3bf 8f6f 	isb	sy
 800d17e:	f3bf 8f4f 	dsb	sy
 800d182:	617b      	str	r3, [r7, #20]
}
 800d184:	bf00      	nop
 800d186:	bf00      	nop
 800d188:	e7fd      	b.n	800d186 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d06f      	beq.n	800d270 <pvPortMalloc+0x154>
 800d190:	4b45      	ldr	r3, [pc, #276]	@ (800d2a8 <pvPortMalloc+0x18c>)
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	687a      	ldr	r2, [r7, #4]
 800d196:	429a      	cmp	r2, r3
 800d198:	d86a      	bhi.n	800d270 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d19a:	4b44      	ldr	r3, [pc, #272]	@ (800d2ac <pvPortMalloc+0x190>)
 800d19c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d19e:	4b43      	ldr	r3, [pc, #268]	@ (800d2ac <pvPortMalloc+0x190>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d1a4:	e004      	b.n	800d1b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d1a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b2:	685b      	ldr	r3, [r3, #4]
 800d1b4:	687a      	ldr	r2, [r7, #4]
 800d1b6:	429a      	cmp	r2, r3
 800d1b8:	d903      	bls.n	800d1c2 <pvPortMalloc+0xa6>
 800d1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d1f1      	bne.n	800d1a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d1c2:	4b37      	ldr	r3, [pc, #220]	@ (800d2a0 <pvPortMalloc+0x184>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d1c8:	429a      	cmp	r2, r3
 800d1ca:	d051      	beq.n	800d270 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d1cc:	6a3b      	ldr	r3, [r7, #32]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	2208      	movs	r2, #8
 800d1d2:	4413      	add	r3, r2
 800d1d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d8:	681a      	ldr	r2, [r3, #0]
 800d1da:	6a3b      	ldr	r3, [r7, #32]
 800d1dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e0:	685a      	ldr	r2, [r3, #4]
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	1ad2      	subs	r2, r2, r3
 800d1e6:	2308      	movs	r3, #8
 800d1e8:	005b      	lsls	r3, r3, #1
 800d1ea:	429a      	cmp	r2, r3
 800d1ec:	d920      	bls.n	800d230 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d1ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	4413      	add	r3, r2
 800d1f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1f6:	69bb      	ldr	r3, [r7, #24]
 800d1f8:	f003 0307 	and.w	r3, r3, #7
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d00b      	beq.n	800d218 <pvPortMalloc+0xfc>
	__asm volatile
 800d200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d204:	f383 8811 	msr	BASEPRI, r3
 800d208:	f3bf 8f6f 	isb	sy
 800d20c:	f3bf 8f4f 	dsb	sy
 800d210:	613b      	str	r3, [r7, #16]
}
 800d212:	bf00      	nop
 800d214:	bf00      	nop
 800d216:	e7fd      	b.n	800d214 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d21a:	685a      	ldr	r2, [r3, #4]
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	1ad2      	subs	r2, r2, r3
 800d220:	69bb      	ldr	r3, [r7, #24]
 800d222:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d226:	687a      	ldr	r2, [r7, #4]
 800d228:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d22a:	69b8      	ldr	r0, [r7, #24]
 800d22c:	f000 f90a 	bl	800d444 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d230:	4b1d      	ldr	r3, [pc, #116]	@ (800d2a8 <pvPortMalloc+0x18c>)
 800d232:	681a      	ldr	r2, [r3, #0]
 800d234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d236:	685b      	ldr	r3, [r3, #4]
 800d238:	1ad3      	subs	r3, r2, r3
 800d23a:	4a1b      	ldr	r2, [pc, #108]	@ (800d2a8 <pvPortMalloc+0x18c>)
 800d23c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d23e:	4b1a      	ldr	r3, [pc, #104]	@ (800d2a8 <pvPortMalloc+0x18c>)
 800d240:	681a      	ldr	r2, [r3, #0]
 800d242:	4b1b      	ldr	r3, [pc, #108]	@ (800d2b0 <pvPortMalloc+0x194>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	429a      	cmp	r2, r3
 800d248:	d203      	bcs.n	800d252 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d24a:	4b17      	ldr	r3, [pc, #92]	@ (800d2a8 <pvPortMalloc+0x18c>)
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	4a18      	ldr	r2, [pc, #96]	@ (800d2b0 <pvPortMalloc+0x194>)
 800d250:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d254:	685a      	ldr	r2, [r3, #4]
 800d256:	4b13      	ldr	r3, [pc, #76]	@ (800d2a4 <pvPortMalloc+0x188>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	431a      	orrs	r2, r3
 800d25c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d25e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d262:	2200      	movs	r2, #0
 800d264:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d266:	4b13      	ldr	r3, [pc, #76]	@ (800d2b4 <pvPortMalloc+0x198>)
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	3301      	adds	r3, #1
 800d26c:	4a11      	ldr	r2, [pc, #68]	@ (800d2b4 <pvPortMalloc+0x198>)
 800d26e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d270:	f7fe fce0 	bl	800bc34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d274:	69fb      	ldr	r3, [r7, #28]
 800d276:	f003 0307 	and.w	r3, r3, #7
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d00b      	beq.n	800d296 <pvPortMalloc+0x17a>
	__asm volatile
 800d27e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d282:	f383 8811 	msr	BASEPRI, r3
 800d286:	f3bf 8f6f 	isb	sy
 800d28a:	f3bf 8f4f 	dsb	sy
 800d28e:	60fb      	str	r3, [r7, #12]
}
 800d290:	bf00      	nop
 800d292:	bf00      	nop
 800d294:	e7fd      	b.n	800d292 <pvPortMalloc+0x176>
	return pvReturn;
 800d296:	69fb      	ldr	r3, [r7, #28]
}
 800d298:	4618      	mov	r0, r3
 800d29a:	3728      	adds	r7, #40	@ 0x28
 800d29c:	46bd      	mov	sp, r7
 800d29e:	bd80      	pop	{r7, pc}
 800d2a0:	20004c44 	.word	0x20004c44
 800d2a4:	20004c58 	.word	0x20004c58
 800d2a8:	20004c48 	.word	0x20004c48
 800d2ac:	20004c3c 	.word	0x20004c3c
 800d2b0:	20004c4c 	.word	0x20004c4c
 800d2b4:	20004c50 	.word	0x20004c50

0800d2b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b086      	sub	sp, #24
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d04f      	beq.n	800d36a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d2ca:	2308      	movs	r3, #8
 800d2cc:	425b      	negs	r3, r3
 800d2ce:	697a      	ldr	r2, [r7, #20]
 800d2d0:	4413      	add	r3, r2
 800d2d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d2d4:	697b      	ldr	r3, [r7, #20]
 800d2d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d2d8:	693b      	ldr	r3, [r7, #16]
 800d2da:	685a      	ldr	r2, [r3, #4]
 800d2dc:	4b25      	ldr	r3, [pc, #148]	@ (800d374 <vPortFree+0xbc>)
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	4013      	ands	r3, r2
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d10b      	bne.n	800d2fe <vPortFree+0x46>
	__asm volatile
 800d2e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2ea:	f383 8811 	msr	BASEPRI, r3
 800d2ee:	f3bf 8f6f 	isb	sy
 800d2f2:	f3bf 8f4f 	dsb	sy
 800d2f6:	60fb      	str	r3, [r7, #12]
}
 800d2f8:	bf00      	nop
 800d2fa:	bf00      	nop
 800d2fc:	e7fd      	b.n	800d2fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d2fe:	693b      	ldr	r3, [r7, #16]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	2b00      	cmp	r3, #0
 800d304:	d00b      	beq.n	800d31e <vPortFree+0x66>
	__asm volatile
 800d306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d30a:	f383 8811 	msr	BASEPRI, r3
 800d30e:	f3bf 8f6f 	isb	sy
 800d312:	f3bf 8f4f 	dsb	sy
 800d316:	60bb      	str	r3, [r7, #8]
}
 800d318:	bf00      	nop
 800d31a:	bf00      	nop
 800d31c:	e7fd      	b.n	800d31a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	685a      	ldr	r2, [r3, #4]
 800d322:	4b14      	ldr	r3, [pc, #80]	@ (800d374 <vPortFree+0xbc>)
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	4013      	ands	r3, r2
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d01e      	beq.n	800d36a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d32c:	693b      	ldr	r3, [r7, #16]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d11a      	bne.n	800d36a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d334:	693b      	ldr	r3, [r7, #16]
 800d336:	685a      	ldr	r2, [r3, #4]
 800d338:	4b0e      	ldr	r3, [pc, #56]	@ (800d374 <vPortFree+0xbc>)
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	43db      	mvns	r3, r3
 800d33e:	401a      	ands	r2, r3
 800d340:	693b      	ldr	r3, [r7, #16]
 800d342:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d344:	f7fe fc68 	bl	800bc18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d348:	693b      	ldr	r3, [r7, #16]
 800d34a:	685a      	ldr	r2, [r3, #4]
 800d34c:	4b0a      	ldr	r3, [pc, #40]	@ (800d378 <vPortFree+0xc0>)
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	4413      	add	r3, r2
 800d352:	4a09      	ldr	r2, [pc, #36]	@ (800d378 <vPortFree+0xc0>)
 800d354:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d356:	6938      	ldr	r0, [r7, #16]
 800d358:	f000 f874 	bl	800d444 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d35c:	4b07      	ldr	r3, [pc, #28]	@ (800d37c <vPortFree+0xc4>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	3301      	adds	r3, #1
 800d362:	4a06      	ldr	r2, [pc, #24]	@ (800d37c <vPortFree+0xc4>)
 800d364:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d366:	f7fe fc65 	bl	800bc34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d36a:	bf00      	nop
 800d36c:	3718      	adds	r7, #24
 800d36e:	46bd      	mov	sp, r7
 800d370:	bd80      	pop	{r7, pc}
 800d372:	bf00      	nop
 800d374:	20004c58 	.word	0x20004c58
 800d378:	20004c48 	.word	0x20004c48
 800d37c:	20004c54 	.word	0x20004c54

0800d380 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d380:	b480      	push	{r7}
 800d382:	b085      	sub	sp, #20
 800d384:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d386:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d38a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d38c:	4b27      	ldr	r3, [pc, #156]	@ (800d42c <prvHeapInit+0xac>)
 800d38e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	f003 0307 	and.w	r3, r3, #7
 800d396:	2b00      	cmp	r3, #0
 800d398:	d00c      	beq.n	800d3b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	3307      	adds	r3, #7
 800d39e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	f023 0307 	bic.w	r3, r3, #7
 800d3a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d3a8:	68ba      	ldr	r2, [r7, #8]
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	1ad3      	subs	r3, r2, r3
 800d3ae:	4a1f      	ldr	r2, [pc, #124]	@ (800d42c <prvHeapInit+0xac>)
 800d3b0:	4413      	add	r3, r2
 800d3b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d3b8:	4a1d      	ldr	r2, [pc, #116]	@ (800d430 <prvHeapInit+0xb0>)
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d3be:	4b1c      	ldr	r3, [pc, #112]	@ (800d430 <prvHeapInit+0xb0>)
 800d3c0:	2200      	movs	r2, #0
 800d3c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	68ba      	ldr	r2, [r7, #8]
 800d3c8:	4413      	add	r3, r2
 800d3ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d3cc:	2208      	movs	r2, #8
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	1a9b      	subs	r3, r3, r2
 800d3d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	f023 0307 	bic.w	r3, r3, #7
 800d3da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	4a15      	ldr	r2, [pc, #84]	@ (800d434 <prvHeapInit+0xb4>)
 800d3e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d3e2:	4b14      	ldr	r3, [pc, #80]	@ (800d434 <prvHeapInit+0xb4>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d3ea:	4b12      	ldr	r3, [pc, #72]	@ (800d434 <prvHeapInit+0xb4>)
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d3f6:	683b      	ldr	r3, [r7, #0]
 800d3f8:	68fa      	ldr	r2, [r7, #12]
 800d3fa:	1ad2      	subs	r2, r2, r3
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d400:	4b0c      	ldr	r3, [pc, #48]	@ (800d434 <prvHeapInit+0xb4>)
 800d402:	681a      	ldr	r2, [r3, #0]
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	685b      	ldr	r3, [r3, #4]
 800d40c:	4a0a      	ldr	r2, [pc, #40]	@ (800d438 <prvHeapInit+0xb8>)
 800d40e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d410:	683b      	ldr	r3, [r7, #0]
 800d412:	685b      	ldr	r3, [r3, #4]
 800d414:	4a09      	ldr	r2, [pc, #36]	@ (800d43c <prvHeapInit+0xbc>)
 800d416:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d418:	4b09      	ldr	r3, [pc, #36]	@ (800d440 <prvHeapInit+0xc0>)
 800d41a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d41e:	601a      	str	r2, [r3, #0]
}
 800d420:	bf00      	nop
 800d422:	3714      	adds	r7, #20
 800d424:	46bd      	mov	sp, r7
 800d426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42a:	4770      	bx	lr
 800d42c:	2000103c 	.word	0x2000103c
 800d430:	20004c3c 	.word	0x20004c3c
 800d434:	20004c44 	.word	0x20004c44
 800d438:	20004c4c 	.word	0x20004c4c
 800d43c:	20004c48 	.word	0x20004c48
 800d440:	20004c58 	.word	0x20004c58

0800d444 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d444:	b480      	push	{r7}
 800d446:	b085      	sub	sp, #20
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d44c:	4b28      	ldr	r3, [pc, #160]	@ (800d4f0 <prvInsertBlockIntoFreeList+0xac>)
 800d44e:	60fb      	str	r3, [r7, #12]
 800d450:	e002      	b.n	800d458 <prvInsertBlockIntoFreeList+0x14>
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	60fb      	str	r3, [r7, #12]
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	687a      	ldr	r2, [r7, #4]
 800d45e:	429a      	cmp	r2, r3
 800d460:	d8f7      	bhi.n	800d452 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	685b      	ldr	r3, [r3, #4]
 800d46a:	68ba      	ldr	r2, [r7, #8]
 800d46c:	4413      	add	r3, r2
 800d46e:	687a      	ldr	r2, [r7, #4]
 800d470:	429a      	cmp	r2, r3
 800d472:	d108      	bne.n	800d486 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	685a      	ldr	r2, [r3, #4]
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	685b      	ldr	r3, [r3, #4]
 800d47c:	441a      	add	r2, r3
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	685b      	ldr	r3, [r3, #4]
 800d48e:	68ba      	ldr	r2, [r7, #8]
 800d490:	441a      	add	r2, r3
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	429a      	cmp	r2, r3
 800d498:	d118      	bne.n	800d4cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681a      	ldr	r2, [r3, #0]
 800d49e:	4b15      	ldr	r3, [pc, #84]	@ (800d4f4 <prvInsertBlockIntoFreeList+0xb0>)
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	429a      	cmp	r2, r3
 800d4a4:	d00d      	beq.n	800d4c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	685a      	ldr	r2, [r3, #4]
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	685b      	ldr	r3, [r3, #4]
 800d4b0:	441a      	add	r2, r3
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	681a      	ldr	r2, [r3, #0]
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	601a      	str	r2, [r3, #0]
 800d4c0:	e008      	b.n	800d4d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d4c2:	4b0c      	ldr	r3, [pc, #48]	@ (800d4f4 <prvInsertBlockIntoFreeList+0xb0>)
 800d4c4:	681a      	ldr	r2, [r3, #0]
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	601a      	str	r2, [r3, #0]
 800d4ca:	e003      	b.n	800d4d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	681a      	ldr	r2, [r3, #0]
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d4d4:	68fa      	ldr	r2, [r7, #12]
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	429a      	cmp	r2, r3
 800d4da:	d002      	beq.n	800d4e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	687a      	ldr	r2, [r7, #4]
 800d4e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d4e2:	bf00      	nop
 800d4e4:	3714      	adds	r7, #20
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ec:	4770      	bx	lr
 800d4ee:	bf00      	nop
 800d4f0:	20004c3c 	.word	0x20004c3c
 800d4f4:	20004c44 	.word	0x20004c44

0800d4f8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800d4fc:	2201      	movs	r2, #1
 800d4fe:	490e      	ldr	r1, [pc, #56]	@ (800d538 <MX_USB_HOST_Init+0x40>)
 800d500:	480e      	ldr	r0, [pc, #56]	@ (800d53c <MX_USB_HOST_Init+0x44>)
 800d502:	f7fb f9a7 	bl	8008854 <USBH_Init>
 800d506:	4603      	mov	r3, r0
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d001      	beq.n	800d510 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800d50c:	f7f3 fe8e 	bl	800122c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800d510:	490b      	ldr	r1, [pc, #44]	@ (800d540 <MX_USB_HOST_Init+0x48>)
 800d512:	480a      	ldr	r0, [pc, #40]	@ (800d53c <MX_USB_HOST_Init+0x44>)
 800d514:	f7fb fa6b 	bl	80089ee <USBH_RegisterClass>
 800d518:	4603      	mov	r3, r0
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d001      	beq.n	800d522 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800d51e:	f7f3 fe85 	bl	800122c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800d522:	4806      	ldr	r0, [pc, #24]	@ (800d53c <MX_USB_HOST_Init+0x44>)
 800d524:	f7fb faef 	bl	8008b06 <USBH_Start>
 800d528:	4603      	mov	r3, r0
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d001      	beq.n	800d532 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800d52e:	f7f3 fe7d 	bl	800122c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800d532:	bf00      	nop
 800d534:	bd80      	pop	{r7, pc}
 800d536:	bf00      	nop
 800d538:	0800d545 	.word	0x0800d545
 800d53c:	20004c5c 	.word	0x20004c5c
 800d540:	2000001c 	.word	0x2000001c

0800d544 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d544:	b480      	push	{r7}
 800d546:	b083      	sub	sp, #12
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
 800d54c:	460b      	mov	r3, r1
 800d54e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d550:	78fb      	ldrb	r3, [r7, #3]
 800d552:	3b01      	subs	r3, #1
 800d554:	2b04      	cmp	r3, #4
 800d556:	d819      	bhi.n	800d58c <USBH_UserProcess+0x48>
 800d558:	a201      	add	r2, pc, #4	@ (adr r2, 800d560 <USBH_UserProcess+0x1c>)
 800d55a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d55e:	bf00      	nop
 800d560:	0800d58d 	.word	0x0800d58d
 800d564:	0800d57d 	.word	0x0800d57d
 800d568:	0800d58d 	.word	0x0800d58d
 800d56c:	0800d585 	.word	0x0800d585
 800d570:	0800d575 	.word	0x0800d575
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d574:	4b09      	ldr	r3, [pc, #36]	@ (800d59c <USBH_UserProcess+0x58>)
 800d576:	2203      	movs	r2, #3
 800d578:	701a      	strb	r2, [r3, #0]
  break;
 800d57a:	e008      	b.n	800d58e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d57c:	4b07      	ldr	r3, [pc, #28]	@ (800d59c <USBH_UserProcess+0x58>)
 800d57e:	2202      	movs	r2, #2
 800d580:	701a      	strb	r2, [r3, #0]
  break;
 800d582:	e004      	b.n	800d58e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d584:	4b05      	ldr	r3, [pc, #20]	@ (800d59c <USBH_UserProcess+0x58>)
 800d586:	2201      	movs	r2, #1
 800d588:	701a      	strb	r2, [r3, #0]
  break;
 800d58a:	e000      	b.n	800d58e <USBH_UserProcess+0x4a>

  default:
  break;
 800d58c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d58e:	bf00      	nop
 800d590:	370c      	adds	r7, #12
 800d592:	46bd      	mov	sp, r7
 800d594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d598:	4770      	bx	lr
 800d59a:	bf00      	nop
 800d59c:	20005040 	.word	0x20005040

0800d5a0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b08a      	sub	sp, #40	@ 0x28
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d5a8:	f107 0314 	add.w	r3, r7, #20
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	601a      	str	r2, [r3, #0]
 800d5b0:	605a      	str	r2, [r3, #4]
 800d5b2:	609a      	str	r2, [r3, #8]
 800d5b4:	60da      	str	r2, [r3, #12]
 800d5b6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d5c0:	d147      	bne.n	800d652 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	613b      	str	r3, [r7, #16]
 800d5c6:	4b25      	ldr	r3, [pc, #148]	@ (800d65c <HAL_HCD_MspInit+0xbc>)
 800d5c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5ca:	4a24      	ldr	r2, [pc, #144]	@ (800d65c <HAL_HCD_MspInit+0xbc>)
 800d5cc:	f043 0301 	orr.w	r3, r3, #1
 800d5d0:	6313      	str	r3, [r2, #48]	@ 0x30
 800d5d2:	4b22      	ldr	r3, [pc, #136]	@ (800d65c <HAL_HCD_MspInit+0xbc>)
 800d5d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5d6:	f003 0301 	and.w	r3, r3, #1
 800d5da:	613b      	str	r3, [r7, #16]
 800d5dc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d5de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d5e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d5e4:	2300      	movs	r3, #0
 800d5e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d5ec:	f107 0314 	add.w	r3, r7, #20
 800d5f0:	4619      	mov	r1, r3
 800d5f2:	481b      	ldr	r0, [pc, #108]	@ (800d660 <HAL_HCD_MspInit+0xc0>)
 800d5f4:	f7f4 fa24 	bl	8001a40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d5f8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800d5fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d5fe:	2302      	movs	r3, #2
 800d600:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d602:	2300      	movs	r3, #0
 800d604:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d606:	2300      	movs	r3, #0
 800d608:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d60a:	230a      	movs	r3, #10
 800d60c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d60e:	f107 0314 	add.w	r3, r7, #20
 800d612:	4619      	mov	r1, r3
 800d614:	4812      	ldr	r0, [pc, #72]	@ (800d660 <HAL_HCD_MspInit+0xc0>)
 800d616:	f7f4 fa13 	bl	8001a40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d61a:	4b10      	ldr	r3, [pc, #64]	@ (800d65c <HAL_HCD_MspInit+0xbc>)
 800d61c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d61e:	4a0f      	ldr	r2, [pc, #60]	@ (800d65c <HAL_HCD_MspInit+0xbc>)
 800d620:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d624:	6353      	str	r3, [r2, #52]	@ 0x34
 800d626:	2300      	movs	r3, #0
 800d628:	60fb      	str	r3, [r7, #12]
 800d62a:	4b0c      	ldr	r3, [pc, #48]	@ (800d65c <HAL_HCD_MspInit+0xbc>)
 800d62c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d62e:	4a0b      	ldr	r2, [pc, #44]	@ (800d65c <HAL_HCD_MspInit+0xbc>)
 800d630:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d634:	6453      	str	r3, [r2, #68]	@ 0x44
 800d636:	4b09      	ldr	r3, [pc, #36]	@ (800d65c <HAL_HCD_MspInit+0xbc>)
 800d638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d63a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d63e:	60fb      	str	r3, [r7, #12]
 800d640:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800d642:	2200      	movs	r2, #0
 800d644:	2105      	movs	r1, #5
 800d646:	2043      	movs	r0, #67	@ 0x43
 800d648:	f7f4 f9d0 	bl	80019ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d64c:	2043      	movs	r0, #67	@ 0x43
 800d64e:	f7f4 f9e9 	bl	8001a24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d652:	bf00      	nop
 800d654:	3728      	adds	r7, #40	@ 0x28
 800d656:	46bd      	mov	sp, r7
 800d658:	bd80      	pop	{r7, pc}
 800d65a:	bf00      	nop
 800d65c:	40023800 	.word	0x40023800
 800d660:	40020000 	.word	0x40020000

0800d664 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d664:	b580      	push	{r7, lr}
 800d666:	b082      	sub	sp, #8
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d672:	4618      	mov	r0, r3
 800d674:	f7fb fe7f 	bl	8009376 <USBH_LL_IncTimer>
}
 800d678:	bf00      	nop
 800d67a:	3708      	adds	r7, #8
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d680:	b580      	push	{r7, lr}
 800d682:	b082      	sub	sp, #8
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d68e:	4618      	mov	r0, r3
 800d690:	f7fb febf 	bl	8009412 <USBH_LL_Connect>
}
 800d694:	bf00      	nop
 800d696:	3708      	adds	r7, #8
 800d698:	46bd      	mov	sp, r7
 800d69a:	bd80      	pop	{r7, pc}

0800d69c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b082      	sub	sp, #8
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f7fb fecc 	bl	8009448 <USBH_LL_Disconnect>
}
 800d6b0:	bf00      	nop
 800d6b2:	3708      	adds	r7, #8
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}

0800d6b8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b082      	sub	sp, #8
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	460b      	mov	r3, r1
 800d6c2:	70fb      	strb	r3, [r7, #3]
 800d6c4:	4613      	mov	r3, r2
 800d6c6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	f7fb ff1f 	bl	8009512 <USBH_LL_NotifyURBChange>
#endif
}
 800d6d4:	bf00      	nop
 800d6d6:	3708      	adds	r7, #8
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}

0800d6dc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b082      	sub	sp, #8
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f7fb fe6d 	bl	80093ca <USBH_LL_PortEnabled>
}
 800d6f0:	bf00      	nop
 800d6f2:	3708      	adds	r7, #8
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	bd80      	pop	{r7, pc}

0800d6f8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b082      	sub	sp, #8
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d706:	4618      	mov	r0, r3
 800d708:	f7fb fe71 	bl	80093ee <USBH_LL_PortDisabled>
}
 800d70c:	bf00      	nop
 800d70e:	3708      	adds	r7, #8
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}

0800d714 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d714:	b580      	push	{r7, lr}
 800d716:	b082      	sub	sp, #8
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d722:	2b01      	cmp	r3, #1
 800d724:	d12a      	bne.n	800d77c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800d726:	4a18      	ldr	r2, [pc, #96]	@ (800d788 <USBH_LL_Init+0x74>)
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	4a15      	ldr	r2, [pc, #84]	@ (800d788 <USBH_LL_Init+0x74>)
 800d732:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d736:	4b14      	ldr	r3, [pc, #80]	@ (800d788 <USBH_LL_Init+0x74>)
 800d738:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d73c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d73e:	4b12      	ldr	r3, [pc, #72]	@ (800d788 <USBH_LL_Init+0x74>)
 800d740:	2208      	movs	r2, #8
 800d742:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d744:	4b10      	ldr	r3, [pc, #64]	@ (800d788 <USBH_LL_Init+0x74>)
 800d746:	2201      	movs	r2, #1
 800d748:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d74a:	4b0f      	ldr	r3, [pc, #60]	@ (800d788 <USBH_LL_Init+0x74>)
 800d74c:	2200      	movs	r2, #0
 800d74e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d750:	4b0d      	ldr	r3, [pc, #52]	@ (800d788 <USBH_LL_Init+0x74>)
 800d752:	2202      	movs	r2, #2
 800d754:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d756:	4b0c      	ldr	r3, [pc, #48]	@ (800d788 <USBH_LL_Init+0x74>)
 800d758:	2200      	movs	r2, #0
 800d75a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d75c:	480a      	ldr	r0, [pc, #40]	@ (800d788 <USBH_LL_Init+0x74>)
 800d75e:	f7f4 fb24 	bl	8001daa <HAL_HCD_Init>
 800d762:	4603      	mov	r3, r0
 800d764:	2b00      	cmp	r3, #0
 800d766:	d001      	beq.n	800d76c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800d768:	f7f3 fd60 	bl	800122c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d76c:	4806      	ldr	r0, [pc, #24]	@ (800d788 <USBH_LL_Init+0x74>)
 800d76e:	f7f4 ff61 	bl	8002634 <HAL_HCD_GetCurrentFrame>
 800d772:	4603      	mov	r3, r0
 800d774:	4619      	mov	r1, r3
 800d776:	6878      	ldr	r0, [r7, #4]
 800d778:	f7fb fdee 	bl	8009358 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d77c:	2300      	movs	r3, #0
}
 800d77e:	4618      	mov	r0, r3
 800d780:	3708      	adds	r7, #8
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}
 800d786:	bf00      	nop
 800d788:	20005044 	.word	0x20005044

0800d78c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b084      	sub	sp, #16
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d794:	2300      	movs	r3, #0
 800d796:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d798:	2300      	movs	r3, #0
 800d79a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	f7f4 fece 	bl	8002544 <HAL_HCD_Start>
 800d7a8:	4603      	mov	r3, r0
 800d7aa:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d7ac:	7bfb      	ldrb	r3, [r7, #15]
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f000 f94c 	bl	800da4c <USBH_Get_USB_Status>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d7b8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	3710      	adds	r7, #16
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}

0800d7c2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d7c2:	b580      	push	{r7, lr}
 800d7c4:	b084      	sub	sp, #16
 800d7c6:	af00      	add	r7, sp, #0
 800d7c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d7d8:	4618      	mov	r0, r3
 800d7da:	f7f4 fed6 	bl	800258a <HAL_HCD_Stop>
 800d7de:	4603      	mov	r3, r0
 800d7e0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d7e2:	7bfb      	ldrb	r3, [r7, #15]
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f000 f931 	bl	800da4c <USBH_Get_USB_Status>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d7ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	3710      	adds	r7, #16
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}

0800d7f8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b084      	sub	sp, #16
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d800:	2301      	movs	r3, #1
 800d802:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d80a:	4618      	mov	r0, r3
 800d80c:	f7f4 ff20 	bl	8002650 <HAL_HCD_GetCurrentSpeed>
 800d810:	4603      	mov	r3, r0
 800d812:	2b02      	cmp	r3, #2
 800d814:	d00c      	beq.n	800d830 <USBH_LL_GetSpeed+0x38>
 800d816:	2b02      	cmp	r3, #2
 800d818:	d80d      	bhi.n	800d836 <USBH_LL_GetSpeed+0x3e>
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d002      	beq.n	800d824 <USBH_LL_GetSpeed+0x2c>
 800d81e:	2b01      	cmp	r3, #1
 800d820:	d003      	beq.n	800d82a <USBH_LL_GetSpeed+0x32>
 800d822:	e008      	b.n	800d836 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d824:	2300      	movs	r3, #0
 800d826:	73fb      	strb	r3, [r7, #15]
    break;
 800d828:	e008      	b.n	800d83c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d82a:	2301      	movs	r3, #1
 800d82c:	73fb      	strb	r3, [r7, #15]
    break;
 800d82e:	e005      	b.n	800d83c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d830:	2302      	movs	r3, #2
 800d832:	73fb      	strb	r3, [r7, #15]
    break;
 800d834:	e002      	b.n	800d83c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d836:	2301      	movs	r3, #1
 800d838:	73fb      	strb	r3, [r7, #15]
    break;
 800d83a:	bf00      	nop
  }
  return  speed;
 800d83c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d83e:	4618      	mov	r0, r3
 800d840:	3710      	adds	r7, #16
 800d842:	46bd      	mov	sp, r7
 800d844:	bd80      	pop	{r7, pc}

0800d846 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d846:	b580      	push	{r7, lr}
 800d848:	b084      	sub	sp, #16
 800d84a:	af00      	add	r7, sp, #0
 800d84c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d84e:	2300      	movs	r3, #0
 800d850:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d852:	2300      	movs	r3, #0
 800d854:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d85c:	4618      	mov	r0, r3
 800d85e:	f7f4 feb1 	bl	80025c4 <HAL_HCD_ResetPort>
 800d862:	4603      	mov	r3, r0
 800d864:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d866:	7bfb      	ldrb	r3, [r7, #15]
 800d868:	4618      	mov	r0, r3
 800d86a:	f000 f8ef 	bl	800da4c <USBH_Get_USB_Status>
 800d86e:	4603      	mov	r3, r0
 800d870:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d872:	7bbb      	ldrb	r3, [r7, #14]
}
 800d874:	4618      	mov	r0, r3
 800d876:	3710      	adds	r7, #16
 800d878:	46bd      	mov	sp, r7
 800d87a:	bd80      	pop	{r7, pc}

0800d87c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b082      	sub	sp, #8
 800d880:	af00      	add	r7, sp, #0
 800d882:	6078      	str	r0, [r7, #4]
 800d884:	460b      	mov	r3, r1
 800d886:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d88e:	78fa      	ldrb	r2, [r7, #3]
 800d890:	4611      	mov	r1, r2
 800d892:	4618      	mov	r0, r3
 800d894:	f7f4 feb9 	bl	800260a <HAL_HCD_HC_GetXferCount>
 800d898:	4603      	mov	r3, r0
}
 800d89a:	4618      	mov	r0, r3
 800d89c:	3708      	adds	r7, #8
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd80      	pop	{r7, pc}

0800d8a2 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800d8a2:	b590      	push	{r4, r7, lr}
 800d8a4:	b089      	sub	sp, #36	@ 0x24
 800d8a6:	af04      	add	r7, sp, #16
 800d8a8:	6078      	str	r0, [r7, #4]
 800d8aa:	4608      	mov	r0, r1
 800d8ac:	4611      	mov	r1, r2
 800d8ae:	461a      	mov	r2, r3
 800d8b0:	4603      	mov	r3, r0
 800d8b2:	70fb      	strb	r3, [r7, #3]
 800d8b4:	460b      	mov	r3, r1
 800d8b6:	70bb      	strb	r3, [r7, #2]
 800d8b8:	4613      	mov	r3, r2
 800d8ba:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8bc:	2300      	movs	r3, #0
 800d8be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d8c0:	2300      	movs	r3, #0
 800d8c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d8ca:	787c      	ldrb	r4, [r7, #1]
 800d8cc:	78ba      	ldrb	r2, [r7, #2]
 800d8ce:	78f9      	ldrb	r1, [r7, #3]
 800d8d0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d8d2:	9302      	str	r3, [sp, #8]
 800d8d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d8d8:	9301      	str	r3, [sp, #4]
 800d8da:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d8de:	9300      	str	r3, [sp, #0]
 800d8e0:	4623      	mov	r3, r4
 800d8e2:	f7f4 fac9 	bl	8001e78 <HAL_HCD_HC_Init>
 800d8e6:	4603      	mov	r3, r0
 800d8e8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d8ea:	7bfb      	ldrb	r3, [r7, #15]
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	f000 f8ad 	bl	800da4c <USBH_Get_USB_Status>
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d8f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	3714      	adds	r7, #20
 800d8fc:	46bd      	mov	sp, r7
 800d8fe:	bd90      	pop	{r4, r7, pc}

0800d900 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d900:	b480      	push	{r7}
 800d902:	b083      	sub	sp, #12
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
 800d908:	460b      	mov	r3, r1
 800d90a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800d90c:	2300      	movs	r3, #0
}
 800d90e:	4618      	mov	r0, r3
 800d910:	370c      	adds	r7, #12
 800d912:	46bd      	mov	sp, r7
 800d914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d918:	4770      	bx	lr

0800d91a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d91a:	b590      	push	{r4, r7, lr}
 800d91c:	b089      	sub	sp, #36	@ 0x24
 800d91e:	af04      	add	r7, sp, #16
 800d920:	6078      	str	r0, [r7, #4]
 800d922:	4608      	mov	r0, r1
 800d924:	4611      	mov	r1, r2
 800d926:	461a      	mov	r2, r3
 800d928:	4603      	mov	r3, r0
 800d92a:	70fb      	strb	r3, [r7, #3]
 800d92c:	460b      	mov	r3, r1
 800d92e:	70bb      	strb	r3, [r7, #2]
 800d930:	4613      	mov	r3, r2
 800d932:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d934:	2300      	movs	r3, #0
 800d936:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d938:	2300      	movs	r3, #0
 800d93a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d942:	787c      	ldrb	r4, [r7, #1]
 800d944:	78ba      	ldrb	r2, [r7, #2]
 800d946:	78f9      	ldrb	r1, [r7, #3]
 800d948:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800d94c:	9303      	str	r3, [sp, #12]
 800d94e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d950:	9302      	str	r3, [sp, #8]
 800d952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d954:	9301      	str	r3, [sp, #4]
 800d956:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d95a:	9300      	str	r3, [sp, #0]
 800d95c:	4623      	mov	r3, r4
 800d95e:	f7f4 fb43 	bl	8001fe8 <HAL_HCD_HC_SubmitRequest>
 800d962:	4603      	mov	r3, r0
 800d964:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d966:	7bfb      	ldrb	r3, [r7, #15]
 800d968:	4618      	mov	r0, r3
 800d96a:	f000 f86f 	bl	800da4c <USBH_Get_USB_Status>
 800d96e:	4603      	mov	r3, r0
 800d970:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d972:	7bbb      	ldrb	r3, [r7, #14]
}
 800d974:	4618      	mov	r0, r3
 800d976:	3714      	adds	r7, #20
 800d978:	46bd      	mov	sp, r7
 800d97a:	bd90      	pop	{r4, r7, pc}

0800d97c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	b082      	sub	sp, #8
 800d980:	af00      	add	r7, sp, #0
 800d982:	6078      	str	r0, [r7, #4]
 800d984:	460b      	mov	r3, r1
 800d986:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d98e:	78fa      	ldrb	r2, [r7, #3]
 800d990:	4611      	mov	r1, r2
 800d992:	4618      	mov	r0, r3
 800d994:	f7f4 fe24 	bl	80025e0 <HAL_HCD_HC_GetURBState>
 800d998:	4603      	mov	r3, r0
}
 800d99a:	4618      	mov	r0, r3
 800d99c:	3708      	adds	r7, #8
 800d99e:	46bd      	mov	sp, r7
 800d9a0:	bd80      	pop	{r7, pc}

0800d9a2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d9a2:	b580      	push	{r7, lr}
 800d9a4:	b082      	sub	sp, #8
 800d9a6:	af00      	add	r7, sp, #0
 800d9a8:	6078      	str	r0, [r7, #4]
 800d9aa:	460b      	mov	r3, r1
 800d9ac:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d9b4:	2b01      	cmp	r3, #1
 800d9b6:	d103      	bne.n	800d9c0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d9b8:	78fb      	ldrb	r3, [r7, #3]
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f000 f872 	bl	800daa4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d9c0:	20c8      	movs	r0, #200	@ 0xc8
 800d9c2:	f7f3 ff37 	bl	8001834 <HAL_Delay>
  return USBH_OK;
 800d9c6:	2300      	movs	r3, #0
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	3708      	adds	r7, #8
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}

0800d9d0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d9d0:	b480      	push	{r7}
 800d9d2:	b085      	sub	sp, #20
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
 800d9d8:	460b      	mov	r3, r1
 800d9da:	70fb      	strb	r3, [r7, #3]
 800d9dc:	4613      	mov	r3, r2
 800d9de:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d9e6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d9e8:	78fa      	ldrb	r2, [r7, #3]
 800d9ea:	68f9      	ldr	r1, [r7, #12]
 800d9ec:	4613      	mov	r3, r2
 800d9ee:	011b      	lsls	r3, r3, #4
 800d9f0:	1a9b      	subs	r3, r3, r2
 800d9f2:	009b      	lsls	r3, r3, #2
 800d9f4:	440b      	add	r3, r1
 800d9f6:	3317      	adds	r3, #23
 800d9f8:	781b      	ldrb	r3, [r3, #0]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d00a      	beq.n	800da14 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d9fe:	78fa      	ldrb	r2, [r7, #3]
 800da00:	68f9      	ldr	r1, [r7, #12]
 800da02:	4613      	mov	r3, r2
 800da04:	011b      	lsls	r3, r3, #4
 800da06:	1a9b      	subs	r3, r3, r2
 800da08:	009b      	lsls	r3, r3, #2
 800da0a:	440b      	add	r3, r1
 800da0c:	333c      	adds	r3, #60	@ 0x3c
 800da0e:	78ba      	ldrb	r2, [r7, #2]
 800da10:	701a      	strb	r2, [r3, #0]
 800da12:	e009      	b.n	800da28 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800da14:	78fa      	ldrb	r2, [r7, #3]
 800da16:	68f9      	ldr	r1, [r7, #12]
 800da18:	4613      	mov	r3, r2
 800da1a:	011b      	lsls	r3, r3, #4
 800da1c:	1a9b      	subs	r3, r3, r2
 800da1e:	009b      	lsls	r3, r3, #2
 800da20:	440b      	add	r3, r1
 800da22:	333d      	adds	r3, #61	@ 0x3d
 800da24:	78ba      	ldrb	r2, [r7, #2]
 800da26:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800da28:	2300      	movs	r3, #0
}
 800da2a:	4618      	mov	r0, r3
 800da2c:	3714      	adds	r7, #20
 800da2e:	46bd      	mov	sp, r7
 800da30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da34:	4770      	bx	lr

0800da36 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800da36:	b580      	push	{r7, lr}
 800da38:	b082      	sub	sp, #8
 800da3a:	af00      	add	r7, sp, #0
 800da3c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800da3e:	6878      	ldr	r0, [r7, #4]
 800da40:	f7f3 fef8 	bl	8001834 <HAL_Delay>
}
 800da44:	bf00      	nop
 800da46:	3708      	adds	r7, #8
 800da48:	46bd      	mov	sp, r7
 800da4a:	bd80      	pop	{r7, pc}

0800da4c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800da4c:	b480      	push	{r7}
 800da4e:	b085      	sub	sp, #20
 800da50:	af00      	add	r7, sp, #0
 800da52:	4603      	mov	r3, r0
 800da54:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800da56:	2300      	movs	r3, #0
 800da58:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800da5a:	79fb      	ldrb	r3, [r7, #7]
 800da5c:	2b03      	cmp	r3, #3
 800da5e:	d817      	bhi.n	800da90 <USBH_Get_USB_Status+0x44>
 800da60:	a201      	add	r2, pc, #4	@ (adr r2, 800da68 <USBH_Get_USB_Status+0x1c>)
 800da62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da66:	bf00      	nop
 800da68:	0800da79 	.word	0x0800da79
 800da6c:	0800da7f 	.word	0x0800da7f
 800da70:	0800da85 	.word	0x0800da85
 800da74:	0800da8b 	.word	0x0800da8b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800da78:	2300      	movs	r3, #0
 800da7a:	73fb      	strb	r3, [r7, #15]
    break;
 800da7c:	e00b      	b.n	800da96 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800da7e:	2302      	movs	r3, #2
 800da80:	73fb      	strb	r3, [r7, #15]
    break;
 800da82:	e008      	b.n	800da96 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800da84:	2301      	movs	r3, #1
 800da86:	73fb      	strb	r3, [r7, #15]
    break;
 800da88:	e005      	b.n	800da96 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800da8a:	2302      	movs	r3, #2
 800da8c:	73fb      	strb	r3, [r7, #15]
    break;
 800da8e:	e002      	b.n	800da96 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800da90:	2302      	movs	r3, #2
 800da92:	73fb      	strb	r3, [r7, #15]
    break;
 800da94:	bf00      	nop
  }
  return usb_status;
 800da96:	7bfb      	ldrb	r3, [r7, #15]
}
 800da98:	4618      	mov	r0, r3
 800da9a:	3714      	adds	r7, #20
 800da9c:	46bd      	mov	sp, r7
 800da9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa2:	4770      	bx	lr

0800daa4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b084      	sub	sp, #16
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	4603      	mov	r3, r0
 800daac:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800daae:	79fb      	ldrb	r3, [r7, #7]
 800dab0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800dab2:	79fb      	ldrb	r3, [r7, #7]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d102      	bne.n	800dabe <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800dab8:	2300      	movs	r3, #0
 800daba:	73fb      	strb	r3, [r7, #15]
 800dabc:	e001      	b.n	800dac2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800dabe:	2301      	movs	r3, #1
 800dac0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800dac2:	7bfb      	ldrb	r3, [r7, #15]
 800dac4:	461a      	mov	r2, r3
 800dac6:	2101      	movs	r1, #1
 800dac8:	4803      	ldr	r0, [pc, #12]	@ (800dad8 <MX_DriverVbusFS+0x34>)
 800daca:	f7f4 f955 	bl	8001d78 <HAL_GPIO_WritePin>
}
 800dace:	bf00      	nop
 800dad0:	3710      	adds	r7, #16
 800dad2:	46bd      	mov	sp, r7
 800dad4:	bd80      	pop	{r7, pc}
 800dad6:	bf00      	nop
 800dad8:	40020800 	.word	0x40020800

0800dadc <malloc>:
 800dadc:	4b02      	ldr	r3, [pc, #8]	@ (800dae8 <malloc+0xc>)
 800dade:	4601      	mov	r1, r0
 800dae0:	6818      	ldr	r0, [r3, #0]
 800dae2:	f000 b82d 	b.w	800db40 <_malloc_r>
 800dae6:	bf00      	nop
 800dae8:	20000040 	.word	0x20000040

0800daec <free>:
 800daec:	4b02      	ldr	r3, [pc, #8]	@ (800daf8 <free+0xc>)
 800daee:	4601      	mov	r1, r0
 800daf0:	6818      	ldr	r0, [r3, #0]
 800daf2:	f000 b961 	b.w	800ddb8 <_free_r>
 800daf6:	bf00      	nop
 800daf8:	20000040 	.word	0x20000040

0800dafc <sbrk_aligned>:
 800dafc:	b570      	push	{r4, r5, r6, lr}
 800dafe:	4e0f      	ldr	r6, [pc, #60]	@ (800db3c <sbrk_aligned+0x40>)
 800db00:	460c      	mov	r4, r1
 800db02:	6831      	ldr	r1, [r6, #0]
 800db04:	4605      	mov	r5, r0
 800db06:	b911      	cbnz	r1, 800db0e <sbrk_aligned+0x12>
 800db08:	f000 f90c 	bl	800dd24 <_sbrk_r>
 800db0c:	6030      	str	r0, [r6, #0]
 800db0e:	4621      	mov	r1, r4
 800db10:	4628      	mov	r0, r5
 800db12:	f000 f907 	bl	800dd24 <_sbrk_r>
 800db16:	1c43      	adds	r3, r0, #1
 800db18:	d103      	bne.n	800db22 <sbrk_aligned+0x26>
 800db1a:	f04f 34ff 	mov.w	r4, #4294967295
 800db1e:	4620      	mov	r0, r4
 800db20:	bd70      	pop	{r4, r5, r6, pc}
 800db22:	1cc4      	adds	r4, r0, #3
 800db24:	f024 0403 	bic.w	r4, r4, #3
 800db28:	42a0      	cmp	r0, r4
 800db2a:	d0f8      	beq.n	800db1e <sbrk_aligned+0x22>
 800db2c:	1a21      	subs	r1, r4, r0
 800db2e:	4628      	mov	r0, r5
 800db30:	f000 f8f8 	bl	800dd24 <_sbrk_r>
 800db34:	3001      	adds	r0, #1
 800db36:	d1f2      	bne.n	800db1e <sbrk_aligned+0x22>
 800db38:	e7ef      	b.n	800db1a <sbrk_aligned+0x1e>
 800db3a:	bf00      	nop
 800db3c:	20005424 	.word	0x20005424

0800db40 <_malloc_r>:
 800db40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db44:	1ccd      	adds	r5, r1, #3
 800db46:	f025 0503 	bic.w	r5, r5, #3
 800db4a:	3508      	adds	r5, #8
 800db4c:	2d0c      	cmp	r5, #12
 800db4e:	bf38      	it	cc
 800db50:	250c      	movcc	r5, #12
 800db52:	2d00      	cmp	r5, #0
 800db54:	4606      	mov	r6, r0
 800db56:	db01      	blt.n	800db5c <_malloc_r+0x1c>
 800db58:	42a9      	cmp	r1, r5
 800db5a:	d904      	bls.n	800db66 <_malloc_r+0x26>
 800db5c:	230c      	movs	r3, #12
 800db5e:	6033      	str	r3, [r6, #0]
 800db60:	2000      	movs	r0, #0
 800db62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dc3c <_malloc_r+0xfc>
 800db6a:	f000 f869 	bl	800dc40 <__malloc_lock>
 800db6e:	f8d8 3000 	ldr.w	r3, [r8]
 800db72:	461c      	mov	r4, r3
 800db74:	bb44      	cbnz	r4, 800dbc8 <_malloc_r+0x88>
 800db76:	4629      	mov	r1, r5
 800db78:	4630      	mov	r0, r6
 800db7a:	f7ff ffbf 	bl	800dafc <sbrk_aligned>
 800db7e:	1c43      	adds	r3, r0, #1
 800db80:	4604      	mov	r4, r0
 800db82:	d158      	bne.n	800dc36 <_malloc_r+0xf6>
 800db84:	f8d8 4000 	ldr.w	r4, [r8]
 800db88:	4627      	mov	r7, r4
 800db8a:	2f00      	cmp	r7, #0
 800db8c:	d143      	bne.n	800dc16 <_malloc_r+0xd6>
 800db8e:	2c00      	cmp	r4, #0
 800db90:	d04b      	beq.n	800dc2a <_malloc_r+0xea>
 800db92:	6823      	ldr	r3, [r4, #0]
 800db94:	4639      	mov	r1, r7
 800db96:	4630      	mov	r0, r6
 800db98:	eb04 0903 	add.w	r9, r4, r3
 800db9c:	f000 f8c2 	bl	800dd24 <_sbrk_r>
 800dba0:	4581      	cmp	r9, r0
 800dba2:	d142      	bne.n	800dc2a <_malloc_r+0xea>
 800dba4:	6821      	ldr	r1, [r4, #0]
 800dba6:	1a6d      	subs	r5, r5, r1
 800dba8:	4629      	mov	r1, r5
 800dbaa:	4630      	mov	r0, r6
 800dbac:	f7ff ffa6 	bl	800dafc <sbrk_aligned>
 800dbb0:	3001      	adds	r0, #1
 800dbb2:	d03a      	beq.n	800dc2a <_malloc_r+0xea>
 800dbb4:	6823      	ldr	r3, [r4, #0]
 800dbb6:	442b      	add	r3, r5
 800dbb8:	6023      	str	r3, [r4, #0]
 800dbba:	f8d8 3000 	ldr.w	r3, [r8]
 800dbbe:	685a      	ldr	r2, [r3, #4]
 800dbc0:	bb62      	cbnz	r2, 800dc1c <_malloc_r+0xdc>
 800dbc2:	f8c8 7000 	str.w	r7, [r8]
 800dbc6:	e00f      	b.n	800dbe8 <_malloc_r+0xa8>
 800dbc8:	6822      	ldr	r2, [r4, #0]
 800dbca:	1b52      	subs	r2, r2, r5
 800dbcc:	d420      	bmi.n	800dc10 <_malloc_r+0xd0>
 800dbce:	2a0b      	cmp	r2, #11
 800dbd0:	d917      	bls.n	800dc02 <_malloc_r+0xc2>
 800dbd2:	1961      	adds	r1, r4, r5
 800dbd4:	42a3      	cmp	r3, r4
 800dbd6:	6025      	str	r5, [r4, #0]
 800dbd8:	bf18      	it	ne
 800dbda:	6059      	strne	r1, [r3, #4]
 800dbdc:	6863      	ldr	r3, [r4, #4]
 800dbde:	bf08      	it	eq
 800dbe0:	f8c8 1000 	streq.w	r1, [r8]
 800dbe4:	5162      	str	r2, [r4, r5]
 800dbe6:	604b      	str	r3, [r1, #4]
 800dbe8:	4630      	mov	r0, r6
 800dbea:	f000 f82f 	bl	800dc4c <__malloc_unlock>
 800dbee:	f104 000b 	add.w	r0, r4, #11
 800dbf2:	1d23      	adds	r3, r4, #4
 800dbf4:	f020 0007 	bic.w	r0, r0, #7
 800dbf8:	1ac2      	subs	r2, r0, r3
 800dbfa:	bf1c      	itt	ne
 800dbfc:	1a1b      	subne	r3, r3, r0
 800dbfe:	50a3      	strne	r3, [r4, r2]
 800dc00:	e7af      	b.n	800db62 <_malloc_r+0x22>
 800dc02:	6862      	ldr	r2, [r4, #4]
 800dc04:	42a3      	cmp	r3, r4
 800dc06:	bf0c      	ite	eq
 800dc08:	f8c8 2000 	streq.w	r2, [r8]
 800dc0c:	605a      	strne	r2, [r3, #4]
 800dc0e:	e7eb      	b.n	800dbe8 <_malloc_r+0xa8>
 800dc10:	4623      	mov	r3, r4
 800dc12:	6864      	ldr	r4, [r4, #4]
 800dc14:	e7ae      	b.n	800db74 <_malloc_r+0x34>
 800dc16:	463c      	mov	r4, r7
 800dc18:	687f      	ldr	r7, [r7, #4]
 800dc1a:	e7b6      	b.n	800db8a <_malloc_r+0x4a>
 800dc1c:	461a      	mov	r2, r3
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	42a3      	cmp	r3, r4
 800dc22:	d1fb      	bne.n	800dc1c <_malloc_r+0xdc>
 800dc24:	2300      	movs	r3, #0
 800dc26:	6053      	str	r3, [r2, #4]
 800dc28:	e7de      	b.n	800dbe8 <_malloc_r+0xa8>
 800dc2a:	230c      	movs	r3, #12
 800dc2c:	6033      	str	r3, [r6, #0]
 800dc2e:	4630      	mov	r0, r6
 800dc30:	f000 f80c 	bl	800dc4c <__malloc_unlock>
 800dc34:	e794      	b.n	800db60 <_malloc_r+0x20>
 800dc36:	6005      	str	r5, [r0, #0]
 800dc38:	e7d6      	b.n	800dbe8 <_malloc_r+0xa8>
 800dc3a:	bf00      	nop
 800dc3c:	20005428 	.word	0x20005428

0800dc40 <__malloc_lock>:
 800dc40:	4801      	ldr	r0, [pc, #4]	@ (800dc48 <__malloc_lock+0x8>)
 800dc42:	f000 b8a9 	b.w	800dd98 <__retarget_lock_acquire_recursive>
 800dc46:	bf00      	nop
 800dc48:	20005568 	.word	0x20005568

0800dc4c <__malloc_unlock>:
 800dc4c:	4801      	ldr	r0, [pc, #4]	@ (800dc54 <__malloc_unlock+0x8>)
 800dc4e:	f000 b8a4 	b.w	800dd9a <__retarget_lock_release_recursive>
 800dc52:	bf00      	nop
 800dc54:	20005568 	.word	0x20005568

0800dc58 <memset>:
 800dc58:	4402      	add	r2, r0
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	4293      	cmp	r3, r2
 800dc5e:	d100      	bne.n	800dc62 <memset+0xa>
 800dc60:	4770      	bx	lr
 800dc62:	f803 1b01 	strb.w	r1, [r3], #1
 800dc66:	e7f9      	b.n	800dc5c <memset+0x4>

0800dc68 <_reclaim_reent>:
 800dc68:	4b2d      	ldr	r3, [pc, #180]	@ (800dd20 <_reclaim_reent+0xb8>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	4283      	cmp	r3, r0
 800dc6e:	b570      	push	{r4, r5, r6, lr}
 800dc70:	4604      	mov	r4, r0
 800dc72:	d053      	beq.n	800dd1c <_reclaim_reent+0xb4>
 800dc74:	69c3      	ldr	r3, [r0, #28]
 800dc76:	b31b      	cbz	r3, 800dcc0 <_reclaim_reent+0x58>
 800dc78:	68db      	ldr	r3, [r3, #12]
 800dc7a:	b163      	cbz	r3, 800dc96 <_reclaim_reent+0x2e>
 800dc7c:	2500      	movs	r5, #0
 800dc7e:	69e3      	ldr	r3, [r4, #28]
 800dc80:	68db      	ldr	r3, [r3, #12]
 800dc82:	5959      	ldr	r1, [r3, r5]
 800dc84:	b9b1      	cbnz	r1, 800dcb4 <_reclaim_reent+0x4c>
 800dc86:	3504      	adds	r5, #4
 800dc88:	2d80      	cmp	r5, #128	@ 0x80
 800dc8a:	d1f8      	bne.n	800dc7e <_reclaim_reent+0x16>
 800dc8c:	69e3      	ldr	r3, [r4, #28]
 800dc8e:	4620      	mov	r0, r4
 800dc90:	68d9      	ldr	r1, [r3, #12]
 800dc92:	f000 f891 	bl	800ddb8 <_free_r>
 800dc96:	69e3      	ldr	r3, [r4, #28]
 800dc98:	6819      	ldr	r1, [r3, #0]
 800dc9a:	b111      	cbz	r1, 800dca2 <_reclaim_reent+0x3a>
 800dc9c:	4620      	mov	r0, r4
 800dc9e:	f000 f88b 	bl	800ddb8 <_free_r>
 800dca2:	69e3      	ldr	r3, [r4, #28]
 800dca4:	689d      	ldr	r5, [r3, #8]
 800dca6:	b15d      	cbz	r5, 800dcc0 <_reclaim_reent+0x58>
 800dca8:	4629      	mov	r1, r5
 800dcaa:	4620      	mov	r0, r4
 800dcac:	682d      	ldr	r5, [r5, #0]
 800dcae:	f000 f883 	bl	800ddb8 <_free_r>
 800dcb2:	e7f8      	b.n	800dca6 <_reclaim_reent+0x3e>
 800dcb4:	680e      	ldr	r6, [r1, #0]
 800dcb6:	4620      	mov	r0, r4
 800dcb8:	f000 f87e 	bl	800ddb8 <_free_r>
 800dcbc:	4631      	mov	r1, r6
 800dcbe:	e7e1      	b.n	800dc84 <_reclaim_reent+0x1c>
 800dcc0:	6961      	ldr	r1, [r4, #20]
 800dcc2:	b111      	cbz	r1, 800dcca <_reclaim_reent+0x62>
 800dcc4:	4620      	mov	r0, r4
 800dcc6:	f000 f877 	bl	800ddb8 <_free_r>
 800dcca:	69e1      	ldr	r1, [r4, #28]
 800dccc:	b111      	cbz	r1, 800dcd4 <_reclaim_reent+0x6c>
 800dcce:	4620      	mov	r0, r4
 800dcd0:	f000 f872 	bl	800ddb8 <_free_r>
 800dcd4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dcd6:	b111      	cbz	r1, 800dcde <_reclaim_reent+0x76>
 800dcd8:	4620      	mov	r0, r4
 800dcda:	f000 f86d 	bl	800ddb8 <_free_r>
 800dcde:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dce0:	b111      	cbz	r1, 800dce8 <_reclaim_reent+0x80>
 800dce2:	4620      	mov	r0, r4
 800dce4:	f000 f868 	bl	800ddb8 <_free_r>
 800dce8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800dcea:	b111      	cbz	r1, 800dcf2 <_reclaim_reent+0x8a>
 800dcec:	4620      	mov	r0, r4
 800dcee:	f000 f863 	bl	800ddb8 <_free_r>
 800dcf2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800dcf4:	b111      	cbz	r1, 800dcfc <_reclaim_reent+0x94>
 800dcf6:	4620      	mov	r0, r4
 800dcf8:	f000 f85e 	bl	800ddb8 <_free_r>
 800dcfc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800dcfe:	b111      	cbz	r1, 800dd06 <_reclaim_reent+0x9e>
 800dd00:	4620      	mov	r0, r4
 800dd02:	f000 f859 	bl	800ddb8 <_free_r>
 800dd06:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800dd08:	b111      	cbz	r1, 800dd10 <_reclaim_reent+0xa8>
 800dd0a:	4620      	mov	r0, r4
 800dd0c:	f000 f854 	bl	800ddb8 <_free_r>
 800dd10:	6a23      	ldr	r3, [r4, #32]
 800dd12:	b11b      	cbz	r3, 800dd1c <_reclaim_reent+0xb4>
 800dd14:	4620      	mov	r0, r4
 800dd16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dd1a:	4718      	bx	r3
 800dd1c:	bd70      	pop	{r4, r5, r6, pc}
 800dd1e:	bf00      	nop
 800dd20:	20000040 	.word	0x20000040

0800dd24 <_sbrk_r>:
 800dd24:	b538      	push	{r3, r4, r5, lr}
 800dd26:	4d06      	ldr	r5, [pc, #24]	@ (800dd40 <_sbrk_r+0x1c>)
 800dd28:	2300      	movs	r3, #0
 800dd2a:	4604      	mov	r4, r0
 800dd2c:	4608      	mov	r0, r1
 800dd2e:	602b      	str	r3, [r5, #0]
 800dd30:	f7f3 fccc 	bl	80016cc <_sbrk>
 800dd34:	1c43      	adds	r3, r0, #1
 800dd36:	d102      	bne.n	800dd3e <_sbrk_r+0x1a>
 800dd38:	682b      	ldr	r3, [r5, #0]
 800dd3a:	b103      	cbz	r3, 800dd3e <_sbrk_r+0x1a>
 800dd3c:	6023      	str	r3, [r4, #0]
 800dd3e:	bd38      	pop	{r3, r4, r5, pc}
 800dd40:	20005564 	.word	0x20005564

0800dd44 <__errno>:
 800dd44:	4b01      	ldr	r3, [pc, #4]	@ (800dd4c <__errno+0x8>)
 800dd46:	6818      	ldr	r0, [r3, #0]
 800dd48:	4770      	bx	lr
 800dd4a:	bf00      	nop
 800dd4c:	20000040 	.word	0x20000040

0800dd50 <__libc_init_array>:
 800dd50:	b570      	push	{r4, r5, r6, lr}
 800dd52:	4d0d      	ldr	r5, [pc, #52]	@ (800dd88 <__libc_init_array+0x38>)
 800dd54:	4c0d      	ldr	r4, [pc, #52]	@ (800dd8c <__libc_init_array+0x3c>)
 800dd56:	1b64      	subs	r4, r4, r5
 800dd58:	10a4      	asrs	r4, r4, #2
 800dd5a:	2600      	movs	r6, #0
 800dd5c:	42a6      	cmp	r6, r4
 800dd5e:	d109      	bne.n	800dd74 <__libc_init_array+0x24>
 800dd60:	4d0b      	ldr	r5, [pc, #44]	@ (800dd90 <__libc_init_array+0x40>)
 800dd62:	4c0c      	ldr	r4, [pc, #48]	@ (800dd94 <__libc_init_array+0x44>)
 800dd64:	f000 f872 	bl	800de4c <_init>
 800dd68:	1b64      	subs	r4, r4, r5
 800dd6a:	10a4      	asrs	r4, r4, #2
 800dd6c:	2600      	movs	r6, #0
 800dd6e:	42a6      	cmp	r6, r4
 800dd70:	d105      	bne.n	800dd7e <__libc_init_array+0x2e>
 800dd72:	bd70      	pop	{r4, r5, r6, pc}
 800dd74:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd78:	4798      	blx	r3
 800dd7a:	3601      	adds	r6, #1
 800dd7c:	e7ee      	b.n	800dd5c <__libc_init_array+0xc>
 800dd7e:	f855 3b04 	ldr.w	r3, [r5], #4
 800dd82:	4798      	blx	r3
 800dd84:	3601      	adds	r6, #1
 800dd86:	e7f2      	b.n	800dd6e <__libc_init_array+0x1e>
 800dd88:	0800def0 	.word	0x0800def0
 800dd8c:	0800def0 	.word	0x0800def0
 800dd90:	0800def0 	.word	0x0800def0
 800dd94:	0800def4 	.word	0x0800def4

0800dd98 <__retarget_lock_acquire_recursive>:
 800dd98:	4770      	bx	lr

0800dd9a <__retarget_lock_release_recursive>:
 800dd9a:	4770      	bx	lr

0800dd9c <memcpy>:
 800dd9c:	440a      	add	r2, r1
 800dd9e:	4291      	cmp	r1, r2
 800dda0:	f100 33ff 	add.w	r3, r0, #4294967295
 800dda4:	d100      	bne.n	800dda8 <memcpy+0xc>
 800dda6:	4770      	bx	lr
 800dda8:	b510      	push	{r4, lr}
 800ddaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ddae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ddb2:	4291      	cmp	r1, r2
 800ddb4:	d1f9      	bne.n	800ddaa <memcpy+0xe>
 800ddb6:	bd10      	pop	{r4, pc}

0800ddb8 <_free_r>:
 800ddb8:	b538      	push	{r3, r4, r5, lr}
 800ddba:	4605      	mov	r5, r0
 800ddbc:	2900      	cmp	r1, #0
 800ddbe:	d041      	beq.n	800de44 <_free_r+0x8c>
 800ddc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddc4:	1f0c      	subs	r4, r1, #4
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	bfb8      	it	lt
 800ddca:	18e4      	addlt	r4, r4, r3
 800ddcc:	f7ff ff38 	bl	800dc40 <__malloc_lock>
 800ddd0:	4a1d      	ldr	r2, [pc, #116]	@ (800de48 <_free_r+0x90>)
 800ddd2:	6813      	ldr	r3, [r2, #0]
 800ddd4:	b933      	cbnz	r3, 800dde4 <_free_r+0x2c>
 800ddd6:	6063      	str	r3, [r4, #4]
 800ddd8:	6014      	str	r4, [r2, #0]
 800ddda:	4628      	mov	r0, r5
 800dddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dde0:	f7ff bf34 	b.w	800dc4c <__malloc_unlock>
 800dde4:	42a3      	cmp	r3, r4
 800dde6:	d908      	bls.n	800ddfa <_free_r+0x42>
 800dde8:	6820      	ldr	r0, [r4, #0]
 800ddea:	1821      	adds	r1, r4, r0
 800ddec:	428b      	cmp	r3, r1
 800ddee:	bf01      	itttt	eq
 800ddf0:	6819      	ldreq	r1, [r3, #0]
 800ddf2:	685b      	ldreq	r3, [r3, #4]
 800ddf4:	1809      	addeq	r1, r1, r0
 800ddf6:	6021      	streq	r1, [r4, #0]
 800ddf8:	e7ed      	b.n	800ddd6 <_free_r+0x1e>
 800ddfa:	461a      	mov	r2, r3
 800ddfc:	685b      	ldr	r3, [r3, #4]
 800ddfe:	b10b      	cbz	r3, 800de04 <_free_r+0x4c>
 800de00:	42a3      	cmp	r3, r4
 800de02:	d9fa      	bls.n	800ddfa <_free_r+0x42>
 800de04:	6811      	ldr	r1, [r2, #0]
 800de06:	1850      	adds	r0, r2, r1
 800de08:	42a0      	cmp	r0, r4
 800de0a:	d10b      	bne.n	800de24 <_free_r+0x6c>
 800de0c:	6820      	ldr	r0, [r4, #0]
 800de0e:	4401      	add	r1, r0
 800de10:	1850      	adds	r0, r2, r1
 800de12:	4283      	cmp	r3, r0
 800de14:	6011      	str	r1, [r2, #0]
 800de16:	d1e0      	bne.n	800ddda <_free_r+0x22>
 800de18:	6818      	ldr	r0, [r3, #0]
 800de1a:	685b      	ldr	r3, [r3, #4]
 800de1c:	6053      	str	r3, [r2, #4]
 800de1e:	4408      	add	r0, r1
 800de20:	6010      	str	r0, [r2, #0]
 800de22:	e7da      	b.n	800ddda <_free_r+0x22>
 800de24:	d902      	bls.n	800de2c <_free_r+0x74>
 800de26:	230c      	movs	r3, #12
 800de28:	602b      	str	r3, [r5, #0]
 800de2a:	e7d6      	b.n	800ddda <_free_r+0x22>
 800de2c:	6820      	ldr	r0, [r4, #0]
 800de2e:	1821      	adds	r1, r4, r0
 800de30:	428b      	cmp	r3, r1
 800de32:	bf04      	itt	eq
 800de34:	6819      	ldreq	r1, [r3, #0]
 800de36:	685b      	ldreq	r3, [r3, #4]
 800de38:	6063      	str	r3, [r4, #4]
 800de3a:	bf04      	itt	eq
 800de3c:	1809      	addeq	r1, r1, r0
 800de3e:	6021      	streq	r1, [r4, #0]
 800de40:	6054      	str	r4, [r2, #4]
 800de42:	e7ca      	b.n	800ddda <_free_r+0x22>
 800de44:	bd38      	pop	{r3, r4, r5, pc}
 800de46:	bf00      	nop
 800de48:	20005428 	.word	0x20005428

0800de4c <_init>:
 800de4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de4e:	bf00      	nop
 800de50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de52:	bc08      	pop	{r3}
 800de54:	469e      	mov	lr, r3
 800de56:	4770      	bx	lr

0800de58 <_fini>:
 800de58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de5a:	bf00      	nop
 800de5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de5e:	bc08      	pop	{r3}
 800de60:	469e      	mov	lr, r3
 800de62:	4770      	bx	lr
