# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab5_Part1.srcs/sources_1/new/RCA_4bits.v"
verilog xil_defaultlib  "../../../Lab5_Part1.srcs/sources_1/new/full_adder.v"
verilog xil_defaultlib  "../../../Lab5_Part1.srcs/sources_1/new/register_logic.v"
verilog xil_defaultlib  "../../../Lab5_Part1.srcs/sim_1/new/tb_RCA_4bits.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
