Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne04.ecn.purdue.edu, pid 6029
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/ns_l_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/ns_l_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f84a76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f84b0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f84b8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f84c2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f84ca710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8455710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f845d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8466710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f846f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8478710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8482710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f848a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8414710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f841c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8426710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f842e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8438710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8441710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8449710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f83d3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f83db710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f83e5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f83ed710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f83f8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8400710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f840a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8393710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f839c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f83a5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f83ae710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f83b8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f83c0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f83ca710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8352710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f835b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8364710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f836d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8377710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8380710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8389710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8312710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f831c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8324710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f832d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8336710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f833f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8349710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82d2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82db710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82e4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82ec710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82f7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82ff710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8309710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8292710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f829b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82a4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82ad710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82b6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82be710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82c8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f82d0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f825a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f70f8262710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f826b400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f826be48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f82768d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f827e358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f827eda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8287828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f82902b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8290cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8219780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8221208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8221c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f822a6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8233160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8233ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f823c630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f82460b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8246b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f824f588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f824ffd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81d8a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81e04e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81e0f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81e99b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81f2438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81f2e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81fc908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8204390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8204dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f820e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81972e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8197d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81a07b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81a9240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81a9c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81b2710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81bb198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81bbbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81c3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81cc0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81ccb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81565c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8160048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8160a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8169518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8169f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81719e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f817a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f817aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8183940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f818c3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f818ce10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8115898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f811d320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f811dd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f81277f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8130278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8130cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8138748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f91ee0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f91eeba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f8148630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f80d20b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f80d2b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f70f80da588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80daeb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80e2128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80e2358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80e2588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80e27b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80e29e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80e2c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80e2e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80ef0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80ef2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80ef518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80ef748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80ef978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80efba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80efdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f70f80fa048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f70f80a1f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f70f80aa588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51969612126500 because a thread reached the max instruction count
