{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676131060548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676131060549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 11 21:27:40 2023 " "Processing started: Sat Feb 11 21:27:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676131060549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131060549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131060549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676131060766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676131060766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067271 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controller.v " "Can't analyze file -- file controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676131067273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_control.v(18) " "Verilog HDL information at alu_control.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676131067274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Data/CSD Processor design/impostor_32/register_file.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 maincontroller " "Found entity 1: maincontroller" {  } { { "maincontroller.v" "" { Text "C:/Data/CSD Processor design/impostor_32/maincontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Data/CSD Processor design/impostor_32/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_n_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_N_bit " "Found entity 1: mux_N_bit" {  } { { "mux_N_bit.v" "" { Text "C:/Data/CSD Processor design/impostor_32/mux_N_bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067277 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sign_extension.v " "Can't analyze file -- file sign_extension.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676131067279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067281 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ImmediateGen.v " "Can't analyze file -- file ImmediateGen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676131067282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add_only.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add_only.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add_only " "Found entity 1: alu_add_only" {  } { { "alu_add_only.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_add_only.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Data/CSD Processor design/impostor_32/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067284 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(24) " "Verilog HDL warning at instruction_parser.v(24): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676131067285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(41) " "Verilog HDL warning at instruction_parser.v(41): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676131067285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(61) " "Verilog HDL warning at instruction_parser.v(61): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676131067285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(73) " "Verilog HDL warning at instruction_parser.v(73): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676131067285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(74) " "Verilog HDL warning at instruction_parser.v(74): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676131067285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(83) " "Verilog HDL warning at instruction_parser.v(83): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676131067285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(84) " "Verilog HDL warning at instruction_parser.v(84): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676131067285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(94) " "Verilog HDL warning at instruction_parser.v(94): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676131067285 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(95) " "Verilog HDL warning at instruction_parser.v(95): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676131067285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_parser " "Found entity 1: instruction_parser" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "C:/Data/CSD Processor design/impostor_32/and_gate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Found entity 1: RV32I" {  } { { "RV32I.v" "" { Text "C:/Data/CSD Processor design/impostor_32/RV32I.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_tb " "Found entity 1: RV32I_tb" {  } { { "RV32I_tb.v" "" { Text "C:/Data/CSD Processor design/impostor_32/RV32I_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676131067288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067288 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog4.v " "Can't analyze file -- file Verilog4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1676131067289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "funct3 alu_control.v(16) " "Verilog HDL Implicit Net warning at alu_control.v(16): created implicit net for \"funct3\"" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676131067290 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_zero main.v(164) " "Verilog HDL Implicit Net warning at main.v(164): created implicit net for \"branch_zero\"" {  } { { "main.v" "" { Text "C:/Data/CSD Processor design/impostor_32/main.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676131067290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I " "Elaborating entity \"RV32I\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676131067310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:Instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:Instruction_memory\"" {  } { { "RV32I.v" "Instruction_memory" { Text "C:/Data/CSD Processor design/impostor_32/RV32I.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676131067319 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory\[63..32\] 0 instruction_memory.v(5) " "Net \"Imemory\[63..32\]\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676131067322 "|main|instruction_memory:instruction_memory_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_parser instruction_parser:instruction_parser " "Elaborating entity \"instruction_parser\" for hierarchy \"instruction_parser:instruction_parser\"" {  } { { "RV32I.v" "instruction_parser" { Text "C:/Data/CSD Processor design/impostor_32/RV32I.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676131067323 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instruction_parser.v(18) " "Verilog HDL Case Statement warning at instruction_parser.v(18): incomplete case statement has no default case item" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"func\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[0\] instruction_parser.v(16) " "Inferred latch for \"func\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[1\] instruction_parser.v(16) " "Inferred latch for \"func\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[2\] instruction_parser.v(16) " "Inferred latch for \"func\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[3\] instruction_parser.v(16) " "Inferred latch for \"func\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] instruction_parser.v(16) " "Inferred latch for \"imm\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] instruction_parser.v(16) " "Inferred latch for \"imm\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] instruction_parser.v(16) " "Inferred latch for \"imm\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] instruction_parser.v(16) " "Inferred latch for \"imm\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] instruction_parser.v(16) " "Inferred latch for \"imm\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] instruction_parser.v(16) " "Inferred latch for \"imm\[5\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] instruction_parser.v(16) " "Inferred latch for \"imm\[6\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] instruction_parser.v(16) " "Inferred latch for \"imm\[7\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[8\] instruction_parser.v(16) " "Inferred latch for \"imm\[8\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[9\] instruction_parser.v(16) " "Inferred latch for \"imm\[9\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[10\] instruction_parser.v(16) " "Inferred latch for \"imm\[10\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[11\] instruction_parser.v(16) " "Inferred latch for \"imm\[11\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[12\] instruction_parser.v(16) " "Inferred latch for \"imm\[12\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[13\] instruction_parser.v(16) " "Inferred latch for \"imm\[13\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[14\] instruction_parser.v(16) " "Inferred latch for \"imm\[14\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[15\] instruction_parser.v(16) " "Inferred latch for \"imm\[15\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[16\] instruction_parser.v(16) " "Inferred latch for \"imm\[16\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[17\] instruction_parser.v(16) " "Inferred latch for \"imm\[17\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[18\] instruction_parser.v(16) " "Inferred latch for \"imm\[18\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[19\] instruction_parser.v(16) " "Inferred latch for \"imm\[19\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[20\] instruction_parser.v(16) " "Inferred latch for \"imm\[20\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[21\] instruction_parser.v(16) " "Inferred latch for \"imm\[21\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067324 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[22\] instruction_parser.v(16) " "Inferred latch for \"imm\[22\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[23\] instruction_parser.v(16) " "Inferred latch for \"imm\[23\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[24\] instruction_parser.v(16) " "Inferred latch for \"imm\[24\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[25\] instruction_parser.v(16) " "Inferred latch for \"imm\[25\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[26\] instruction_parser.v(16) " "Inferred latch for \"imm\[26\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[27\] instruction_parser.v(16) " "Inferred latch for \"imm\[27\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[28\] instruction_parser.v(16) " "Inferred latch for \"imm\[28\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[29\] instruction_parser.v(16) " "Inferred latch for \"imm\[29\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[30\] instruction_parser.v(16) " "Inferred latch for \"imm\[30\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[31\] instruction_parser.v(16) " "Inferred latch for \"imm\[31\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] instruction_parser.v(16) " "Inferred latch for \"rs2\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] instruction_parser.v(16) " "Inferred latch for \"rs2\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] instruction_parser.v(16) " "Inferred latch for \"rs2\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] instruction_parser.v(16) " "Inferred latch for \"rs2\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] instruction_parser.v(16) " "Inferred latch for \"rs2\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] instruction_parser.v(16) " "Inferred latch for \"rs1\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] instruction_parser.v(16) " "Inferred latch for \"rs1\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] instruction_parser.v(16) " "Inferred latch for \"rs1\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] instruction_parser.v(16) " "Inferred latch for \"rs1\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] instruction_parser.v(16) " "Inferred latch for \"rs1\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] instruction_parser.v(16) " "Inferred latch for \"rd\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] instruction_parser.v(16) " "Inferred latch for \"rd\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] instruction_parser.v(16) " "Inferred latch for \"rd\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] instruction_parser.v(16) " "Inferred latch for \"rd\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] instruction_parser.v(16) " "Inferred latch for \"rd\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 "|main|instruction_parser:instruction_parser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file\"" {  } { { "RV32I.v" "register_file" { Text "C:/Data/CSD Processor design/impostor_32/RV32I.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676131067325 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k register_file.v(21) " "Verilog HDL Always Construct warning at register_file.v(21): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Data/CSD Processor design/impostor_32/register_file.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676131067330 "|RV32I|register_file:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:ALU_control " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:ALU_control\"" {  } { { "RV32I.v" "ALU_control" { Text "C:/Data/CSD Processor design/impostor_32/RV32I.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676131067330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 alu_control.v(16) " "Verilog HDL assignment warning at alu_control.v(16): truncated value with size 3 to match size of target (1)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_En alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): variable \"ALU_En\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_op alu_control.v(23) " "Verilog HDL Always Construct warning at alu_control.v(23): variable \"alu_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(26) " "Verilog HDL Case Statement warning at alu_control.v(26): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(72) " "Verilog HDL Always Construct warning at alu_control.v(72): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(77) " "Verilog HDL Case Statement warning at alu_control.v(77): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 77 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(81) " "Verilog HDL Case Statement warning at alu_control.v(81): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 81 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(85) " "Verilog HDL Case Statement warning at alu_control.v(85): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 85 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(93) " "Verilog HDL Case Statement warning at alu_control.v(93): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 93 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(106) " "Verilog HDL Always Construct warning at alu_control.v(106): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(117) " "Verilog HDL Case Statement warning at alu_control.v(117): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 117 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(122) " "Verilog HDL Case Statement warning at alu_control.v(122): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 122 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(127) " "Verilog HDL Case Statement warning at alu_control.v(127): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 127 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(137) " "Verilog HDL Always Construct warning at alu_control.v(137): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(148) " "Verilog HDL Case Statement warning at alu_control.v(148): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 148 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(153) " "Verilog HDL Case Statement warning at alu_control.v(153): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 153 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(158) " "Verilog HDL Case Statement warning at alu_control.v(158): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 158 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(163) " "Verilog HDL Case Statement warning at alu_control.v(163): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 163 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "equal_comp alu_control.v(18) " "Verilog HDL Always Construct warning at alu_control.v(18): inferring latch(es) for variable \"equal_comp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem alu_control.v(18) " "Verilog HDL Always Construct warning at alu_control.v(18): inferring latch(es) for variable \"mem\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_to_alu alu_control.v(18) " "Verilog HDL Always Construct warning at alu_control.v(18): inferring latch(es) for variable \"out_to_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[0\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[0\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[1\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[1\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[2\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[2\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[3\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[3\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\] alu_control.v(20) " "Inferred latch for \"mem\[0\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\] alu_control.v(20) " "Inferred latch for \"mem\[1\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\] alu_control.v(20) " "Inferred latch for \"mem\[2\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal_comp\[0\] alu_control.v(20) " "Inferred latch for \"equal_comp\[0\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal_comp\[1\] alu_control.v(20) " "Inferred latch for \"equal_comp\[1\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067331 "|main|alu_control:alu_control_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maincontroller maincontroller:contr " "Elaborating entity \"maincontroller\" for hierarchy \"maincontroller:contr\"" {  } { { "RV32I.v" "contr" { Text "C:/Data/CSD Processor design/impostor_32/RV32I.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676131067332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:sahan " "Elaborating entity \"alu\" for hierarchy \"alu:sahan\"" {  } { { "RV32I.v" "sahan" { Text "C:/Data/CSD Processor design/impostor_32/RV32I.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676131067332 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Comparatorenable alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): variable \"Comparatorenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067333 "|main|alu:alu_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "equal_inequal alu.v(55) " "Verilog HDL Always Construct warning at alu.v(55): variable \"equal_inequal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067333 "|main|alu:alu_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Comparatorenable alu.v(68) " "Verilog HDL Always Construct warning at alu.v(68): variable \"Comparatorenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067333 "|main|alu:alu_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "equal_inequal alu.v(69) " "Verilog HDL Always Construct warning at alu.v(69): variable \"equal_inequal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067333 "|main|alu:alu_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Comparatorenable alu.v(84) " "Verilog HDL Always Construct warning at alu.v(84): variable \"Comparatorenable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067333 "|main|alu:alu_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "equal_inequal alu.v(85) " "Verilog HDL Always Construct warning at alu.v(85): variable \"equal_inequal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676131067333 "|main|alu:alu_module"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ALU_opcode sahan " "Port \"ALU_opcode\" does not exist in macrofunction \"sahan\"" {  } { { "RV32I.v" "sahan" { Text "C:/Data/CSD Processor design/impostor_32/RV32I.v" 84 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676131067384 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Comparatorenable sahan " "Port \"Comparatorenable\" does not exist in macrofunction \"sahan\"" {  } { { "RV32I.v" "sahan" { Text "C:/Data/CSD Processor design/impostor_32/RV32I.v" 84 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676131067384 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676131067391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/CSD Processor design/impostor_32/output_files/RiscvProcessor.map.smsg " "Generated suppressed messages file C:/Data/CSD Processor design/impostor_32/output_files/RiscvProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676131067471 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 11 21:27:47 2023 " "Processing ended: Sat Feb 11 21:27:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676131067471 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676131067471 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676131067471 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131067471 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 43 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 43 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676131068097 ""}
