

================================================================
== Vitis HLS Report for 'kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1'
================================================================
* Date:           Sat Nov  1 16:29:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_cholesky_0
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  5.022 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       12|       12|  72.000 ns|  72.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_724_1  |       10|       10|         4|          3|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixAStrm, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln724 = store i2 0, i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 9 'store' 'store_ln724' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln724 = br void %VITIS_LOOP_726_2.i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 10 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_2 = load i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 11 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.56ns)   --->   "%icmp_ln724 = icmp_eq  i2 %r_2, i2 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 12 'icmp' 'icmp_ln724' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %icmp_ln724, void %VITIS_LOOP_726_2.i.split, void %for.end9.i.exitStub" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 13 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 14 [1/1] (1.56ns)   --->   "%add_ln724 = add i2 %r_2, i2 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 14 'add' 'add_ln724' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln727 = zext i2 %r_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 15 'zext' 'zext_ln727' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %r_2, i2 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 16 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%sub_ln727 = sub i4 %p_shl, i4 %zext_ln727" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 17 'sub' 'sub_ln727' <Predicate = (!icmp_ln724)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln727_1 = zext i4 %sub_ln727" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 18 'zext' 'zext_ln727_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i4 %sub_ln727" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 19 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%A_re_addr = getelementptr i16 %A_re, i64 0, i64 %zext_ln727_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 20 'getelementptr' 'A_re_addr' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.65ns)   --->   "%add_ln727 = add i3 %trunc_ln727, i3 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 21 'add' 'add_ln727' <Predicate = (!icmp_ln724)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln727_1 = add i4 %sub_ln727, i4 2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 22 'add' 'add_ln727_1' <Predicate = (!icmp_ln724)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_im_addr = getelementptr i16 %A_im, i64 0, i64 %zext_ln727_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 23 'getelementptr' 'A_im_addr' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] ( I:2.70ns O:2.70ns )   --->   "%matrixAStrm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrixAStrm" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 24 'read' 'matrixAStrm_read' <Predicate = (!icmp_ln724)> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i32 %matrixAStrm_read" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 25 'trunc' 'trunc_ln727_2' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %matrixAStrm_read, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 26 'partselect' 'trunc_ln727_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_2, i4 %A_re_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 27 'store' 'store_ln727' <Predicate = (!icmp_ln724)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 28 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_1, i4 %A_im_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 28 'store' 'store_ln727' <Predicate = (!icmp_ln724)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln724 = store i2 %add_ln724, i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 29 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln724)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln727_2 = zext i3 %add_ln727" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 30 'zext' 'zext_ln727_2' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%A_re_addr_1 = getelementptr i16 %A_re, i64 0, i64 %zext_ln727_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 31 'getelementptr' 'A_re_addr_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%A_im_addr_1 = getelementptr i16 %A_im, i64 0, i64 %zext_ln727_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 32 'getelementptr' 'A_im_addr_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] ( I:2.70ns O:2.70ns )   --->   "%matrixAStrm_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrixAStrm" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 33 'read' 'matrixAStrm_read_1' <Predicate = (!icmp_ln724)> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln727_4 = trunc i32 %matrixAStrm_read_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 34 'trunc' 'trunc_ln727_4' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln727_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %matrixAStrm_read_1, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 35 'partselect' 'trunc_ln727_3' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_4, i4 %A_re_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 36 'store' 'store_ln727' <Predicate = (!icmp_ln724)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 37 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_3, i4 %A_im_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 37 'store' 'store_ln727' <Predicate = (!icmp_ln724)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 5.02>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln727_3 = zext i4 %add_ln727_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 38 'zext' 'zext_ln727_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%A_re_addr_2 = getelementptr i16 %A_re, i64 0, i64 %zext_ln727_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 39 'getelementptr' 'A_re_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%A_im_addr_2 = getelementptr i16 %A_im, i64 0, i64 %zext_ln727_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 40 'getelementptr' 'A_im_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln725 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:725->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 41 'specpipeline' 'specpipeline_ln725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln724 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln724 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 43 'specloopname' 'specloopname_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] ( I:2.70ns O:2.70ns )   --->   "%matrixAStrm_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrixAStrm" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 44 'read' 'matrixAStrm_read_2' <Predicate = true> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln727_6 = trunc i32 %matrixAStrm_read_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 45 'trunc' 'trunc_ln727_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln727_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %matrixAStrm_read_2, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 46 'partselect' 'trunc_ln727_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_6, i4 %A_re_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 47 'store' 'store_ln727' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 48 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_5, i4 %A_im_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 48 'store' 'store_ln727' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln724 = br void %VITIS_LOOP_726_2.i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 49 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.000ns, clock uncertainty: 0.600ns.

 <State 1>: 3.153ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln724', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) of constant 0 on local variable 'r', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26 [6]  (1.588 ns)
	'load' operation 2 bit ('r', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on local variable 'r', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln724', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) [10]  (1.565 ns)

 <State 2>: 5.022ns
The critical path consists of the following:
	fifo read operation ('matrixAStrm_read', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) [32]  (2.700 ns)
	'store' operation 0 bit ('store_ln727', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) of variable 'trunc_ln727_2', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26 on array 'A_re' [35]  (2.322 ns)

 <State 3>: 5.022ns
The critical path consists of the following:
	fifo read operation ('matrixAStrm_read_1', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) [37]  (2.700 ns)
	'store' operation 0 bit ('store_ln727', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) of variable 'trunc_ln727_4', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26 on array 'A_re' [40]  (2.322 ns)

 <State 4>: 5.022ns
The critical path consists of the following:
	fifo read operation ('matrixAStrm_read_2', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) on port 'matrixAStrm' (D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) [42]  (2.700 ns)
	'store' operation 0 bit ('store_ln727', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26) of variable 'trunc_ln727_6', D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26 on array 'A_re' [45]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
