#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Oct 25 11:08:01 2017
# Process ID: 66788
# Current directory: D:/project_4/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent69140 D:\project_4\project_4\project_4.xpr
# Log file: D:/project_4/project_4/vivado.log
# Journal file: D:/project_4/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project_4/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 790.668 ; gain = 188.375
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 797.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 840.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
ERROR: [VRFC 10-91] notg is not declared [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:47]
ERROR: [VRFC 10-91] notg is not declared [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:48]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:48]
ERROR: [VRFC 10-460] cannot read from 'out' object andg2 ; use 'buffer' or 'inout' [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:44]
INFO: [VRFC 10-240] VHDL file D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/project_4/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/project_4/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
ERROR: [VRFC 10-469] cannot update 'in' object andg [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:48]
ERROR: [VRFC 10-460] cannot read from 'out' object notg ; use 'buffer' or 'inout' [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:48]
ERROR: [VRFC 10-460] cannot read from 'out' object andg2 ; use 'buffer' or 'inout' [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:44]
INFO: [VRFC 10-240] VHDL file D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/project_4/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/project_4/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
ERROR: [VRFC 10-460] cannot read from 'out' object notg ; use 'buffer' or 'inout' [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:48]
ERROR: [VRFC 10-460] cannot read from 'out' object andg2 ; use 'buffer' or 'inout' [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:44]
INFO: [VRFC 10-240] VHDL file D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/project_4/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/project_4/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
ERROR: [VRFC 10-1412] syntax error near signal [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:43]
ERROR: [VRFC 10-91] a1 is not declared [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:48]
ERROR: [VRFC 10-91] a1 is not declared [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:49]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:49]
ERROR: [VRFC 10-91] b1 is not declared [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:50]
ERROR: [VRFC 10-91] c1 is not declared [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:52]
ERROR: [VRFC 10-91] b1 is not declared [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:53]
ERROR: [VRFC 10-2123] 0 definitions of operator "or" match here [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:53]
ERROR: [VRFC 10-2123] 0 definitions of operator "or" match here [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:53]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd:44]
INFO: [VRFC 10-240] VHDL file D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/project_4/project_4/project_4.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/project_4/project_4/project_4.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'p1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
"xvhdl -m64 --relax -prj p1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sources_1/new/p1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project_4/project_4/project_4.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 365979d6f0f9455793dbf1efaee3cabb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot p1_tb_behav xil_defaultlib.p1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.p1 [p1_default]
Compiling architecture behavioral of entity xil_defaultlib.p1_tb
Built simulation snapshot p1_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project_4/project_4/project_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "p1_tb_behav -key {Behavioral:sim_1:Functional:p1_tb} -tclbatch {p1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source p1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'p1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 885.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 12:41:44 2017...
