# FPGA Projects

In this folder is a list of FPGA projects I've completed written in verilog/system verilog. For Implementation I used Digilent's Basys3 and Nexys A7-100t FPGA development boards which both contain an artix-7 FPGA chip.

# Basys3 

![Basys3-FPGA-development-board](https://user-images.githubusercontent.com/89544050/155068964-515a36df-1a6e-4f40-87eb-b6d7906a81d8.png)

## Basys3 Specifications

[Basys3 Reference Manual](https://digilent.com/reference/_media/basys3:basys3_rm.pdf)

# Nexys A7-100T

![nexys-a7-top-600](https://user-images.githubusercontent.com/89544050/155069288-af080826-a7b1-4caf-865b-26da90537f1b.png)

## Nexys A7-100T Specifications

[Nexys A7-100T Reference Manual](https://digilent.com/reference/programmable-logic/nexys-a7/reference-manual)
