Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec 16 12:18:10 2021
| Host         : DESKTOP-1HKRSBO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           19 |
| No           | No                    | Yes                    |              30 |           11 |
| No           | Yes                   | No                     |              60 |           16 |
| Yes          | No                    | No                     |              30 |           13 |
| Yes          | No                    | Yes                    |              50 |           17 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+--------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+--------------------------------+------------------+----------------+--------------+
|  keypad/G1/clk |                                  | count_down/rst                 |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | keypad/Scan/E[0]                 | count_down/rst                 |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | keypad/Scan/substate_reg[0]_1[0] | count_down/rst                 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | Keyboard_2_BCD/p_2_in            | count_down/rst                 |                3 |              4 |         1.33 |
|  LED/LED_en    |                                  |                                |                1 |              4 |         4.00 |
|  keypad/G1/clk | keypad/Scan/col[3]_i_1_n_0       | count_down/rst                 |                1 |              4 |         4.00 |
|  keypad/G1/clk | keypad/Scan/key_value[3]_i_1_n_0 | count_down/rst                 |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | rst_IBUF                         | keypad/Scan/key_value_reg[0]_3 |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG | rst_IBUF                         | keypad/Scan/key_value_reg[0]_0 |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG | Buzzer/counter_octave            |                                |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | count_down/current_time_binary   |                                |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG | rst_IBUF                         |                                |                6 |             14 |         2.33 |
|  CLK_IBUF_BUFG |                                  | count_down/rst                 |               10 |             27 |         2.70 |
|  CLK_IBUF_BUFG |                                  | monostable/clear               |                8 |             30 |         3.75 |
|  CLK_IBUF_BUFG |                                  | keypad/G1/counter[0]_i_1_n_0   |                8 |             30 |         3.75 |
|  CLK_IBUF_BUFG | count_down/cnt[0]_i_1_n_0        | count_down/rst                 |                8 |             30 |         3.75 |
|  CLK_IBUF_BUFG |                                  |                                |               18 |             46 |         2.56 |
+----------------+----------------------------------+--------------------------------+------------------+----------------+--------------+


