// Seed: 1282240860
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input tri id_2,
    input wand id_3
);
  tri id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  tri0  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
  wire id_33;
  assign id_26 = 1;
  wire id_34;
  wire id_35;
  assign id_25 = id_15;
endmodule
module module_1 (
    input  logic id_0,
    output wire  id_1,
    output logic id_2,
    input  uwire id_3,
    input  tri   id_4
);
  initial begin : LABEL_0
    id_2 <= id_0;
  end
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_24 = 0;
endmodule
