# Reading E:/Autres/Programmes/Altera/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do GSensor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying E:/Autres/Programmes/Altera/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:/Autres/Programmes/Altera/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Greg/GitHub/FPGA/Codes/submarines/db {C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:06:51 on Apr 20,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Greg/GitHub/FPGA/Codes/submarines/db" C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v 
# -- Compiling module spipll_altpll
# 
# Top level modules:
# 	spipll_altpll
# End time: 12:06:51 on Apr 20,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:06:51 on Apr 20,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity vga
# -- Compiling architecture vga_arch of vga
# End time: 12:06:53 on Apr 20,2015, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greg/GitHub/FPGA/Codes/submarines/reset_delay.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:06:53 on Apr 20,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Greg/GitHub/FPGA/Codes/submarines/reset_delay.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reset_delay
# -- Compiling architecture translated of reset_delay
# End time: 12:06:53 on Apr 20,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:06:53 on Apr 20,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity spipll
# -- Compiling architecture SYN of spipll
# End time: 12:06:54 on Apr 20,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:06:54 on Apr 20,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity spi_ee_config
# -- Compiling architecture translated of spi_ee_config
# ** Warning: C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd(185): Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd(190): Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd(203): Choice in CASE statement alternative must be locally static.
# ** Warning: C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd(254): Choice in CASE statement alternative must be locally static.
# End time: 12:06:55 on Apr 20,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# vcom -93 -work work {C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:06:55 on Apr 20,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity spi_controller
# -- Compiling architecture translated of spi_controller
# End time: 12:06:55 on Apr 20,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_sub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:06:55 on Apr 20,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram_sub
# -- Compiling architecture SYN of ram_sub
# End time: 12:06:56 on Apr 20,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_rockets.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:06:56 on Apr 20,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_rockets.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram_rockets
# -- Compiling architecture SYN of ram_rockets
# End time: 12:06:56 on Apr 20,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 12:06:56 on Apr 20,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gsensor
# -- Compiling architecture synth of gsensor
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity reset_delay
# -- Loading entity spipll
# -- Loading entity spi_ee_config
# ** Error: C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd(91): (vcom-1436) Actual expression (prefix expression) of formal "iRSTN" is not globally static.
# 
# -- Loading package NUMERIC_STD
# -- Loading entity vga
# -- Loading package altera_mf_components
# -- Loading entity ram_sub
# -- Loading entity ram_rockets
# ** Error: C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd(161): VHDL Compiler exiting
# End time: 12:06:56 on Apr 20,2015, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: E:/Autres/Programmes/Altera/ModelSim/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./GSensor_run_msim_rtl_vhdl.do line 16
# E:/Autres/Programmes/Altera/ModelSim/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd}"
vsim work.vga
# vsim -gui "+altera" -l msim_transcript -do "GSensor_run_msim_rtl_vhdl.do" 
# Start time: 12:07:13 on Apr 20,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.vga(vga_arch)
add wave -position end  sim:/vga/CLOCK_50
force -freeze sim:/vga/data_y 1111111111 0
force -freeze sim:/vga/data_x 1111111111 0
add wave -position end  sim:/vga/submarines
add wave -position end  sim:/vga/update_submarines
# End time: 12:09:00 on Apr 20,2015, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
