{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563264940833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563264940839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 12:45:40 2019 " "Processing started: Tue Jul 16 12:45:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563264940839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264940839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys_component -c qsys_component " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_component -c qsys_component" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264940839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563264942314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563264942314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/multipleportregister.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/multipleportregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister " "Found entity 1: multiplePortRegister" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "multiplePortRegister/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "multiplePortRegister/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_irq_mapper " "Found entity 1: multiplePortRegister_irq_mapper" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_irq_mapper.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0 " "Found entity 1: multiplePortRegister_mm_interconnect_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_avalon_st_adapter " "Found entity 1: multiplePortRegister_mm_interconnect_0_avalon_st_adapter" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_rsp_mux_001 " "Found entity 1: multiplePortRegister_mm_interconnect_0_rsp_mux_001" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956598 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_rsp_mux " "Found entity 1: multiplePortRegister_mm_interconnect_0_rsp_mux" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_rsp_demux " "Found entity 1: multiplePortRegister_mm_interconnect_0_rsp_demux" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_cmd_mux_003 " "Found entity 1: multiplePortRegister_mm_interconnect_0_cmd_mux_003" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_cmd_mux " "Found entity 1: multiplePortRegister_mm_interconnect_0_cmd_mux" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_cmd_demux_001 " "Found entity 1: multiplePortRegister_mm_interconnect_0_cmd_demux_001" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_cmd_demux " "Found entity 1: multiplePortRegister_mm_interconnect_0_cmd_demux" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956666 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956666 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956666 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956666 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956666 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "multiplePortRegister/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "multiplePortRegister/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "multiplePortRegister/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "multiplePortRegister/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "multiplePortRegister/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multiplePortRegister_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multiplePortRegister_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_router_005_default_decode " "Found entity 1: multiplePortRegister_mm_interconnect_0_router_005_default_decode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956724 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_mm_interconnect_0_router_005 " "Found entity 2: multiplePortRegister_mm_interconnect_0_router_005" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multiplePortRegister_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multiplePortRegister_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_router_003_default_decode " "Found entity 1: multiplePortRegister_mm_interconnect_0_router_003_default_decode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956734 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_mm_interconnect_0_router_003 " "Found entity 2: multiplePortRegister_mm_interconnect_0_router_003" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multiplePortRegister_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multiplePortRegister_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_router_002_default_decode " "Found entity 1: multiplePortRegister_mm_interconnect_0_router_002_default_decode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956743 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_mm_interconnect_0_router_002 " "Found entity 2: multiplePortRegister_mm_interconnect_0_router_002" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multiplePortRegister_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multiplePortRegister_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_router_001_default_decode " "Found entity 1: multiplePortRegister_mm_interconnect_0_router_001_default_decode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956752 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_mm_interconnect_0_router_001 " "Found entity 2: multiplePortRegister_mm_interconnect_0_router_001" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multiplePortRegister_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multiplePortRegister_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264956757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_router_default_decode " "Found entity 1: multiplePortRegister_mm_interconnect_0_router_default_decode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956761 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_mm_interconnect_0_router " "Found entity 2: multiplePortRegister_mm_interconnect_0_router" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "multiplePortRegister/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/reg16_multipleport_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/reg16_multipleport_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16_multiplePort_avalon_interface " "Found entity 1: reg16_multiplePort_avalon_interface" {  } { { "multiplePortRegister/synthesis/submodules/reg16_multiplePort_avalon_interface.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/reg16_multiplePort_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "multiplePortRegister/synthesis/submodules/reg16.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_onchip_memory2_0 " "Found entity 1: multiplePortRegister_onchip_memory2_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_onchip_memory2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0 " "Found entity 1: multiplePortRegister_nios2_gen2_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: multiplePortRegister_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "6 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "7 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "8 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "9 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "10 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "11 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "12 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "13 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "14 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "15 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "16 multiplePortRegister_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: multiplePortRegister_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "17 multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "18 multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "19 multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "20 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""} { "Info" "ISGN_ENTITY_NAME" "21 multiplePortRegister_nios2_gen2_0_cpu " "Found entity 21: multiplePortRegister_nios2_gen2_0_cpu" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0_cpu_test_bench " "Found entity 1: multiplePortRegister_nios2_gen2_0_cpu_test_bench" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_jtag_uart_0_sim_scfifo_w " "Found entity 1: multiplePortRegister_jtag_uart_0_sim_scfifo_w" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956959 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_jtag_uart_0_scfifo_w " "Found entity 2: multiplePortRegister_jtag_uart_0_scfifo_w" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956959 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplePortRegister_jtag_uart_0_sim_scfifo_r " "Found entity 3: multiplePortRegister_jtag_uart_0_sim_scfifo_r" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956959 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplePortRegister_jtag_uart_0_scfifo_r " "Found entity 4: multiplePortRegister_jtag_uart_0_scfifo_r" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956959 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiplePortRegister_jtag_uart_0 " "Found entity 5: multiplePortRegister_jtag_uart_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264956959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264956959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplePortRegister " "Elaborating entity \"multiplePortRegister\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563264957183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_jtag_uart_0 multiplePortRegister_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"multiplePortRegister_jtag_uart_0\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\"" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "jtag_uart_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264957229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_jtag_uart_0_scfifo_w multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w " "Elaborating entity \"multiplePortRegister_jtag_uart_0_scfifo_w\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "the_multiplePortRegister_jtag_uart_0_scfifo_w" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264957262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "wfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264957556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264957573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264957574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264957574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264957574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264957574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264957574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264957574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264957574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264957574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264957574 ""}  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563264957574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264957656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264957656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264957662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264957717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264957717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264957724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264957781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264957781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264957790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264957881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264957881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264957893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264957991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264957991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264958001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264958102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264958102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_w:the_multiplePortRegister_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264958111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_jtag_uart_0_scfifo_r multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_r:the_multiplePortRegister_jtag_uart_0_scfifo_r " "Elaborating entity \"multiplePortRegister_jtag_uart_0_scfifo_r\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|multiplePortRegister_jtag_uart_0_scfifo_r:the_multiplePortRegister_jtag_uart_0_scfifo_r\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "the_multiplePortRegister_jtag_uart_0_scfifo_r" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264958169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "multiplePortRegister_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264958717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264958803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264958803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264958803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264958803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264958803 ""}  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563264958803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264959477 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264959497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264959547 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"multiplePortRegister_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:multiplePortRegister_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264959573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0 multiplePortRegister_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"multiplePortRegister_nios2_gen2_0\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\"" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "nios2_gen2_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264959589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0.v" "cpu" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264959618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_test_bench multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_test_bench:the_multiplePortRegister_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_test_bench\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_test_bench:the_multiplePortRegister_nios2_gen2_0_cpu_test_bench\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264959750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "multiplePortRegister_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264959782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264959932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264959959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264959959 ""}  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563264959959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264960059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264960059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_register_bank_b_module multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_register_bank_b_module:multiplePortRegister_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "multiplePortRegister_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960351 ""}  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563264960351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_td_mode multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_td_mode:multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_td_mode:multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264960982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264960982 ""}  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563264960982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264961076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264961076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem\|multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module:multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264961083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264961148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264961192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264961331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" "multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264961502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264961518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264961518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264961518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264961518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264961518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264961518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264961518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264961518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264961518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264961518 ""}  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563264961518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264961528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264961545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264961727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"multiplePortRegister_nios2_gen2_0:nios2_gen2_0\|multiplePortRegister_nios2_gen2_0_cpu:cpu\|multiplePortRegister_nios2_gen2_0_cpu_nios2_oci:the_multiplePortRegister_nios2_gen2_0_cpu_nios2_oci\|multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper:the_multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:multiplePortRegister_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264961999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_onchip_memory2_0 multiplePortRegister_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"multiplePortRegister_onchip_memory2_0\" for hierarchy \"multiplePortRegister_onchip_memory2_0:onchip_memory2_0\"" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "onchip_memory2_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264962101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264962219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_onchip_memory2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264962244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file multiplePortRegister_onchip_memory2_0.hex " "Parameter \"init_file\" = \"multiplePortRegister_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563264962244 ""}  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_onchip_memory2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563264962244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eso1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eso1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eso1 " "Found entity 1: altsyncram_eso1" {  } { { "db/altsyncram_eso1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/altsyncram_eso1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264962355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264962355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eso1 multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eso1:auto_generated " "Elaborating entity \"altsyncram_eso1\" for hierarchy \"multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eso1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264962361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264963018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264963018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eso1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eso1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_eso1.tdf" "decode3" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/altsyncram_eso1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264963124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264963124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eso1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"multiplePortRegister_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_eso1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_eso1.tdf" "mux2" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/altsyncram_eso1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16_multiplePort_avalon_interface reg16_multiplePort_avalon_interface:reg16_multipleport_avalon_interface_0 " "Elaborating entity \"reg16_multiplePort_avalon_interface\" for hierarchy \"reg16_multiplePort_avalon_interface:reg16_multipleport_avalon_interface_0\"" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "reg16_multipleport_avalon_interface_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 reg16_multiplePort_avalon_interface:reg16_multipleport_avalon_interface_0\|reg16:U1 " "Elaborating entity \"reg16\" for hierarchy \"reg16_multiplePort_avalon_interface:reg16_multipleport_avalon_interface_0\|reg16:U1\"" {  } { { "multiplePortRegister/synthesis/submodules/reg16_multiplePort_avalon_interface.v" "U1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/reg16_multiplePort_avalon_interface.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0 multiplePortRegister_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\"" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "mm_interconnect_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg16_multipleport_avalon_interface_0_avalon_slave_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg16_multipleport_avalon_interface_0_avalon_slave_1_translator\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "reg16_multipleport_avalon_interface_0_avalon_slave_1_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264963978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg16_multipleport_avalon_interface_0_avalon_slave_1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg16_multipleport_avalon_interface_0_avalon_slave_1_agent\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "reg16_multipleport_avalon_interface_0_avalon_slave_1_agent" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg16_multipleport_avalon_interface_0_avalon_slave_1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg16_multipleport_avalon_interface_0_avalon_slave_1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reg16_multipleport_avalon_interface_0_avalon_slave_1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reg16_multipleport_avalon_interface_0_avalon_slave_1_agent_rsp_fifo\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "reg16_multipleport_avalon_interface_0_avalon_slave_1_agent_rsp_fifo" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_router multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router:router " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_router\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router:router\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "router" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_router_default_decode multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router:router\|multiplePortRegister_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_router_default_decode\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router:router\|multiplePortRegister_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_router_001 multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_router_001\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_001:router_001\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "router_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_router_001_default_decode multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_001:router_001\|multiplePortRegister_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_router_001_default_decode\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_001:router_001\|multiplePortRegister_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_router_002 multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_router_002\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_002:router_002\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "router_002" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_router_002_default_decode multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_002:router_002\|multiplePortRegister_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_router_002_default_decode\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_002:router_002\|multiplePortRegister_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_router_003 multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_router_003\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_003:router_003\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "router_003" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_router_003_default_decode multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_003:router_003\|multiplePortRegister_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_router_003_default_decode\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_003:router_003\|multiplePortRegister_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_router_005 multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_router_005\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_005:router_005\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "router_005" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_router_005_default_decode multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_005:router_005\|multiplePortRegister_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_router_005_default_decode\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_router_005:router_005\|multiplePortRegister_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_burst_adapter\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "reg16_multipleport_avalon_interface_0_avalon_slave_1_burst_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_cmd_demux multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_cmd_demux\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_cmd_demux_001 multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_cmd_demux_001\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_cmd_mux multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_cmd_mux\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_cmd_mux_003 multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_cmd_mux_003\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 2037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264964981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_rsp_demux multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_rsp_demux\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 2077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_rsp_mux multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_rsp_mux\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_rsp_mux_001 multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_rsp_mux_001\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_rsp_width_adapter\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "reg16_multipleport_avalon_interface_0_avalon_slave_1_rsp_width_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965270 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563264965283 "|multiplePortRegister|multiplePortRegister_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563264965284 "|multiplePortRegister|multiplePortRegister_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563264965285 "|multiplePortRegister|multiplePortRegister_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:reg16_multipleport_avalon_interface_0_avalon_slave_1_cmd_width_adapter\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "reg16_multipleport_avalon_interface_0_avalon_slave_1_cmd_width_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_avalon_st_adapter multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 2514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0 multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001 multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 2543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"multiplePortRegister_mm_interconnect_0:mm_interconnect_0\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplePortRegister_irq_mapper multiplePortRegister_irq_mapper:irq_mapper " "Elaborating entity \"multiplePortRegister_irq_mapper\" for hierarchy \"multiplePortRegister_irq_mapper:irq_mapper\"" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "irq_mapper" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "rst_controller" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "multiplePortRegister/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "multiplePortRegister/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264965777 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1563264967125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264970469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264970514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl " "Using defualt configuration file: D:/intelFPGA/17.1/hls/windows64/lib/dspba/Libraries/qsys/sil/dspba_config.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264970559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.07.16.12:46:14 Progress: Loading slde54279ae/alt_sld_fab_wrapper_hw.tcl " "2019.07.16.12:46:14 Progress: Loading slde54279ae/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264974586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264978591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264978801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264983897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264984160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264984424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264984732 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264984743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264984751 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1563264985450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde54279ae/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde54279ae/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde54279ae/alt_sld_fab.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/ip/slde54279ae/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264985845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264985845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264986077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264986077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264986094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264986094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264986244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264986244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264986390 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264986390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264986390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/db/ip/slde54279ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264986520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264986520 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1563264991232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[0\] GND " "Pin \"q1_export\[0\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[1\] GND " "Pin \"q1_export\[1\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[2\] GND " "Pin \"q1_export\[2\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[3\] GND " "Pin \"q1_export\[3\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[4\] GND " "Pin \"q1_export\[4\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[5\] GND " "Pin \"q1_export\[5\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[6\] GND " "Pin \"q1_export\[6\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[7\] GND " "Pin \"q1_export\[7\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[8\] GND " "Pin \"q1_export\[8\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[9\] GND " "Pin \"q1_export\[9\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[10\] GND " "Pin \"q1_export\[10\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[11\] GND " "Pin \"q1_export\[11\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[12\] GND " "Pin \"q1_export\[12\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[13\] GND " "Pin \"q1_export\[13\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[14\] GND " "Pin \"q1_export\[14\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q1_export\[15\] GND " "Pin \"q1_export\[15\]\" is stuck at GND" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563264992349 "|multiplePortRegister|q1_export[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563264992349 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264992566 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "264 " "264 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563264993919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264994232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/output_files/qsys_component.map.smsg " "Generated suppressed messages file C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/output_files/qsys_component.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264995366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563264998951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563264998951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1849 " "Implemented 1849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563264999286 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563264999286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1634 " "Implemented 1634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563264999286 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1563264999286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563264999286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4999 " "Peak virtual memory: 4999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563264999363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 12:46:39 2019 " "Processing ended: Tue Jul 16 12:46:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563264999363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563264999363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563264999363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264999363 ""}
