
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Tue Sep  3 11:58:45 2024
Host:		vlsilab01.nitdelhi.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		[11:58:45.496577] Configured Lic search path (21.01-s002): 5280@10.10.12.55

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library VS at path /home/vlsi_39/Desktop/VS: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library Vn at path /home/vlsi_39/Desktop/Vn: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library amita at path /home/vlsi_39/Desktop/amita: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library amita1 at path /home/vlsi_39/Desktop/amita1: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library am at path /home/vlsi_39/Desktop/am: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library DanishVCO at path /home/vlsi_39/Desktop/DanishVCO: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library Ankita_vco at path /home/vlsi_39/Desktop/Ankita_vco: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library danish_diffamp at path /home/vlsi_39/Desktop/danish_diffamp: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library a at path /home/vlsi_39/Desktop/a: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library ra_exam at path /home/vlsi_39/Desktop/ra_exam: Invalid Lib Path..
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef}
<CMD> set init_verilog ksa8-net.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=09/03 12:01:41, mem=826.6M)
#% End Load MMMC data ... (date=09/03 12:01:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.3M, current mem=827.3M)

Loading LEF file ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
Set DBUPerIGU to M2 pitch 580.

Loading LEF file ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
**WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
**WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading max_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
Read 479 cells in library 'slow' 
Reading min_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
Read 479 cells in library 'fast' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=13.0M, fe_cpu=0.44min, fe_real=2.95min, fe_mem=1032.4M) ***
#% Begin Load netlist data ... (date=09/03 12:01:42, mem=845.7M)
*** Begin netlist parsing (mem=1032.4M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 479 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'ksa8-net.v'

*** Memory Usage v#1 (Current mem = 1032.441M, initial mem = 476.031M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1032.4M) ***
#% End Load netlist data ... (date=09/03 12:01:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=855.0M, current mem=855.0M)
Top level cell is ksa8.
Hooked 958 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ksa8 ...
*** Netlist is unique.
** info: there are 967 modules.
** info: there are 24 stdCell insts.

*** Memory Usage v#1 (Current mem = 1087.867M, initial mem = 476.031M) ***
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: setup
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: hold
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'ksa8-sdc.sdc' ...
Current (total cpu=0:00:26.6, real=0:02:57, peak res=1140.4M, current mem=1140.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ksa8-sdc.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ksa8-sdc.sdc, Line 10).

ksa8
**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 25).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 26).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 27).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 28).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 29).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 30).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 31).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 32).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 33).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 34).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 35).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 36).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 37).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 38).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 39).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 40).

**WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File ksa8-sdc.sdc, Line 41).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ksa8-sdc.sdc, Line 42).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ksa8-sdc.sdc, Line 43).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ksa8-sdc.sdc, Line 44).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ksa8-sdc.sdc, Line 45).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ksa8-sdc.sdc, Line 46).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ksa8-sdc.sdc, Line 47).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ksa8-sdc.sdc, Line 48).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ksa8-sdc.sdc, Line 49).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ksa8-sdc.sdc, Line 50).

INFO (CTE): Reading of timing constraints file ksa8-sdc.sdc completed, with 28 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1161.0M, current mem=1161.0M)
Current (total cpu=0:00:26.6, real=0:02:57, peak res=1161.0M, current mem=1161.0M)
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1178          9  set_output_delay command specified witho...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TCLCMD-1535         17  set_input_delay command specified withou...
*** Message Summary: 1567 warning(s), 103 error(s)

<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.7 0.7 10 10 10 10
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.625 0.691667 10.15 10.15 10.15 10.15
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.7 0.7 10.15 10.15 10.15 10.15
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.625 0.691667 10.15 10.15 10.15 10.15
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.7 0.7 10 10 10 10
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.625 0.691667 10.15 10.15 10.15 10.15
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> fit
<CMD> zoomBox -32.83150 -8.61900 81.05550 46.44100
<CMD> zoomBox -24.64450 -5.86600 72.15950 40.93500
<CMD> zoomBox -17.97350 -2.70550 64.31000 37.07550
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Tue Sep  3 12:04:49 2024
viaInitial ends at Tue Sep  3 12:04:49 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1678.8M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        4       |       NA       |
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1678.8M)
Ring generation is complete.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1683.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 5.325000 14.220000 39.275002 14.220000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 5.325000 17.389999 39.275002 17.389999 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1683.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via8 at (5.32, 14.75) (7.12, 15.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via8 at (39.28, 14.75) (41.08, 15.12).
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 5.325000 14.220000 39.275002 14.220000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via8 at (5.32, 17.92) (7.12, 18.29).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via8 at (39.28, 17.92) (41.08, 18.29).
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 5.325000 17.389999 39.275002 17.389999 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (5.325000, 11.050000) (41.075001, 11.050000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.025000, 13.350000) (43.375000, 13.350000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.025000, 16.520000) (43.375000, 16.520000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (3.025000, 19.690001) (43.375000, 19.690001) because same wire already exists.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1683.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        6       |       NA       |
|  Via8  |       24       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1683.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.050000, 5.325000) (11.050000, 25.415001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (22.049999, 5.325000) (22.049999, 25.415001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (33.049999, 5.325000) (33.049999, 25.415001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.350000, 3.025000) (13.350000, 27.715000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (24.350000, 3.025000) (24.350000, 27.715000) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.349998, 3.025000) (35.349998, 27.715000) because same wire already exists.
Stripe generation is complete.
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Tue Sep  3 12:09:16 2024 ***
SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/KSA8/pd
SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 2.80Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3122.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 9 used
Read in 8 components
  8 core components: 8 unplaced, 0 placed, 0 fixed
Read in 26 logical pins
Read in 26 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 10
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 5
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3150.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 15 wires.
ViaGen created 70 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       15       |       NA       |
|  Via1  |       10       |        0       |
|  Via2  |       10       |        0       |
|  Via3  |       10       |        0       |
|  Via4  |       10       |        0       |
|  Via5  |       10       |        0       |
|  Via6  |       10       |        0       |
|  Via7  |       10       |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Tue Sep  3 12:09:17 2024 ***
SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/KSA8/pd
SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 1.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3150.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 9 used
Read in 8 components
  8 core components: 8 unplaced, 0 placed, 0 fixed
Read in 26 logical pins
Read in 26 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3152.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> saveDesign powerplan.enc
#% Begin save design ... (date=09/03 12:09:40, mem=1406.2M)
% Begin Save ccopt configuration ... (date=09/03 12:09:40, mem=1406.2M)
% End Save ccopt configuration ... (date=09/03 12:09:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.2M, current mem=1407.2M)
% Begin Save netlist data ... (date=09/03 12:09:40, mem=1407.2M)
Writing Binary DB to powerplan.enc.dat/ksa8.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/03 12:09:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.3M, current mem=1407.3M)
Saving symbol-table file ...
Saving congestion map file powerplan.enc.dat/ksa8.route.congmap.gz ...
% Begin Save AAE data ... (date=09/03 12:09:40, mem=1407.4M)
Saving AAE Data ...
% End Save AAE data ... (date=09/03 12:09:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.4M, current mem=1407.4M)
Saving preference file powerplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/03 12:09:40, mem=1410.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/03 12:09:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1411.0M, current mem=1411.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/03 12:09:40, mem=1411.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/03 12:09:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1411.1M, current mem=1411.1M)
% Begin Save routing data ... (date=09/03 12:09:40, mem=1411.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1697.4M) ***
% End Save routing data ... (date=09/03 12:09:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1411.2M, current mem=1411.2M)
Saving property file powerplan.enc.dat/ksa8.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1700.4M) ***
% Begin Save power constraints data ... (date=09/03 12:09:40, mem=1411.8M)
% End Save power constraints data ... (date=09/03 12:09:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1411.9M, current mem=1411.9M)
'couldn't execute "cp": not owner'.
#% End save design ... (date=09/03 12:09:41, total cpu=0:00:00.2, real=0:00:01.0, peak res=1441.7M, current mem=1410.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Estimated cell power/ground rail width = 0.408 um
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
Inserted 4 pre-endcap <FILL2> cells (prefix ENDCAP).
Inserted 4 post-endcap <FILL2> cells (prefix ENDCAP).
For 8 new insts, <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 10.150).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (35.670, 10.150).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 12.760).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (35.670, 12.760).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 15.370).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (35.670, 15.370).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 17.980).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (35.670, 17.980).
Type 'man IMPSP-5119' for more detail.
Inserted 0 pre-endcap <FILL2> cells (prefix ENDCAP).
Inserted 0 post-endcap <FILL2> cells (prefix ENDCAP).
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
For 0 new insts, *** Applied 0 GNC rules.
<CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 39.730 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
Type 'man IMPSP-5134' for more detail.
For 8 new insts, Inserted 8 well-taps <FILL2> cells (prefix WELLTAP).
<CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 39.730 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
Type 'man IMPSP-5134' for more detail.
For 8 new insts, Inserted 8 well-taps <FILL2> cells (prefix WELLTAP).
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> saveDesign preplacement.enc
#% Begin save design ... (date=09/03 12:11:24, mem=1417.0M)
% Begin Save ccopt configuration ... (date=09/03 12:11:24, mem=1417.0M)
% End Save ccopt configuration ... (date=09/03 12:11:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.3M, current mem=1417.3M)
% Begin Save netlist data ... (date=09/03 12:11:24, mem=1417.3M)
Writing Binary DB to preplacement.enc.dat/ksa8.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/03 12:11:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.3M, current mem=1417.3M)
Saving symbol-table file ...
Saving congestion map file preplacement.enc.dat/ksa8.route.congmap.gz ...
% Begin Save AAE data ... (date=09/03 12:11:25, mem=1417.4M)
Saving AAE Data ...
% End Save AAE data ... (date=09/03 12:11:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.4M, current mem=1417.4M)
Saving preference file preplacement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/03 12:11:25, mem=1417.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/03 12:11:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.7M, current mem=1417.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/03 12:11:25, mem=1417.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/03 12:11:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.7M, current mem=1417.7M)
% Begin Save routing data ... (date=09/03 12:11:25, mem=1417.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1702.1M) ***
% End Save routing data ... (date=09/03 12:11:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.8M, current mem=1417.8M)
Saving property file preplacement.enc.dat/ksa8.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1705.1M) ***
% Begin Save power constraints data ... (date=09/03 12:11:25, mem=1417.8M)
% End Save power constraints data ... (date=09/03 12:11:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.8M, current mem=1417.8M)
'couldn't execute "cp": not owner'.
#% End save design ... (date=09/03 12:11:25, total cpu=0:00:00.1, real=0:00:01.0, peak res=1448.5M, current mem=1416.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:06.8/0:13:13.3 (0.1), mem = 1712.3M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 24 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1782.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1801.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1809.6M) ***
No user-set net weight.
Net fanout histogram:
2		: 19 (44.2%) nets
3		: 24 (55.8%) nets
4     -	14	: 0 (0.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=48 (24 fixed + 24 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=43 #term=110 #term/net=2.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
stdCell: 48 single + 0 double + 0 multi
Total standard cell length = 0.0861 (mm), area = 0.0002 (mm^2)
Average module density = 0.798.
Density for the design = 0.798.
       = stdcell_area 249 sites (188 um^2) / alloc_area 312 sites (236 um^2).
Pin Density = 0.3056.
            = total # of pins 110 / total area 360.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1851.9M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1851.9M
Iteration  3: Total net bbox = 2.319e-01 (1.39e-01 9.32e-02)
              Est.  stn bbox = 2.319e-01 (1.39e-01 9.32e-02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1853.3M
Active setup views:
    setup
Iteration  4: Total net bbox = 2.254e+01 (2.25e+01 1.25e-02)
              Est.  stn bbox = 2.254e+01 (2.25e+01 1.25e-02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1853.3M
Iteration  5: Total net bbox = 7.124e+01 (4.37e+01 2.76e+01)
              Est.  stn bbox = 7.124e+01 (4.37e+01 2.76e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1853.3M
Iteration  6: Total net bbox = 4.102e+02 (7.79e+01 3.32e+02)
              Est.  stn bbox = 4.102e+02 (7.79e+01 3.32e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1853.3M
*** cost = 4.102e+02 (7.79e+01 3.32e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:08 mem=1853.3M) ***
Total net bbox length = 4.508e+02 (1.624e+02 2.883e+02) (ext = 3.681e+02)
Move report: Detail placement moves 24 insts, mean move: 1.85 um, max move: 2.94 um 
	Max move on inst (g552__8428): (30.91, 11.73) --> (29.00, 12.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1878.3MB
Summary Report:
Instances move: 24 (out of 24 movable)
Instances flipped: 0
Mean displacement: 1.85 um
Max displacement: 2.94 um (Instance: g552__8428) (30.9055, 11.7255) -> (29, 12.76)
	Length: 8 sites, height: 1 rows, site name: gsclib090site, cell type: AOI22XL
Total net bbox length = 4.872e+02 (1.743e+02 3.128e+02) (ext = 3.555e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1878.3MB
*** Finished refinePlace (0:01:08 mem=1878.3M) ***
*** End of Placement (cpu=0:00:01.0, real=0:00:02.0, mem=1878.3M) ***
default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=1878.3M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 228 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 228
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 43 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.836700e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1868.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0    84 
[NR-eGR]  Metal2  (2V)           332    94 
[NR-eGR]  Metal3  (3H)           113     3 
[NR-eGR]  Metal4  (4V)            12     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total          457   181 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 452um
[NR-eGR] Total length: 457um, number of vias: 181
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1868.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1865.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:01.4/0:00:02.4 (0.6), totSession cpu/real = 0:01:08.2/0:13:15.7 (0.1), mem = 1865.8M
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #2 [begin] : totSession cpu/real = 0:01:08.2/0:13:16.5 (0.1), mem = 1876.0M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 24 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1870.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1870.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1870.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 19 (44.2%) nets
3		: 24 (55.8%) nets
4     -	14	: 0 (0.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=48 (24 fixed + 24 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=43 #term=110 #term/net=2.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
stdCell: 48 single + 0 double + 0 multi
Total standard cell length = 0.0861 (mm), area = 0.0002 (mm^2)
Average module density = 0.798.
Density for the design = 0.798.
       = stdcell_area 249 sites (188 um^2) / alloc_area 312 sites (236 um^2).
Pin Density = 0.3056.
            = total # of pins 110 / total area 360.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.335e+02 (1.18e+02 2.16e+02)
              Est.  stn bbox = 3.335e+02 (1.18e+02 2.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1880.3M
Iteration  2: Total net bbox = 3.335e+02 (1.18e+02 2.16e+02)
              Est.  stn bbox = 3.335e+02 (1.18e+02 2.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1880.3M
Iteration  3: Total net bbox = 4.066e+02 (1.03e+02 3.03e+02)
              Est.  stn bbox = 4.066e+02 (1.03e+02 3.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1881.7M
Active setup views:
    setup
Iteration  4: Total net bbox = 4.124e+02 (1.11e+02 3.02e+02)
              Est.  stn bbox = 4.124e+02 (1.11e+02 3.02e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1881.7M
Iteration  5: Total net bbox = 4.364e+02 (1.13e+02 3.24e+02)
              Est.  stn bbox = 4.364e+02 (1.13e+02 3.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1881.7M
Iteration  6: Total net bbox = 4.113e+02 (9.04e+01 3.21e+02)
              Est.  stn bbox = 4.113e+02 (9.04e+01 3.21e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1881.7M
*** cost = 4.113e+02 (9.04e+01 3.21e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:09 mem=1881.7M) ***
Total net bbox length = 4.488e+02 (1.251e+02 3.237e+02) (ext = 3.606e+02)
Move report: Detail placement moves 24 insts, mean move: 1.52 um, max move: 2.82 um 
	Max move on inst (g552__8428): (30.77, 11.71) --> (29.00, 12.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1881.7MB
Summary Report:
Instances move: 24 (out of 24 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 2.82 um (Instance: g552__8428) (30.772, 11.7105) -> (29, 12.76)
	Length: 8 sites, height: 1 rows, site name: gsclib090site, cell type: AOI22XL
Total net bbox length = 4.733e+02 (1.359e+02 3.374e+02) (ext = 3.486e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1881.7MB
*** Finished refinePlace (0:01:09 mem=1881.7M) ***
*** End of Placement (cpu=0:00:01.0, real=0:00:01.0, mem=1881.7M) ***
default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=1881.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 228 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 228
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 43 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.836700e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1872.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0    84 
[NR-eGR]  Metal2  (2V)           326    95 
[NR-eGR]  Metal3  (3H)           114     3 
[NR-eGR]  Metal4  (4V)            12     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total          452   182 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 447um
[NR-eGR] Total length: 452um, number of vias: 182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1872.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1865.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

*** placeDesign #2 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:09.5/0:13:17.7 (0.1), mem = 1865.2M
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix ksa8_preCTS -outDir timingReports
AAE DB initialization (MEM=1894.59 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:17.7/0:15:21.1 (0.1), mem = 1894.6M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1889.6M)
Extraction called for design 'ksa8' of instances=48 and nets=45 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ksa8.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1889.586M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ksa8
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1902.12)
Total number of fetched objects 43
End delay calculation. (MEM=2039.21 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2002.59 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:18 mem=2002.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.808%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.54 sec
Total Real time: 2.0 sec
Total Memory Usage: 1978.011719 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.2/0:00:01.0 (0.2), totSession cpu/real = 0:01:17.8/0:15:22.1 (0.1), mem = 1978.0M
<CMD> selectWire 16.8950 16.8950 17.0350 30.8100 2 {sum[2]}
<CMD> deselectAll
<CMD> selectWire 17.7650 -0.0700 17.9050 13.8450 2 {sum[3]}
<CMD> deselectAll
<CMD> selectWire -0.0700 13.7050 12.9750 13.8450 3 {b[1]}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Tue Sep  3 12:16:00 2024 ***
SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/KSA8/pd
SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 3.36Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3467.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 10 used
Read in 48 components
  48 core components: 0 unplaced, 24 placed, 24 fixed
Read in 26 physical pins
  26 physical pins: 0 unplaced, 26 placed, 0 fixed
Read in 26 nets
Read in 2 special nets, 2 routed
Read in 26 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3470.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 26 io pins ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Tue Sep  3 12:16:05 2024 ***
SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/KSA8/pd
SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 3.23Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3470.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 10 used
Read in 48 components
  48 core components: 0 unplaced, 24 placed, 24 fixed
Read in 26 physical pins
  26 physical pins: 0 unplaced, 26 placed, 0 fixed
Read in 26 nets
Read in 2 special nets, 2 routed
Read in 26 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3472.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 26 io pins ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setLayerPreference node_gird -isVisible 1
<CMD> setLayerPreference node_gird -isVisible 0
<CMD> zoomBox -1.53200 0.77200 57.91800 29.51400
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> setLayerPreference allLayers -isSelectable 0
<CMD> setLayerPreference allLayers -isSelectable 1
<CMD> gui_select -rect {15.77050 17.18050 21.70450 14.24950}
<CMD> deselectAll
<CMD> fit
<CMD> zoomSelected
<CMD> gui_select -rect {23.43150 21.80500 29.78200 16.46350}
<CMD> deselectAll
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> gui_select -rect {32.55800 1.53300 30.87550 0.22950}
<CMD> gui_select -rect {30.95950 5.10800 35.67000 -5.32200}
<CMD> deselectAll
<CMD> setLayerPreference Via8 -isVisible 0
<CMD> setLayerPreference Metal9 -isVisible 0
<CMD> setLayerPreference Metal8 -isVisible 0
<CMD> setLayerPreference Via7 -isVisible 0
<CMD> setLayerPreference Metal7 -isVisible 0
<CMD> setLayerPreference Via6 -isVisible 0
<CMD> setLayerPreference Metal6 -isVisible 0
<CMD> setLayerPreference Via5 -isVisible 0
<CMD> setLayerPreference Metal5 -isVisible 0
<CMD> zoomBox 21.83300 22.39350 35.37550 14.82350
<CMD> zoomBox 22.11200 21.54600 33.12800 16.13200
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> zoomBox 18.86900 15.08100 34.36850 22.57450
<CMD> zoomBox 14.52300 13.66350 35.97600 24.03500
<CMD> zoomBox 11.75950 12.76200 36.99800 24.96400
<CMD> zoomBox 4.72400 10.45350 39.65650 27.34200
<CMD> zoomBox -11.20650 5.28000 45.67500 32.78000
<CMD> zoomBox -18.50400 2.87150 48.41550 35.22450
<CMD> zoomBox -4.41150 7.09250 43.93750 30.46750
<CMD> zoomBox 5.76950 10.14200 40.70200 27.03050
<CMD> zoomBox 12.47250 12.32800 37.71150 24.53000
<CMD> zoomBox 19.19550 14.53550 34.69550 22.02900
<CMD> zoomBox 22.16450 15.51000 33.36350 20.92450
<CMD> zoomBox 23.32350 15.89050 32.84300 20.49300
<CMD> setLayerPreference Metal9 -isVisible 1
<CMD> setLayerPreference Via8 -isVisible 1
<CMD> setLayerPreference Metal8 -isVisible 1
<CMD> setLayerPreference Via7 -isVisible 1
<CMD> setLayerPreference Metal7 -isVisible 1
<CMD> setLayerPreference Via6 -isVisible 1
<CMD> setLayerPreference Metal6 -isVisible 1
<CMD> setLayerPreference Via5 -isVisible 1
<CMD> setLayerPreference Metal5 -isVisible 1
<CMD> zoomBox 17.09400 14.65800 35.33350 23.47600
<CMD> zoomBox 14.79450 14.20300 36.25300 24.57750
<CMD> zoomBox 12.08950 13.66800 37.33450 25.87300
<CMD> zoomBox 5.11550 12.26850 40.05750 29.16150
<CMD> zoomBox -4.54500 10.33150 43.81850 33.71350
<CMD> zoomBox -10.68800 9.10000 46.21000 36.60800
<CMD> zoomBox -17.91550 7.65100 49.02350 40.01350
<CMD> setLayerPreference node_bump -isVisible 0
<CMD> setLayerPreference node_bump -isVisible 1
<CMD> setLayerPreference Metal9 -isVisible 0
<CMD> setLayerPreference Via8 -isVisible 0
<CMD> setLayerPreference Metal8 -isVisible 0
<CMD> setLayerPreference Via7 -isVisible 0
<CMD> setLayerPreference Metal7 -isVisible 0
<CMD> zoomBox -25.58000 6.03150 53.17200 44.10500
<CMD> zoomBox -34.60550 4.17600 58.04400 48.96850
<CMD> fit
<CMD> zoomBox -6.10550 0.19150 53.34450 28.93350
<CMD> zoomBox 2.80250 2.90950 45.75600 23.67600
<CMD> zoomBox 8.30650 5.80450 39.34150 20.80900
<CMD> zoomBox 12.28300 7.89650 34.70650 18.73750
<CMD> zoomBox 13.83600 8.71350 32.89650 17.92850
<CMD> zoomBox 15.15600 9.40800 31.35800 17.24100
<CMD> zoomBox 16.27850 9.99850 30.05000 16.65650
<CMD> zoomBox 17.21900 10.51050 28.92450 16.16950
<CMD> zoomBox 18.69800 11.31500 27.15500 15.40350
<CMD> zoomBox 19.76550 11.89600 25.87650 14.85050
<CMD> zoomBox 20.18650 12.12700 25.38150 14.63850
<CMD> zoomBox 18.06600 11.38300 26.52600 15.47300
<CMD> zoomBox 15.97550 10.66600 27.68500 16.32700
<CMD> zoomBox 13.08200 9.67350 29.28900 17.50900
<CMD> zoomBox 11.24200 9.04250 30.30900 18.26050
<CMD> zoomBox 6.52500 7.42150 32.91600 20.18050
<CMD> zoomBox -0.00350 5.17800 36.52450 22.83800
<CMD> zoomBox -4.15550 3.75150 38.81900 24.52800
<CMD> zoomBox -8.37400 2.27850 42.18450 26.72150
<CMD> zoomBox -15.65450 0.96400 43.82600 29.72050
<CMD> zoomBox -24.22000 -0.58250 45.75750 33.24900
<CMD> zoomBox -46.15200 -4.54250 50.70350 42.28350
<CMD> zoomBox -23.49400 4.91200 46.48550 38.74450
<CMD> zoomBox -7.12250 11.74300 43.43750 36.18700
<CMD> redraw
<CMD> redraw
<CMD> redraw
<CMD> redraw
<CMD> redraw
<CMD> getCTSMode -engine -quiet
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Tue Sep  3 12:22:53 2024 ***
SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/KSA8/pd
SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 2.12Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3475.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 10 used
Read in 48 components
  48 core components: 0 unplaced, 24 placed, 24 fixed
Read in 26 physical pins
  26 physical pins: 0 unplaced, 26 placed, 0 fixed
Read in 26 nets
Read in 2 special nets, 2 routed
Read in 26 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3478.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 26 io pins ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #3 [begin] : totSession cpu/real = 0:01:57.7/0:24:39.7 (0.1), mem = 1997.4M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 24 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1974.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.5 mem=1977.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.7 mem=1977.1M) ***
No user-set net weight.
Net fanout histogram:
2		: 19 (44.2%) nets
3		: 24 (55.8%) nets
4     -	14	: 0 (0.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=48 (24 fixed + 24 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=43 #term=110 #term/net=2.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
stdCell: 48 single + 0 double + 0 multi
Total standard cell length = 0.0861 (mm), area = 0.0002 (mm^2)
Average module density = 0.798.
Density for the design = 0.798.
       = stdcell_area 249 sites (188 um^2) / alloc_area 312 sites (236 um^2).
Pin Density = 0.3056.
            = total # of pins 110 / total area 360.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.380e+02 (1.22e+02 2.16e+02)
              Est.  stn bbox = 3.380e+02 (1.22e+02 2.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1998.9M
Iteration  2: Total net bbox = 3.380e+02 (1.22e+02 2.16e+02)
              Est.  stn bbox = 3.380e+02 (1.22e+02 2.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1998.9M
Iteration  3: Total net bbox = 4.090e+02 (1.06e+02 3.03e+02)
              Est.  stn bbox = 4.090e+02 (1.06e+02 3.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2000.3M
Active setup views:
    setup
Iteration  4: Total net bbox = 4.147e+02 (1.13e+02 3.02e+02)
              Est.  stn bbox = 4.147e+02 (1.13e+02 3.02e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2000.3M
Iteration  5: Total net bbox = 4.393e+02 (1.15e+02 3.24e+02)
              Est.  stn bbox = 4.393e+02 (1.15e+02 3.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2000.3M
Iteration  6: Total net bbox = 4.109e+02 (8.96e+01 3.21e+02)
              Est.  stn bbox = 4.109e+02 (8.96e+01 3.21e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2000.3M
*** cost = 4.109e+02 (8.96e+01 3.21e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:00 mem=2000.3M) ***
Total net bbox length = 4.485e+02 (1.244e+02 3.241e+02) (ext = 3.601e+02)
Move report: Detail placement moves 24 insts, mean move: 1.55 um, max move: 2.80 um 
	Max move on inst (g552__8428): (30.82, 11.78) --> (29.00, 12.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.3MB
Summary Report:
Instances move: 24 (out of 24 movable)
Instances flipped: 0
Mean displacement: 1.55 um
Max displacement: 2.80 um (Instance: g552__8428) (30.817, 11.7775) -> (29, 12.76)
	Length: 8 sites, height: 1 rows, site name: gsclib090site, cell type: AOI22XL
Total net bbox length = 4.757e+02 (1.354e+02 3.403e+02) (ext = 3.489e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.3MB
*** Finished refinePlace (0:02:00 mem=2017.3M) ***
*** End of Placement (cpu=0:00:01.8, real=0:00:02.0, mem=2017.3M) ***
default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=2017.3M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 228 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 228
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 43 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.888900e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2007.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0    84 
[NR-eGR]  Metal2  (2V)           328    94 
[NR-eGR]  Metal3  (3H)           114     3 
[NR-eGR]  Metal4  (4V)            12     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total          454   181 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 448um
[NR-eGR] Total length: 454um, number of vias: 181
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 2007.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 2000.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 5 warning(s), 0 error(s)

*** placeDesign #3 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:59.8/0:24:41.7 (0.1), mem = 2000.8M
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #4 [begin] : totSession cpu/real = 0:01:59.9/0:24:44.0 (0.1), mem = 2011.0M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 24 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=2005.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=2005.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=2005.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 19 (44.2%) nets
3		: 24 (55.8%) nets
4     -	14	: 0 (0.0%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=48 (24 fixed + 24 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=43 #term=110 #term/net=2.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=26
stdCell: 48 single + 0 double + 0 multi
Total standard cell length = 0.0861 (mm), area = 0.0002 (mm^2)
Average module density = 0.798.
Density for the design = 0.798.
       = stdcell_area 249 sites (188 um^2) / alloc_area 312 sites (236 um^2).
Pin Density = 0.3056.
            = total # of pins 110 / total area 360.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.401e+02 (1.24e+02 2.16e+02)
              Est.  stn bbox = 3.401e+02 (1.24e+02 2.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2016.3M
Iteration  2: Total net bbox = 3.401e+02 (1.24e+02 2.16e+02)
              Est.  stn bbox = 3.401e+02 (1.24e+02 2.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2016.3M
Iteration  3: Total net bbox = 4.106e+02 (1.07e+02 3.03e+02)
              Est.  stn bbox = 4.106e+02 (1.07e+02 3.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2017.7M
Active setup views:
    setup
Iteration  4: Total net bbox = 4.156e+02 (1.13e+02 3.02e+02)
              Est.  stn bbox = 4.156e+02 (1.13e+02 3.02e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2017.7M
Iteration  5: Total net bbox = 4.398e+02 (1.16e+02 3.24e+02)
              Est.  stn bbox = 4.398e+02 (1.16e+02 3.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2017.7M
Iteration  6: Total net bbox = 4.107e+02 (8.94e+01 3.21e+02)
              Est.  stn bbox = 4.107e+02 (8.94e+01 3.21e+02)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 2017.7M
*** cost = 4.107e+02 (8.94e+01 3.21e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:01 mem=2017.7M) ***
Total net bbox length = 4.483e+02 (1.242e+02 3.241e+02) (ext = 3.601e+02)
Move report: Detail placement moves 24 insts, mean move: 1.55 um, max move: 2.78 um 
	Max move on inst (g552__8428): (30.83, 11.81) --> (29.00, 12.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.7MB
Summary Report:
Instances move: 24 (out of 24 movable)
Instances flipped: 0
Mean displacement: 1.55 um
Max displacement: 2.78 um (Instance: g552__8428) (30.83, 11.8065) -> (29, 12.76)
	Length: 8 sites, height: 1 rows, site name: gsclib090site, cell type: AOI22XL
Total net bbox length = 4.761e+02 (1.358e+02 3.403e+02) (ext = 3.498e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2017.7MB
*** Finished refinePlace (0:02:01 mem=2017.7M) ***
*** End of Placement (cpu=0:00:01.0, real=0:00:01.0, mem=2017.7M) ***
default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=2017.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 228 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 228
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 43 nets ( ignored 0 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.888900e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2008.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0    84 
[NR-eGR]  Metal2  (2V)           329    94 
[NR-eGR]  Metal3  (3H)           113     3 
[NR-eGR]  Metal4  (4V)            12     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total          454   181 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 448um
[NR-eGR] Total length: 454um, number of vias: 181
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 2008.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 2001.2M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

*** placeDesign #4 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:01.1/0:24:45.1 (0.1), mem = 2001.2M
<CMD> fit
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1580.96 (MB), peak = 1622.44 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFDefaultRouteSpec_gpdk090
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          9
setNanoRouteMode -routeWithSiDriven             false
setNanoRouteMode -routeWithTimingDriven         false
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2001.4M, init mem=2001.4M)
*info: Placed = 48             (Fixed = 24)
*info: Unplaced = 0           
Placement Density:79.81%(188/236)
Placement Density (including fixed std cells):82.50%(225/272)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2001.4M)
Turning off fast DC mode.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2001.4M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Sep  3 12:24:14 2024
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=45)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 43.
#Total number of nets in the design = 45.
#43 routable nets do not have any wires.
#43 nets will be global routed.
#Start routing data preparation on Tue Sep  3 12:24:14 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 43 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.59 (MB), peak = 1622.44 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1592.82 (MB), peak = 1622.44 (MB)
#
#Finished routing data preparation on Tue Sep  3 12:24:15 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.16 (MB)
#Total memory = 1592.94 (MB)
#Peak memory = 1622.44 (MB)
#
#
#Start global routing on Tue Sep  3 12:24:15 2024
#
#
#Start global routing initialization on Tue Sep  3 12:24:15 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Sep  3 12:24:15 2024
#
#Start routing resource analysis on Tue Sep  3 12:24:15 2024
#
#Routing resource analysis is done on Tue Sep  3 12:24:15 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          82          24          77     6.49%
#  Metal2         V         146          14          77     0.00%
#  Metal3         H         101           5          77     0.00%
#  Metal4         V         149          11          77     0.00%
#  Metal5         H         101           5          77     0.00%
#  Metal6         V         150          10          77     0.00%
#  Metal7         H         101           5          77     0.00%
#  Metal8         V          23          29          77    12.99%
#  Metal9         H          11          23          77    25.97%
#  --------------------------------------------------------------
#  Total                    866      19.89%         693     5.05%
#
#
#
#
#Global routing data preparation is done on Tue Sep  3 12:24:15 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.31 (MB), peak = 1622.44 (MB)
#
#
#Global routing initialization is done on Tue Sep  3 12:24:15 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.38 (MB), peak = 1622.44 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.16 (MB), peak = 1622.44 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.29 (MB), peak = 1622.44 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 43.
#Total number of nets in the design = 45.
#
#43 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              43  
#-----------------------------
#        Total              43  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              43  
#-----------------------------
#        Total              43  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 402 um.
#Total half perimeter of net bounding box = 511 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 311 um.
#Total wire length on LAYER Metal3 = 91 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 118
#Up-Via Summary (total 118):
#           
#-----------------------
# Metal1             84
# Metal2             33
# Metal3              1
#-----------------------
#                   118 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.48 (MB)
#Total memory = 1594.41 (MB)
#Peak memory = 1622.44 (MB)
#
#Finished global routing on Tue Sep  3 12:24:15 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.43 (MB), peak = 1622.44 (MB)
#Start Track Assignment.
#Done with 20 horizontal wires in 1 hboxes and 43 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       307.98 	  0.05%  	  0.00% 	  0.00%
# Metal3        79.10 	  0.18%  	  0.00% 	  0.00%
# Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         387.07  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 379 um.
#Total half perimeter of net bounding box = 511 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 303 um.
#Total wire length on LAYER Metal3 = 77 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 118
#Up-Via Summary (total 118):
#           
#-----------------------
# Metal1             84
# Metal2             33
# Metal3              1
#-----------------------
#                   118 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1594.76 (MB), peak = 1622.44 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.06 (MB)
#Total memory = 1594.77 (MB)
#Peak memory = 1622.44 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.57 (MB), peak = 1622.44 (MB)
#Complete Detail Routing.
#Total wire length = 452 um.
#Total half perimeter of net bounding box = 511 um.
#Total wire length on LAYER Metal1 = 6 um.
#Total wire length on LAYER Metal2 = 340 um.
#Total wire length on LAYER Metal3 = 95 um.
#Total wire length on LAYER Metal4 = 11 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 130
#Up-Via Summary (total 130):
#           
#-----------------------
# Metal1             83
# Metal2             46
# Metal3              1
#-----------------------
#                   130 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.82 (MB)
#Total memory = 1599.59 (MB)
#Peak memory = 1622.44 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.37 (MB), peak = 1622.44 (MB)
#CELL_VIEW ksa8,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Sep  3 12:24:15 2024
#
#
#Start Post Route Wire Spread.
#Done with 2 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 454 um.
#Total half perimeter of net bounding box = 511 um.
#Total wire length on LAYER Metal1 = 6 um.
#Total wire length on LAYER Metal2 = 341 um.
#Total wire length on LAYER Metal3 = 96 um.
#Total wire length on LAYER Metal4 = 11 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 130
#Up-Via Summary (total 130):
#           
#-----------------------
# Metal1             83
# Metal2             46
# Metal3              1
#-----------------------
#                   130 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.70 (MB), peak = 1622.44 (MB)
#CELL_VIEW ksa8,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1599.70 (MB), peak = 1622.44 (MB)
#CELL_VIEW ksa8,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 454 um.
#Total half perimeter of net bounding box = 511 um.
#Total wire length on LAYER Metal1 = 6 um.
#Total wire length on LAYER Metal2 = 341 um.
#Total wire length on LAYER Metal3 = 96 um.
#Total wire length on LAYER Metal4 = 11 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 130
#Up-Via Summary (total 130):
#           
#-----------------------
# Metal1             83
# Metal2             46
# Metal3              1
#-----------------------
#                   130 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.93 (MB)
#Total memory = 1599.70 (MB)
#Peak memory = 1622.44 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 25.25 (MB)
#Total memory = 1606.87 (MB)
#Peak memory = 1622.44 (MB)
#Number of warnings = 3
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Sep  3 12:24:15 2024
#
#Default setup view is reset to setup.
#Default setup view is reset to setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1602.80 (MB), peak = 1622.44 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setLayerPreference allLayers -isVisible 0
<CMD> setLayerPreference allLayers -isVisible 1
<CMD> setLayerPreference Metal7 -isVisible 1
<CMD> setLayerPreference Via7 -isVisible 1
<CMD> setLayerPreference Metal8 -isVisible 1
<CMD> setLayerPreference Via8 -isVisible 1
<CMD> setLayerPreference Metal9 -isVisible 1
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL16 / prefix FILLER).
*INFO:   Added 2 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 5 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 10 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 7 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 24 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 24 new insts, <CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign route.enc
#% Begin save design ... (date=09/03 12:28:53, mem=1604.2M)
% Begin Save ccopt configuration ... (date=09/03 12:28:53, mem=1604.2M)
% End Save ccopt configuration ... (date=09/03 12:28:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1604.4M, current mem=1604.4M)
% Begin Save netlist data ... (date=09/03 12:28:53, mem=1604.4M)
Writing Binary DB to route.enc.dat/ksa8.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/03 12:28:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1604.4M, current mem=1604.4M)
Saving symbol-table file ...
Saving congestion map file route.enc.dat/ksa8.route.congmap.gz ...
% Begin Save AAE data ... (date=09/03 12:28:53, mem=1604.6M)
Saving AAE Data ...
AAE DB initialization (MEM=2021.8 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=09/03 12:28:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.4M, current mem=1605.4M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=09/03 12:28:53, mem=1605.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/03 12:28:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.7M, current mem=1605.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/03 12:28:53, mem=1605.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/03 12:28:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.7M, current mem=1605.7M)
% Begin Save routing data ... (date=09/03 12:28:53, mem=1605.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2022.3M) ***
% End Save routing data ... (date=09/03 12:28:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.8M, current mem=1605.8M)
Saving property file route.enc.dat/ksa8.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2025.3M) ***
#Saving pin access data to file route.enc.dat/ksa8.apa ...
#
% Begin Save power constraints data ... (date=09/03 12:28:54, mem=1605.9M)
% End Save power constraints data ... (date=09/03 12:28:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.9M, current mem=1605.9M)
'couldn't execute "cp": not owner'.
#% End save design ... (date=09/03 12:28:54, total cpu=0:00:00.3, real=0:00:01.0, peak res=1636.5M, current mem=1605.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> selectWire 5.3250 23.6150 41.0750 25.4150 9 VDD
<CMD> deselectAll
<CMD> selectWire 16.8950 16.8950 17.0350 30.3050 2 {sum[2]}
<CMD> deselectAll
<CMD> selectWire 17.4750 0.4350 17.6150 11.8150 2 {sum[3]}
<CMD> deselectAll
<CMD> selectWire 7.3250 13.4150 12.9750 13.5550 3 {b[1]}
<CMD> deselectAll
<CMD> selectWire 12.5450 0.4350 12.6850 11.8150 2 {sum[1]}
<CMD> deselectAll
<CMD> selectWire 30.2350 0.3650 30.3750 13.5550 2 {b[5]}
<CMD> deselectAll
<CMD> selectWire 27.0450 5.8750 27.1850 11.5250 2 {b[4]}
<CMD> zoomBox -11.77050 11.98900 58.17050 45.80300
<CMD> zoomBox -46.50850 -0.21950 87.47750 64.55800
<CMD> zoomBox -11.81000 3.36150 58.13200 37.17600
<CMD> zoomBox 9.41000 6.42600 40.44400 21.43000
<CMD> deselectAll
<CMD> selectWire 26.1750 6.4550 26.3150 10.9450 2 {a[4]}
<CMD> deselectAll
<CMD> selectInst g555__3680
<CMD> deselectAll
<CMD> selectWire 23.8550 14.2850 27.1850 14.4250 3 n_15
<CMD> deselectAll
<CMD> selectWire 27.6250 12.5450 27.7650 14.1350 2 n_0
<CMD> deselectAll
<CMD> selectWire 17.4750 0.4350 17.6150 11.8150 2 {sum[3]}
<CMD> deselectAll
<CMD> selectWire 14.2850 0.4350 14.4250 10.9450 2 {a[1]}
<CMD> fit
<CMD> dumpToGIF ksa8_pd
<CMD> ui_view_box
<CMD> ui_view_box
<CMD> dbquery -area {-11.7705 -1.537 58.1705 32.277} -objType inst
<CMD> dbquery -area {-11.7705 -1.537 58.1705 32.277} -objType regular
<CMD> dbquery -area {-11.7705 -1.537 58.1705 32.277} -objType special
<CMD> selectObject Wire {a[1](28570,870,28850,21890)}
<CMD> deselectObject Wire {a[1](28570,870,28850,21890)}
<CMD> deselectObject Wire {a[1](28570,870,28850,21890)}
<CMD> selectWire 3.0250 15.6200 43.3750 17.4200 9 VSS
<CMD> deselectWire 3.0250 15.6200 43.3750 17.4200 9 VSS
<CMD> deselectWire 3.0250 15.6200 43.3750 17.4200 9 VSS
<CMD> selectWire 21.1500 5.3250 22.9500 25.4150 8 VDD
<CMD> deselectWire 21.1500 5.3250 22.9500 25.4150 8 VDD
<CMD> deselectWire 21.1500 5.3250 22.9500 25.4150 8 VDD
<CMD> selectWire 5.3250 10.1500 41.0750 11.9500 9 VDD
<CMD> zoomBox -18.26450 -3.38500 64.01900 36.39600
<CMD> zoomBox -8.03550 0.56950 51.41450 29.31150
<CMD> zoomBox -18.26600 -3.38500 64.01950 36.39700
<CMD> zoomBox -6.71850 2.86200 52.73300 31.60450
<CMD> zoomBox -12.02400 0.01000 57.91900 33.82500
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> zoomBox -9.39300 2.91850 50.05850 31.66100
<CMD> zoomBox -5.37700 5.25100 45.15750 29.68250
<CMD> zoomBox -11.80150 3.64750 47.65100 32.39050
<CMD> zoomBox -18.47600 1.64100 51.46800 35.45650
<CMD> zoomBox -29.78800 -3.07950 52.49950 36.70350
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> ui_view_box
<CMD> ui_view_box
<CMD> dbquery -area {-29.788 -3.0795 52.4995 36.7035} -objType inst
<CMD> dbquery -area {-29.788 -3.0795 52.4995 36.7035} -objType regular
<CMD> dbquery -area {-29.788 -3.0795 52.4995 36.7035} -objType special
<CMD> deselectPhyPin 23.2750 0.0000 23.4150 0.5750 2 {sum[4]}
<CMD> selectWire 5.3250 10.1500 41.0750 11.9500 9 VDD
<CMD> ui_view_box
<CMD> ui_view_box
<CMD> dbquery -area {-29.788 -3.0795 52.4995 36.7035} -objType inst
<CMD> dbquery -area {-29.788 -3.0795 52.4995 36.7035} -objType regular
<CMD> dbquery -area {-29.788 -3.0795 52.4995 36.7035} -objType special
<CMD> selectWire 5.3250 10.1500 41.0750 11.9500 9 VDD
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> zoomBox -14.89000 2.11050 44.56300 30.85400
<CMD> zoomBox -4.12650 5.86000 38.82900 26.62750
<CMD> zoomBox 3.65050 8.56950 34.68600 23.57400
<CMD> zoomBox 1.12100 6.87000 37.63350 24.52250
<CMD> zoomBox -5.35550 2.51900 45.18100 26.95150
<CMD> zoomBox -34.61650 -17.14100 79.28000 37.92400
<CMD> zoomBox -28.20650 -10.81300 68.60600 35.99250
<CMD> ui_view_box
<CMD> ui_view_box
<CMD> dbquery -area {-28.207 -10.813 68.606 35.9925} -objType inst
<CMD> dbquery -area {-28.207 -10.813 68.606 35.9925} -objType regular
<CMD> dbquery -area {-28.207 -10.813 68.606 35.9925} -objType special
<CMD> deselectInst g567__5115
<CMD> selectWire 5.3250 10.1500 41.0750 11.9500 9 VDD

--------------------------------------------------------------------------------
Exiting Innovus on Tue Sep  3 13:16:40 2024
  Total CPU time:     0:13:30
  Total real time:    1:17:57
  Peak memory (main): 1953.35MB


*** Memory Usage v#1 (Current mem = 2409.672M, initial mem = 476.031M) ***
*** Message Summary: 1724 warning(s), 105 error(s)

--- Ending "Innovus" (totcpu=0:13:26, real=1:17:55, mem=2409.7M) ---
