\hypertarget{fam10h_8hh_source}{}\doxysection{fam10h.\+hh}
\label{fam10h_8hh_source}\index{fam10h.hh@{fam10h.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::amd64::fam10h\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} fam10h : uint64\_t \{}
\DoxyCodeLine{00004         DISPATCHED\_FPU = 0x0, \textcolor{comment}{// Dispatched FPU Operations}}
\DoxyCodeLine{00005         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM10H\_DISPATCHED\_FPU\_\_OPS\_ADD = 0x1, \textcolor{comment}{// Add pipe ops excluding load ops and SSE move ops}}
\DoxyCodeLine{00006         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM10H\_DISPATCHED\_FPU\_\_OPS\_MULTIPLY = 0x2, \textcolor{comment}{// Multiply pipe ops excluding load ops and SSE move ops}}
\DoxyCodeLine{00007         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM10H\_DISPATCHED\_FPU\_\_OPS\_STORE = 0x4, \textcolor{comment}{// Store pipe ops excluding load ops and SSE move ops}}
\DoxyCodeLine{00008         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM10H\_DISPATCHED\_FPU\_\_OPS\_ADD\_PIPE\_LOAD\_OPS = 0x8, \textcolor{comment}{// Add pipe load ops and SSE move ops}}
\DoxyCodeLine{00009         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM10H\_DISPATCHED\_FPU\_\_OPS\_MULTIPLY\_PIPE\_LOAD\_OPS = 0x10, \textcolor{comment}{// Multiply pipe load ops and SSE move ops}}
\DoxyCodeLine{00010         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM10H\_DISPATCHED\_FPU\_\_OPS\_STORE\_PIPE\_LOAD\_OPS = 0x20, \textcolor{comment}{// Store pipe load ops and SSE move ops}}
\DoxyCodeLine{00011         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM10H\_DISPATCHED\_FPU\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00012         CYCLES\_NO\_FPU\_OPS\_RETIRED = 0x1, \textcolor{comment}{// Cycles in which the FPU is Empty}}
\DoxyCodeLine{00013         DISPATCHED\_FPU\_OPS\_FAST\_FLAG = 0x2, \textcolor{comment}{// Dispatched Fast Flag FPU Operations}}
\DoxyCodeLine{00014         RETIRED\_SSE\_OPERATIONS = 0x3, \textcolor{comment}{// Retired SSE Operations}}
\DoxyCodeLine{00015         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_ADD\_SUB\_OPS = 0x1, \textcolor{comment}{// Single precision add/subtract ops}}
\DoxyCodeLine{00016         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_MUL\_OPS = 0x2, \textcolor{comment}{// Single precision multiply ops}}
\DoxyCodeLine{00017         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_DIV\_OPS = 0x4, \textcolor{comment}{// Single precision divide/square root ops}}
\DoxyCodeLine{00018         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_ADD\_SUB\_OPS = 0x8, \textcolor{comment}{// Double precision add/subtract ops}}
\DoxyCodeLine{00019         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_MUL\_OPS = 0x10, \textcolor{comment}{// Double precision multiply ops}}
\DoxyCodeLine{00020         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_DIV\_OPS = 0x20, \textcolor{comment}{// Double precision divide/square root ops}}
\DoxyCodeLine{00021         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SSE\_OPERATIONS\_\_OP\_TYPE = 0x40, \textcolor{comment}{// FLOPS}}
\DoxyCodeLine{00022         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SSE\_OPERATIONS\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00023         RETIRED\_MOVE\_OPS = 0x4, \textcolor{comment}{// Retired Move Ops}}
\DoxyCodeLine{00024         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_MOVE\_OPS\_\_LOW\_QW\_MOVE\_UOPS = 0x1, \textcolor{comment}{// Merging low quadword move uops}}
\DoxyCodeLine{00025         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_MOVE\_OPS\_\_HIGH\_QW\_MOVE\_UOPS = 0x2, \textcolor{comment}{// Merging high quadword move uops}}
\DoxyCodeLine{00026         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_MOVE\_OPS\_\_ALL\_OTHER\_MERGING\_MOVE\_UOPS = 0x4, \textcolor{comment}{// All other merging move uops}}
\DoxyCodeLine{00027         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_MOVE\_OPS\_\_ALL\_OTHER\_MOVE\_UOPS = 0x8, \textcolor{comment}{// All other move uops}}
\DoxyCodeLine{00028         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_MOVE\_OPS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00029         RETIRED\_SERIALIZING\_OPS = 0x5, \textcolor{comment}{// Retired Serializing Ops}}
\DoxyCodeLine{00030         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOTTOM\_EXECUTING\_UOPS = 0x1, \textcolor{comment}{// SSE bottom-\/executing uops retired}}
\DoxyCodeLine{00031         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOTTOM\_SERIALIZING\_UOPS = 0x2, \textcolor{comment}{// SSE bottom-\/serializing uops retired}}
\DoxyCodeLine{00032         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOTTOM\_EXECUTING\_UOPS = 0x4, \textcolor{comment}{// X87 bottom-\/executing uops retired}}
\DoxyCodeLine{00033         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOTTOM\_SERIALIZING\_UOPS = 0x8, \textcolor{comment}{// X87 bottom-\/serializing uops retired}}
\DoxyCodeLine{00034         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_SERIALIZING\_OPS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00035         FP\_SCHEDULER\_CYCLES = 0x6, \textcolor{comment}{// Number of Cycles that a Serializing uop is in the FP Scheduler}}
\DoxyCodeLine{00036         FP\_SCHEDULER\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_FP\_SCHEDULER\_CYCLES\_\_BOTTOM\_EXECUTE\_CYCLES = 0x1, \textcolor{comment}{// Number of cycles a bottom-\/execute uop is in the FP scheduler}}
\DoxyCodeLine{00037         FP\_SCHEDULER\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_FP\_SCHEDULER\_CYCLES\_\_BOTTOM\_SERIALIZING\_CYCLES = 0x2, \textcolor{comment}{// Number of cycles a bottom-\/serializing uop is in the FP scheduler}}
\DoxyCodeLine{00038         FP\_SCHEDULER\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_FP\_SCHEDULER\_CYCLES\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00039         SEGMENT\_REGISTER\_LOADS = 0x20, \textcolor{comment}{// Segment Register Loads}}
\DoxyCodeLine{00040         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM10H\_SEGMENT\_REGISTER\_LOADS\_\_ES = 0x1, \textcolor{comment}{// ES}}
\DoxyCodeLine{00041         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM10H\_SEGMENT\_REGISTER\_LOADS\_\_CS = 0x2, \textcolor{comment}{// CS}}
\DoxyCodeLine{00042         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM10H\_SEGMENT\_REGISTER\_LOADS\_\_SS = 0x4, \textcolor{comment}{// SS}}
\DoxyCodeLine{00043         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM10H\_SEGMENT\_REGISTER\_LOADS\_\_DS = 0x8, \textcolor{comment}{// DS}}
\DoxyCodeLine{00044         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM10H\_SEGMENT\_REGISTER\_LOADS\_\_FS = 0x10, \textcolor{comment}{// FS}}
\DoxyCodeLine{00045         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM10H\_SEGMENT\_REGISTER\_LOADS\_\_GS = 0x20, \textcolor{comment}{// GS}}
\DoxyCodeLine{00046         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM10H\_SEGMENT\_REGISTER\_LOADS\_\_HS = 0x40, \textcolor{comment}{// HS}}
\DoxyCodeLine{00047         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM10H\_SEGMENT\_REGISTER\_LOADS\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00048         PIPELINE\_RESTART\_DUE\_TO\_SELF\_MODIFYING\_CODE = 0x21, \textcolor{comment}{// Pipeline Restart Due to Self-\/Modifying Code}}
\DoxyCodeLine{00049         PIPELINE\_RESTART\_DUE\_TO\_PROBE\_HIT = 0x22, \textcolor{comment}{// Pipeline Restart Due to Probe Hit}}
\DoxyCodeLine{00050         LS\_BUFFER\_2\_FULL\_CYCLES = 0x23, \textcolor{comment}{// LS Buffer 2 Full}}
\DoxyCodeLine{00051         LOCKED\_OPS = 0x24, \textcolor{comment}{// Locked Operations}}
\DoxyCodeLine{00052         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM10H\_LOCKED\_OPS\_\_EXECUTED = 0x1, \textcolor{comment}{// The number of locked instructions executed}}
\DoxyCodeLine{00053         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM10H\_LOCKED\_OPS\_\_CYCLES\_SPECULATIVE\_PHASE = 0x2, \textcolor{comment}{// The number of cycles spent in speculative phase}}
\DoxyCodeLine{00054         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM10H\_LOCKED\_OPS\_\_CYCLES\_NON\_SPECULATIVE\_PHASE = 0x4, \textcolor{comment}{// The number of cycles spent in non-\/speculative phase (including cache miss penalty)}}
\DoxyCodeLine{00055         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM10H\_LOCKED\_OPS\_\_CYCLES\_WAITING = 0x8, \textcolor{comment}{// The number of cycles waiting for a cache hit (cache miss penalty).}}
\DoxyCodeLine{00056         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM10H\_LOCKED\_OPS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00057         RETIRED\_CLFLUSH\_INSTRUCTIONS = 0x26, \textcolor{comment}{// Retired CLFLUSH Instructions}}
\DoxyCodeLine{00058         RETIRED\_CPUID\_INSTRUCTIONS = 0x27, \textcolor{comment}{// Retired CPUID Instructions}}
\DoxyCodeLine{00059         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS = 0x2a, \textcolor{comment}{// Cancelled Store to Load Forward Operations}}
\DoxyCodeLine{00060         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_ADDRESS\_MISMATCHES = 0x1, \textcolor{comment}{// Address mismatches (starting byte not the same).}}
\DoxyCodeLine{00061         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_STORE\_IS\_SMALLER\_THAN\_LOAD = 0x2, \textcolor{comment}{// Store is smaller than load.}}
\DoxyCodeLine{00062         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MISALIGNED = 0x4, \textcolor{comment}{// Misaligned.}}
\DoxyCodeLine{00063         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM10H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00064         SMIS\_RECEIVED = 0x2b, \textcolor{comment}{// SMIs Received}}
\DoxyCodeLine{00065         DATA\_CACHE\_ACCESSES = 0x40, \textcolor{comment}{// Data Cache Accesses}}
\DoxyCodeLine{00066         DATA\_CACHE\_MISSES = 0x41, \textcolor{comment}{// Data Cache Misses}}
\DoxyCodeLine{00067         DATA\_CACHE\_REFILLS = 0x42, \textcolor{comment}{// Data Cache Refills from L2 or Northbridge}}
\DoxyCodeLine{00068         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_\_SYSTEM = 0x1, \textcolor{comment}{// Refill from the Northbridge}}
\DoxyCodeLine{00069         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_\_L2\_SHARED = 0x2, \textcolor{comment}{// Shared-\/state line from L2}}
\DoxyCodeLine{00070         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_\_L2\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive-\/state line from L2}}
\DoxyCodeLine{00071         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_\_L2\_OWNED = 0x8, \textcolor{comment}{// Owned-\/state line from L2}}
\DoxyCodeLine{00072         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_\_L2\_MODIFIED = 0x10, \textcolor{comment}{// Modified-\/state line from L2}}
\DoxyCodeLine{00073         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00074         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x43, \textcolor{comment}{// Data Cache Refills from the Northbridge}}
\DoxyCodeLine{00075         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_INVALID = 0x1, \textcolor{comment}{// Invalid}}
\DoxyCodeLine{00076         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_SHARED = 0x2, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00077         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00078         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00079         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00080         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00081         DATA\_CACHE\_LINES\_EVICTED = 0x44, \textcolor{comment}{// Data Cache Lines Evicted}}
\DoxyCodeLine{00082         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_LINES\_EVICTED\_\_INVALID = 0x1, \textcolor{comment}{// Invalid}}
\DoxyCodeLine{00083         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_LINES\_EVICTED\_\_SHARED = 0x2, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00084         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_LINES\_EVICTED\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00085         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_LINES\_EVICTED\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00086         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_LINES\_EVICTED\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00087         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_LINES\_EVICTED\_\_BY\_PREFETCHNTA = 0x20, \textcolor{comment}{// Cache line evicted was brought into the cache with by a PrefetchNTA instruction.}}
\DoxyCodeLine{00088         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_LINES\_EVICTED\_\_NOT\_BY\_PREFETCHNTA = 0x40, \textcolor{comment}{// Cache line evicted was not brought into the cache with by a PrefetchNTA instruction.}}
\DoxyCodeLine{00089         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM10H\_DATA\_CACHE\_LINES\_EVICTED\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00090         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT = 0x45, \textcolor{comment}{// L1 DTLB Miss and L2 DTLB Hit}}
\DoxyCodeLine{00091         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_L2\_4K\_TLB\_HIT = 0x1, \textcolor{comment}{// L2 4K TLB hit}}
\DoxyCodeLine{00092         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_L2\_2M\_TLB\_HIT = 0x2, \textcolor{comment}{// L2 2M TLB hit}}
\DoxyCodeLine{00093         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00094         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_L2\_1G\_TLB\_HIT = 0x4, \textcolor{comment}{// L2 1G TLB hit}}
\DoxyCodeLine{00095         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00096         L1\_DTLB\_AND\_L2\_DTLB\_MISS = 0x46, \textcolor{comment}{// L1 DTLB and L2 DTLB Miss}}
\DoxyCodeLine{00097         L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_4K\_TLB\_RELOAD = 0x1, \textcolor{comment}{// 4K TLB reload}}
\DoxyCodeLine{00098         L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_2M\_TLB\_RELOAD = 0x2, \textcolor{comment}{// 2M TLB reload}}
\DoxyCodeLine{00099         L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_1G\_TLB\_RELOAD = 0x4, \textcolor{comment}{// 1G TLB reload}}
\DoxyCodeLine{00100         L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00101         MISALIGNED\_ACCESSES = 0x47, \textcolor{comment}{// Misaligned Accesses}}
\DoxyCodeLine{00102         MICROARCHITECTURAL\_LATE\_CANCEL\_OF\_AN\_ACCESS = 0x48, \textcolor{comment}{// Microarchitectural Late Cancel of an Access}}
\DoxyCodeLine{00103         MICROARCHITECTURAL\_EARLY\_CANCEL\_OF\_AN\_ACCESS = 0x49, \textcolor{comment}{// Microarchitectural Early Cancel of an Access}}
\DoxyCodeLine{00104         SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS = 0x4a, \textcolor{comment}{// Single-\/bit ECC Errors Recorded by Scrubber}}
\DoxyCodeLine{00105         SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_SCRUBBER\_ERROR = 0x1, \textcolor{comment}{// Scrubber error}}
\DoxyCodeLine{00106         SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_PIGGYBACK\_ERROR = 0x2, \textcolor{comment}{// Piggyback scrubber errors}}
\DoxyCodeLine{00107         SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_LOAD\_PIPE\_ERROR = 0x4, \textcolor{comment}{// Load pipe error}}
\DoxyCodeLine{00108         SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_STORE\_WRITE\_PIPE\_ERROR = 0x8, \textcolor{comment}{// Store write pipe error}}
\DoxyCodeLine{00109         SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_SCRUBBER\_SINGLE\_BIT\_ECC\_ERRORS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00110         PREFETCH\_INSTRUCTIONS\_DISPATCHED = 0x4b, \textcolor{comment}{// Prefetch Instructions Dispatched}}
\DoxyCodeLine{00111         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM10H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_LOAD = 0x1, \textcolor{comment}{// Load (Prefetch}}
\DoxyCodeLine{00112         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM10H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_STORE = 0x2, \textcolor{comment}{// Store (PrefetchW)}}
\DoxyCodeLine{00113         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM10H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_NTA = 0x4, \textcolor{comment}{// NTA (PrefetchNTA)}}
\DoxyCodeLine{00114         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM10H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00115         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS = 0x4c, \textcolor{comment}{// DCACHE Misses by Locked Instructions}}
\DoxyCodeLine{00116         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM10H\_DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_DATA\_CACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS = 0x2, \textcolor{comment}{// Data cache misses by locked instructions}}
\DoxyCodeLine{00117         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM10H\_DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_ALL = 0x2, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00118         L1\_DTLB\_HIT = 0x4d, \textcolor{comment}{// L1 DTLB Hit}}
\DoxyCodeLine{00119         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_HIT\_\_L1\_4K\_TLB\_HIT = 0x1, \textcolor{comment}{// L1 4K TLB hit}}
\DoxyCodeLine{00120         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_HIT\_\_L1\_2M\_TLB\_HIT = 0x2, \textcolor{comment}{// L1 2M TLB hit}}
\DoxyCodeLine{00121         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_HIT\_\_L1\_1G\_TLB\_HIT = 0x4, \textcolor{comment}{// L1 1G TLB hit}}
\DoxyCodeLine{00122         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM10H\_L1\_DTLB\_HIT\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00123         INEFFECTIVE\_SW\_PREFETCHES = 0x52, \textcolor{comment}{// Ineffective Software Prefetches}}
\DoxyCodeLine{00124         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM10H\_INEFFECTIVE\_SW\_PREFETCHES\_\_SW\_PREFETCH\_HIT\_IN\_L1 = 0x1, \textcolor{comment}{// Software prefetch hit in the L1.}}
\DoxyCodeLine{00125         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM10H\_INEFFECTIVE\_SW\_PREFETCHES\_\_SW\_PREFETCH\_HIT\_IN\_L2 = 0x8, \textcolor{comment}{// Software prefetch hit in L2.}}
\DoxyCodeLine{00126         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM10H\_INEFFECTIVE\_SW\_PREFETCHES\_\_ALL = 0x9, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00127         GLOBAL\_TLB\_FLUSHES = 0x54, \textcolor{comment}{// Global TLB Flushes}}
\DoxyCodeLine{00128         MEMORY\_REQUESTS = 0x65, \textcolor{comment}{// Memory Requests by Type}}
\DoxyCodeLine{00129         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_REQUESTS\_\_NON\_CACHEABLE = 0x1, \textcolor{comment}{// Requests to non-\/cacheable (UC) memory}}
\DoxyCodeLine{00130         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_REQUESTS\_\_WRITE\_COMBINING = 0x2, \textcolor{comment}{// Requests to write-\/combining (WC) memory or WC buffer flushes to WB memory}}
\DoxyCodeLine{00131         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_REQUESTS\_\_STREAMING\_STORE = 0x80, \textcolor{comment}{// Streaming store (SS) requests}}
\DoxyCodeLine{00132         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_REQUESTS\_\_ALL = 0x83, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00133         DATA\_PREFETCHES = 0x67, \textcolor{comment}{// Data Prefetcher}}
\DoxyCodeLine{00134         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM10H\_DATA\_PREFETCHES\_\_CANCELLED = 0x1, \textcolor{comment}{// Cancelled prefetches}}
\DoxyCodeLine{00135         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM10H\_DATA\_PREFETCHES\_\_ATTEMPTED = 0x2, \textcolor{comment}{// Prefetch attempts}}
\DoxyCodeLine{00136         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM10H\_DATA\_PREFETCHES\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00137         MAB\_REQUESTS = 0x68, \textcolor{comment}{// Average L1 refill latency for Icache and Dcache misses (request count for cache refills)}}
\DoxyCodeLine{00138         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_0 = 0x0, \textcolor{comment}{// Buffer 0}}
\DoxyCodeLine{00139         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_1 = 0x1, \textcolor{comment}{// Buffer 1}}
\DoxyCodeLine{00140         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_2 = 0x2, \textcolor{comment}{// Buffer 2}}
\DoxyCodeLine{00141         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_3 = 0x3, \textcolor{comment}{// Buffer 3}}
\DoxyCodeLine{00142         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_4 = 0x4, \textcolor{comment}{// Buffer 4}}
\DoxyCodeLine{00143         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_5 = 0x5, \textcolor{comment}{// Buffer 5}}
\DoxyCodeLine{00144         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_6 = 0x6, \textcolor{comment}{// Buffer 6}}
\DoxyCodeLine{00145         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_7 = 0x7, \textcolor{comment}{// Buffer 7}}
\DoxyCodeLine{00146         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_8 = 0x8, \textcolor{comment}{// Buffer 8}}
\DoxyCodeLine{00147         MAB\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_9 = 0x9, \textcolor{comment}{// Buffer 9}}
\DoxyCodeLine{00148         MAB\_WAIT\_CYCLES = 0x69, \textcolor{comment}{// Average L1 refill latency for Icache and Dcache misses (cycles that requests spent waiting for the refills)}}
\DoxyCodeLine{00149         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_0 = 0x0, \textcolor{comment}{// Buffer 0}}
\DoxyCodeLine{00150         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_1 = 0x1, \textcolor{comment}{// Buffer 1}}
\DoxyCodeLine{00151         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_2 = 0x2, \textcolor{comment}{// Buffer 2}}
\DoxyCodeLine{00152         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_3 = 0x3, \textcolor{comment}{// Buffer 3}}
\DoxyCodeLine{00153         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_4 = 0x4, \textcolor{comment}{// Buffer 4}}
\DoxyCodeLine{00154         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_5 = 0x5, \textcolor{comment}{// Buffer 5}}
\DoxyCodeLine{00155         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_6 = 0x6, \textcolor{comment}{// Buffer 6}}
\DoxyCodeLine{00156         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_7 = 0x7, \textcolor{comment}{// Buffer 7}}
\DoxyCodeLine{00157         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_8 = 0x8, \textcolor{comment}{// Buffer 8}}
\DoxyCodeLine{00158         MAB\_WAIT\_CYCLES\_\_MASK\_\_AMD64\_FAM10H\_MAB\_REQUESTS\_\_BUFFER\_9 = 0x9, \textcolor{comment}{// Buffer 9}}
\DoxyCodeLine{00159         SYSTEM\_READ\_RESPONSES = 0x6c, \textcolor{comment}{// Northbridge Read Responses by Coherency State}}
\DoxyCodeLine{00160         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM10H\_SYSTEM\_READ\_RESPONSES\_\_EXCLUSIVE = 0x1, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00161         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM10H\_SYSTEM\_READ\_RESPONSES\_\_MODIFIED = 0x2, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00162         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM10H\_SYSTEM\_READ\_RESPONSES\_\_SHARED = 0x4, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00163         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM10H\_SYSTEM\_READ\_RESPONSES\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00164         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM10H\_SYSTEM\_READ\_RESPONSES\_\_DATA\_ERROR = 0x10, \textcolor{comment}{// Data Error}}
\DoxyCodeLine{00165         SYSTEM\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM10H\_SYSTEM\_READ\_RESPONSES\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00166         QUADWORDS\_WRITTEN\_TO\_SYSTEM = 0x6d, \textcolor{comment}{// Octwords Written to System}}
\DoxyCodeLine{00167         QUADWORDS\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM10H\_QUADWORDS\_WRITTEN\_TO\_SYSTEM\_\_QUADWORD\_WRITE\_TRANSFER = 0x1, \textcolor{comment}{// Octword write transfer}}
\DoxyCodeLine{00168         QUADWORDS\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM10H\_QUADWORDS\_WRITTEN\_TO\_SYSTEM\_\_ALL = 0x1, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00169         CPU\_CLK\_UNHALTED = 0x76, \textcolor{comment}{// CPU Clocks not Halted}}
\DoxyCodeLine{00170         REQUESTS\_TO\_L2 = 0x7d, \textcolor{comment}{// Requests to L2 Cache}}
\DoxyCodeLine{00171         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM10H\_REQUESTS\_TO\_L2\_\_INSTRUCTIONS = 0x1, \textcolor{comment}{// IC fill}}
\DoxyCodeLine{00172         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM10H\_REQUESTS\_TO\_L2\_\_DATA = 0x2, \textcolor{comment}{// DC fill}}
\DoxyCodeLine{00173         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM10H\_REQUESTS\_TO\_L2\_\_TLB\_WALK = 0x4, \textcolor{comment}{// TLB fill (page table walks)}}
\DoxyCodeLine{00174         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM10H\_REQUESTS\_TO\_L2\_\_SNOOP = 0x8, \textcolor{comment}{// Tag snoop request}}
\DoxyCodeLine{00175         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM10H\_REQUESTS\_TO\_L2\_\_CANCELLED = 0x10, \textcolor{comment}{// Cancelled request}}
\DoxyCodeLine{00176         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM10H\_REQUESTS\_TO\_L2\_\_HW\_PREFETCH\_FROM\_DC = 0x20, \textcolor{comment}{// Hardware prefetch from DC}}
\DoxyCodeLine{00177         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM10H\_REQUESTS\_TO\_L2\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00178         L2\_CACHE\_MISS = 0x7e, \textcolor{comment}{// L2 Cache Misses}}
\DoxyCodeLine{00179         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L2\_CACHE\_MISS\_\_INSTRUCTIONS = 0x1, \textcolor{comment}{// IC fill}}
\DoxyCodeLine{00180         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L2\_CACHE\_MISS\_\_DATA = 0x2, \textcolor{comment}{// DC fill (includes possible replays}}
\DoxyCodeLine{00181         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L2\_CACHE\_MISS\_\_TLB\_WALK = 0x4, \textcolor{comment}{// TLB page table walk}}
\DoxyCodeLine{00182         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L2\_CACHE\_MISS\_\_HW\_PREFETCH\_FROM\_DC = 0x8, \textcolor{comment}{// Hardware prefetch from DC}}
\DoxyCodeLine{00183         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L2\_CACHE\_MISS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00184         L2\_FILL\_WRITEBACK = 0x7f, \textcolor{comment}{// L2 Fill/Writeback}}
\DoxyCodeLine{00185         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM10H\_L2\_FILL\_WRITEBACK\_\_L2\_FILLS = 0x1, \textcolor{comment}{// L2 fills (victims from L1 caches}}
\DoxyCodeLine{00186         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM10H\_L2\_FILL\_WRITEBACK\_\_L2\_WRITEBACKS = 0x2, \textcolor{comment}{// L2 Writebacks to system.}}
\DoxyCodeLine{00187         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM10H\_L2\_FILL\_WRITEBACK\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00188         INSTRUCTION\_CACHE\_FETCHES = 0x80, \textcolor{comment}{// Instruction Cache Fetches}}
\DoxyCodeLine{00189         INSTRUCTION\_CACHE\_MISSES = 0x81, \textcolor{comment}{// Instruction Cache Misses}}
\DoxyCodeLine{00190         INSTRUCTION\_CACHE\_REFILLS\_FROM\_L2 = 0x82, \textcolor{comment}{// Instruction Cache Refills from L2}}
\DoxyCodeLine{00191         INSTRUCTION\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x83, \textcolor{comment}{// Instruction Cache Refills from System}}
\DoxyCodeLine{00192         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_HIT = 0x84, \textcolor{comment}{// L1 ITLB Miss and L2 ITLB Hit}}
\DoxyCodeLine{00193         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS = 0x85, \textcolor{comment}{// L1 ITLB Miss and L2 ITLB Miss}}
\DoxyCodeLine{00194         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_4K\_PAGE\_FETCHES = 0x1, \textcolor{comment}{// Instruction fetches to a 4K page.}}
\DoxyCodeLine{00195         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_2M\_PAGE\_FETCHES = 0x2, \textcolor{comment}{// Instruction fetches to a 2M page.}}
\DoxyCodeLine{00196         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM10H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00197         PIPELINE\_RESTART\_DUE\_TO\_INSTRUCTION\_STREAM\_PROBE = 0x86, \textcolor{comment}{// Pipeline Restart Due to Instruction Stream Probe}}
\DoxyCodeLine{00198         INSTRUCTION\_FETCH\_STALL = 0x87, \textcolor{comment}{// Instruction Fetch Stall}}
\DoxyCodeLine{00199         RETURN\_STACK\_HITS = 0x88, \textcolor{comment}{// Return Stack Hits}}
\DoxyCodeLine{00200         RETURN\_STACK\_OVERFLOWS = 0x89, \textcolor{comment}{// Return Stack Overflows}}
\DoxyCodeLine{00201         INSTRUCTION\_CACHE\_VICTIMS = 0x8b, \textcolor{comment}{// Instruction Cache Victims}}
\DoxyCodeLine{00202         INSTRUCTION\_CACHE\_LINES\_INVALIDATED = 0x8c, \textcolor{comment}{// Instruction Cache Lines Invalidated}}
\DoxyCodeLine{00203         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM10H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_INVALIDATING\_PROBE\_NO\_IN\_FLIGHT = 0x1, \textcolor{comment}{// Invalidating probe that did not hit any in-\/flight instructions.}}
\DoxyCodeLine{00204         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM10H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_INVALIDATING\_PROBE\_ONE\_OR\_MORE\_IN\_FLIGHT = 0x2, \textcolor{comment}{// Invalidating probe that hit one or more in-\/flight instructions.}}
\DoxyCodeLine{00205         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM10H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00206         ITLB\_RELOADS = 0x99, \textcolor{comment}{// ITLB Reloads}}
\DoxyCodeLine{00207         ITLB\_RELOADS\_ABORTED = 0x9a, \textcolor{comment}{// ITLB Reloads Aborted}}
\DoxyCodeLine{00208         RETIRED\_INSTRUCTIONS = 0xc0, \textcolor{comment}{// Retired Instructions}}
\DoxyCodeLine{00209         RETIRED\_UOPS = 0xc1, \textcolor{comment}{// Retired uops}}
\DoxyCodeLine{00210         RETIRED\_BRANCH\_INSTRUCTIONS = 0xc2, \textcolor{comment}{// Retired Branch Instructions}}
\DoxyCodeLine{00211         RETIRED\_MISPREDICTED\_BRANCH\_INSTRUCTIONS = 0xc3, \textcolor{comment}{// Retired Mispredicted Branch Instructions}}
\DoxyCodeLine{00212         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS = 0xc4, \textcolor{comment}{// Retired Taken Branch Instructions}}
\DoxyCodeLine{00213         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc5, \textcolor{comment}{// Retired Taken Branch Instructions Mispredicted}}
\DoxyCodeLine{00214         RETIRED\_FAR\_CONTROL\_TRANSFERS = 0xc6, \textcolor{comment}{// Retired Far Control Transfers}}
\DoxyCodeLine{00215         RETIRED\_BRANCH\_RESYNCS = 0xc7, \textcolor{comment}{// Retired Branch Resyncs}}
\DoxyCodeLine{00216         RETIRED\_NEAR\_RETURNS = 0xc8, \textcolor{comment}{// Retired Near Returns}}
\DoxyCodeLine{00217         RETIRED\_NEAR\_RETURNS\_MISPREDICTED = 0xc9, \textcolor{comment}{// Retired Near Returns Mispredicted}}
\DoxyCodeLine{00218         RETIRED\_INDIRECT\_BRANCHES\_MISPREDICTED = 0xca, \textcolor{comment}{// Retired Indirect Branches Mispredicted}}
\DoxyCodeLine{00219         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS = 0xcb, \textcolor{comment}{// Retired MMX/FP Instructions}}
\DoxyCodeLine{00220         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_X87 = 0x1, \textcolor{comment}{// X87 instructions}}
\DoxyCodeLine{00221         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MMX\_AND\_3DNOW = 0x2, \textcolor{comment}{// MMX and 3DNow! instructions}}
\DoxyCodeLine{00222         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_PACKED\_SSE\_AND\_SSE2 = 0x4, \textcolor{comment}{// SSE instructions (SSE}}
\DoxyCodeLine{00223         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00224         RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS = 0xcc, \textcolor{comment}{// Retired Fastpath Double Op Instructions}}
\DoxyCodeLine{00225         RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_POSITION\_0 = 0x1, \textcolor{comment}{// With low op in position 0}}
\DoxyCodeLine{00226         RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_POSITION\_1 = 0x2, \textcolor{comment}{// With low op in position 1}}
\DoxyCodeLine{00227         RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_POSITION\_2 = 0x4, \textcolor{comment}{// With low op in position 2}}
\DoxyCodeLine{00228         RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_FASTPATH\_DOUBLE\_OP\_INSTRUCTIONS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00229         INTERRUPTS\_MASKED\_CYCLES = 0xcd, \textcolor{comment}{// Interrupts-\/Masked Cycles}}
\DoxyCodeLine{00230         INTERRUPTS\_MASKED\_CYCLES\_WITH\_INTERRUPT\_PENDING = 0xce, \textcolor{comment}{// Interrupts-\/Masked Cycles with Interrupt Pending}}
\DoxyCodeLine{00231         INTERRUPTS\_TAKEN = 0xcf, \textcolor{comment}{// Interrupts Taken}}
\DoxyCodeLine{00232         DECODER\_EMPTY = 0xd0, \textcolor{comment}{// Decoder Empty}}
\DoxyCodeLine{00233         DISPATCH\_STALLS = 0xd1, \textcolor{comment}{// Dispatch Stalls}}
\DoxyCodeLine{00234         DISPATCH\_STALL\_FOR\_BRANCH\_ABORT = 0xd2, \textcolor{comment}{// Dispatch Stall for Branch Abort to Retire}}
\DoxyCodeLine{00235         DISPATCH\_STALL\_FOR\_SERIALIZATION = 0xd3, \textcolor{comment}{// Dispatch Stall for Serialization}}
\DoxyCodeLine{00236         DISPATCH\_STALL\_FOR\_SEGMENT\_LOAD = 0xd4, \textcolor{comment}{// Dispatch Stall for Segment Load}}
\DoxyCodeLine{00237         DISPATCH\_STALL\_FOR\_REORDER\_BUFFER\_FULL = 0xd5, \textcolor{comment}{// Dispatch Stall for Reorder Buffer Full}}
\DoxyCodeLine{00238         DISPATCH\_STALL\_FOR\_RESERVATION\_STATION\_FULL = 0xd6, \textcolor{comment}{// Dispatch Stall for Reservation Station Full}}
\DoxyCodeLine{00239         DISPATCH\_STALL\_FOR\_FPU\_FULL = 0xd7, \textcolor{comment}{// Dispatch Stall for FPU Full}}
\DoxyCodeLine{00240         DISPATCH\_STALL\_FOR\_LS\_FULL = 0xd8, \textcolor{comment}{// Dispatch Stall for LS Full}}
\DoxyCodeLine{00241         DISPATCH\_STALL\_WAITING\_FOR\_ALL\_QUIET = 0xd9, \textcolor{comment}{// Dispatch Stall Waiting for All Quiet}}
\DoxyCodeLine{00242         DISPATCH\_STALL\_FOR\_FAR\_TRANSFER\_OR\_RSYNC = 0xda, \textcolor{comment}{// Dispatch Stall for Far Transfer or Resync to Retire}}
\DoxyCodeLine{00243         FPU\_EXCEPTIONS = 0xdb, \textcolor{comment}{// FPU Exceptions}}
\DoxyCodeLine{00244         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM10H\_FPU\_EXCEPTIONS\_\_X87\_RECLASS\_MICROFAULTS = 0x1, \textcolor{comment}{// X87 reclass microfaults}}
\DoxyCodeLine{00245         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM10H\_FPU\_EXCEPTIONS\_\_SSE\_RETYPE\_MICROFAULTS = 0x2, \textcolor{comment}{// SSE retype microfaults}}
\DoxyCodeLine{00246         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM10H\_FPU\_EXCEPTIONS\_\_SSE\_RECLASS\_MICROFAULTS = 0x4, \textcolor{comment}{// SSE reclass microfaults}}
\DoxyCodeLine{00247         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM10H\_FPU\_EXCEPTIONS\_\_SSE\_AND\_X87\_MICROTRAPS = 0x8, \textcolor{comment}{// SSE and x87 microtraps}}
\DoxyCodeLine{00248         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM10H\_FPU\_EXCEPTIONS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00249         DR0\_BREAKPOINT\_MATCHES = 0xdc, \textcolor{comment}{// DR0 Breakpoint Matches}}
\DoxyCodeLine{00250         DR1\_BREAKPOINT\_MATCHES = 0xdd, \textcolor{comment}{// DR1 Breakpoint Matches}}
\DoxyCodeLine{00251         DR2\_BREAKPOINT\_MATCHES = 0xde, \textcolor{comment}{// DR2 Breakpoint Matches}}
\DoxyCodeLine{00252         DR3\_BREAKPOINT\_MATCHES = 0xdf, \textcolor{comment}{// DR3 Breakpoint Matches}}
\DoxyCodeLine{00253         DRAM\_ACCESSES\_PAGE = 0xe0, \textcolor{comment}{// DRAM Accesses}}
\DoxyCodeLine{00254         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM10H\_DRAM\_ACCESSES\_PAGE\_\_HIT = 0x1, \textcolor{comment}{// DCT0 Page hit}}
\DoxyCodeLine{00255         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM10H\_DRAM\_ACCESSES\_PAGE\_\_MISS = 0x2, \textcolor{comment}{// DCT0 Page Miss}}
\DoxyCodeLine{00256         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM10H\_DRAM\_ACCESSES\_PAGE\_\_CONFLICT = 0x4, \textcolor{comment}{// DCT0 Page Conflict}}
\DoxyCodeLine{00257         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM10H\_DRAM\_ACCESSES\_PAGE\_\_DCT1\_PAGE\_HIT = 0x8, \textcolor{comment}{// DCT1 Page hit}}
\DoxyCodeLine{00258         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM10H\_DRAM\_ACCESSES\_PAGE\_\_DCT1\_PAGE\_MISS = 0x10, \textcolor{comment}{// DCT1 Page Miss}}
\DoxyCodeLine{00259         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM10H\_DRAM\_ACCESSES\_PAGE\_\_DCT1\_PAGE\_CONFLICT = 0x20, \textcolor{comment}{// DCT1 Page Conflict}}
\DoxyCodeLine{00260         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM10H\_DRAM\_ACCESSES\_PAGE\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00261         MEMORY\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS = 0xe1, \textcolor{comment}{// DRAM Controller Page Table Overflows}}
\DoxyCodeLine{00262         MEMORY\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_DCT0\_PAGE\_TABLE\_OVERFLOW = 0x1, \textcolor{comment}{// DCT0 Page Table Overflow}}
\DoxyCodeLine{00263         MEMORY\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_DCT1\_PAGE\_TABLE\_OVERFLOW = 0x2, \textcolor{comment}{// DCT1 Page Table Overflow}}
\DoxyCodeLine{00264         MEMORY\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_OVERFLOWS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00265         MEMORY\_CONTROLLER\_SLOT\_MISSES = 0xe2, \textcolor{comment}{// Memory Controller DRAM Command Slots Missed}}
\DoxyCodeLine{00266         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_DCT0\_COMMAND\_SLOTS\_MISSED = 0x1, \textcolor{comment}{// DCT0 Command Slots Missed}}
\DoxyCodeLine{00267         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_DCT1\_COMMAND\_SLOTS\_MISSED = 0x2, \textcolor{comment}{// DCT1 Command Slots Missed}}
\DoxyCodeLine{00268         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00269         MEMORY\_CONTROLLER\_TURNAROUNDS = 0xe3, \textcolor{comment}{// Memory Controller Turnarounds}}
\DoxyCodeLine{00270         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_CHIP\_SELECT = 0x1, \textcolor{comment}{// DCT0 DIMM (chip select) turnaround}}
\DoxyCodeLine{00271         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_READ\_TO\_WRITE = 0x2, \textcolor{comment}{// DCT0 Read to write turnaround}}
\DoxyCodeLine{00272         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_WRITE\_TO\_READ = 0x4, \textcolor{comment}{// DCT0 Write to read turnaround}}
\DoxyCodeLine{00273         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_DIMM = 0x8, \textcolor{comment}{// DCT1 DIMM (chip select) turnaround}}
\DoxyCodeLine{00274         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_READ\_TO\_WRITE\_TURNAROUND = 0x10, \textcolor{comment}{// DCT1 Read to write turnaround}}
\DoxyCodeLine{00275         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_WRITE\_TO\_READ\_TURNAROUND = 0x20, \textcolor{comment}{// DCT1 Write to read turnaround}}
\DoxyCodeLine{00276         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00277         MEMORY\_CONTROLLER\_BYPASS = 0xe4, \textcolor{comment}{// Memory Controller Bypass Counter Saturation}}
\DoxyCodeLine{00278         MEMORY\_CONTROLLER\_BYPASS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_BYPASS\_\_HIGH\_PRIORITY = 0x1, \textcolor{comment}{// Memory controller high priority bypass}}
\DoxyCodeLine{00279         MEMORY\_CONTROLLER\_BYPASS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_BYPASS\_\_LOW\_PRIORITY = 0x2, \textcolor{comment}{// Memory controller medium priority bypass}}
\DoxyCodeLine{00280         MEMORY\_CONTROLLER\_BYPASS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_BYPASS\_\_DRAM\_INTERFACE = 0x4, \textcolor{comment}{// DCT0 DCQ bypass}}
\DoxyCodeLine{00281         MEMORY\_CONTROLLER\_BYPASS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_BYPASS\_\_DRAM\_QUEUE = 0x8, \textcolor{comment}{// DCT1 DCQ bypass}}
\DoxyCodeLine{00282         MEMORY\_CONTROLLER\_BYPASS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_BYPASS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00283         THERMAL\_STATUS\_AND\_ECC\_ERRORS = 0xe8, \textcolor{comment}{// Thermal Status}}
\DoxyCodeLine{00284         THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_CLKS\_DIE\_TEMP\_TOO\_HIGH = 0x4, \textcolor{comment}{// Number of times the HTC trip point is crossed}}
\DoxyCodeLine{00285         THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_CLKS\_TEMP\_THRESHOLD\_EXCEEDED = 0x8, \textcolor{comment}{// Number of clocks when STC trip point active}}
\DoxyCodeLine{00286         THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_STC\_TRIP\_POINTS\_CROSSED = 0x10, \textcolor{comment}{// Number of times the STC trip point is crossed}}
\DoxyCodeLine{00287         THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_CLOCKS\_HTC\_P\_STATE\_INACTIVE = 0x20, \textcolor{comment}{// Number of clocks HTC P-\/state is inactive.}}
\DoxyCodeLine{00288         THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_CLOCKS\_HTC\_P\_STATE\_ACTIVE = 0x40, \textcolor{comment}{// Number of clocks HTC P-\/state is active}}
\DoxyCodeLine{00289         THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_MASK\_\_AMD64\_FAM10H\_THERMAL\_STATUS\_AND\_ECC\_ERRORS\_\_ALL = 0x7c, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00290         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO = 0xe9, \textcolor{comment}{// CPU/IO Requests to Memory/IO}}
\DoxyCodeLine{00291         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM10H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_I\_O\_TO\_I\_O = 0x1, \textcolor{comment}{// IO to IO}}
\DoxyCodeLine{00292         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM10H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_I\_O\_TO\_MEM = 0x2, \textcolor{comment}{// IO to Mem}}
\DoxyCodeLine{00293         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM10H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_CPU\_TO\_I\_O = 0x4, \textcolor{comment}{// CPU to IO}}
\DoxyCodeLine{00294         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM10H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_CPU\_TO\_MEM = 0x8, \textcolor{comment}{// CPU to Mem}}
\DoxyCodeLine{00295         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM10H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_TO\_REMOTE\_NODE = 0x10, \textcolor{comment}{// To remote node}}
\DoxyCodeLine{00296         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM10H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_TO\_LOCAL\_NODE = 0x20, \textcolor{comment}{// To local node}}
\DoxyCodeLine{00297         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM10H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_FROM\_REMOTE\_NODE = 0x40, \textcolor{comment}{// From remote node}}
\DoxyCodeLine{00298         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM10H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_FROM\_LOCAL\_NODE = 0x80, \textcolor{comment}{// From local node}}
\DoxyCodeLine{00299         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM10H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00300         CACHE\_BLOCK = 0xea, \textcolor{comment}{// Cache Block Commands}}
\DoxyCodeLine{00301         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM10H\_CACHE\_BLOCK\_\_VICTIM\_WRITEBACK = 0x1, \textcolor{comment}{// Victim Block (Writeback)}}
\DoxyCodeLine{00302         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM10H\_CACHE\_BLOCK\_\_DCACHE\_LOAD\_MISS = 0x4, \textcolor{comment}{// Read Block (Dcache load miss refill)}}
\DoxyCodeLine{00303         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM10H\_CACHE\_BLOCK\_\_SHARED\_ICACHE\_REFILL = 0x8, \textcolor{comment}{// Read Block Shared (Icache refill)}}
\DoxyCodeLine{00304         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM10H\_CACHE\_BLOCK\_\_READ\_BLOCK\_MODIFIED = 0x10, \textcolor{comment}{// Read Block Modified (Dcache store miss refill)}}
\DoxyCodeLine{00305         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM10H\_CACHE\_BLOCK\_\_READ\_TO\_DIRTY = 0x20, \textcolor{comment}{// Change-\/to-\/Dirty (first store to clean block already in cache)}}
\DoxyCodeLine{00306         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM10H\_CACHE\_BLOCK\_\_ALL = 0x3d, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00307         SIZED\_COMMANDS = 0xeb, \textcolor{comment}{// Sized Commands}}
\DoxyCodeLine{00308         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM10H\_SIZED\_COMMANDS\_\_NON\_POSTED\_WRITE\_BYTE = 0x1, \textcolor{comment}{// Non-\/Posted SzWr Byte (1-\/32 bytes) Legacy or mapped IO}}
\DoxyCodeLine{00309         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM10H\_SIZED\_COMMANDS\_\_NON\_POSTED\_WRITE\_DWORD = 0x2, \textcolor{comment}{// Non-\/Posted SzWr DW (1-\/16 dwords) Legacy or mapped IO}}
\DoxyCodeLine{00310         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM10H\_SIZED\_COMMANDS\_\_POSTED\_WRITE\_BYTE = 0x4, \textcolor{comment}{// Posted SzWr Byte (1-\/32 bytes) Subcache-\/line DMA writes}}
\DoxyCodeLine{00311         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM10H\_SIZED\_COMMANDS\_\_POSTED\_WRITE\_DWORD = 0x8, \textcolor{comment}{// Posted SzWr DW (1-\/16 dwords) Block-\/oriented DMA writes}}
\DoxyCodeLine{00312         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM10H\_SIZED\_COMMANDS\_\_READ\_BYTE\_4\_BYTES = 0x10, \textcolor{comment}{// SzRd Byte (4 bytes) Legacy or mapped IO}}
\DoxyCodeLine{00313         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM10H\_SIZED\_COMMANDS\_\_READ\_DWORD\_1\_16\_DWORDS = 0x20, \textcolor{comment}{// SzRd DW (1-\/16 dwords) Block-\/oriented DMA reads}}
\DoxyCodeLine{00314         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM10H\_SIZED\_COMMANDS\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00315         PROBE = 0xec, \textcolor{comment}{// Probe Responses and Upstream Requests}}
\DoxyCodeLine{00316         PROBE\_\_MASK\_\_AMD64\_FAM10H\_PROBE\_\_MISS = 0x1, \textcolor{comment}{// Probe miss}}
\DoxyCodeLine{00317         PROBE\_\_MASK\_\_AMD64\_FAM10H\_PROBE\_\_HIT\_CLEAN = 0x2, \textcolor{comment}{// Probe hit clean}}
\DoxyCodeLine{00318         PROBE\_\_MASK\_\_AMD64\_FAM10H\_PROBE\_\_HIT\_DIRTY\_NO\_MEMORY\_CANCEL = 0x4, \textcolor{comment}{// Probe hit dirty without memory cancel (probed by Sized Write or Change2Dirty)}}
\DoxyCodeLine{00319         PROBE\_\_MASK\_\_AMD64\_FAM10H\_PROBE\_\_HIT\_DIRTY\_WITH\_MEMORY\_CANCEL = 0x8, \textcolor{comment}{// Probe hit dirty with memory cancel (probed by DMA read or cache refill request)}}
\DoxyCodeLine{00320         PROBE\_\_MASK\_\_AMD64\_FAM10H\_PROBE\_\_UPSTREAM\_DISPLAY\_REFRESH\_READS = 0x10, \textcolor{comment}{// Upstream display refresh/ISOC reads}}
\DoxyCodeLine{00321         PROBE\_\_MASK\_\_AMD64\_FAM10H\_PROBE\_\_UPSTREAM\_NON\_DISPLAY\_REFRESH\_READS = 0x20, \textcolor{comment}{// Upstream non-\/display refresh reads}}
\DoxyCodeLine{00322         PROBE\_\_MASK\_\_AMD64\_FAM10H\_PROBE\_\_UPSTREAM\_WRITES = 0x40, \textcolor{comment}{// Upstream ISOC writes}}
\DoxyCodeLine{00323         PROBE\_\_MASK\_\_AMD64\_FAM10H\_PROBE\_\_UPSTREAM\_NON\_ISOC\_WRITES = 0x80, \textcolor{comment}{// Upstream non-\/ISOC writes}}
\DoxyCodeLine{00324         PROBE\_\_MASK\_\_AMD64\_FAM10H\_PROBE\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00325         GART = 0xee, \textcolor{comment}{// GART Events}}
\DoxyCodeLine{00326         GART\_\_MASK\_\_AMD64\_FAM10H\_GART\_\_APERTURE\_HIT\_FROM\_CPU = 0x1, \textcolor{comment}{// GART aperture hit on access from CPU}}
\DoxyCodeLine{00327         GART\_\_MASK\_\_AMD64\_FAM10H\_GART\_\_APERTURE\_HIT\_FROM\_IO = 0x2, \textcolor{comment}{// GART aperture hit on access from IO}}
\DoxyCodeLine{00328         GART\_\_MASK\_\_AMD64\_FAM10H\_GART\_\_MISS = 0x4, \textcolor{comment}{// GART miss}}
\DoxyCodeLine{00329         GART\_\_MASK\_\_AMD64\_FAM10H\_GART\_\_REQUEST\_HIT\_TABLE\_WALK = 0x8, \textcolor{comment}{// GART/DEV Request hit table walk in progress}}
\DoxyCodeLine{00330         GART\_\_MASK\_\_AMD64\_FAM10H\_GART\_\_DEV\_HIT = 0x10, \textcolor{comment}{// DEV hit}}
\DoxyCodeLine{00331         GART\_\_MASK\_\_AMD64\_FAM10H\_GART\_\_DEV\_MISS = 0x20, \textcolor{comment}{// DEV miss}}
\DoxyCodeLine{00332         GART\_\_MASK\_\_AMD64\_FAM10H\_GART\_\_DEV\_ERROR = 0x40, \textcolor{comment}{// DEV error}}
\DoxyCodeLine{00333         GART\_\_MASK\_\_AMD64\_FAM10H\_GART\_\_MULTIPLE\_TABLE\_WALK = 0x80, \textcolor{comment}{// GART/DEV multiple table walk in progress}}
\DoxyCodeLine{00334         GART\_\_MASK\_\_AMD64\_FAM10H\_GART\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00335         MEMORY\_CONTROLLER\_REQUESTS = 0x1f0, \textcolor{comment}{// Memory Controller Requests}}
\DoxyCodeLine{00336         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_REQUESTS\_\_WRITE\_REQUESTS = 0x1, \textcolor{comment}{// Write requests sent to the DCT}}
\DoxyCodeLine{00337         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_REQUESTS\_\_READ\_REQUESTS = 0x2, \textcolor{comment}{// Read requests (including prefetch requests) sent to the DCT}}
\DoxyCodeLine{00338         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_REQUESTS\_\_PREFETCH\_REQUESTS = 0x4, \textcolor{comment}{// Prefetch requests sent to the DCT}}
\DoxyCodeLine{00339         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_REQUESTS\_\_32\_BYTES\_WRITES = 0x8, \textcolor{comment}{// 32 Bytes Sized Writes}}
\DoxyCodeLine{00340         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_REQUESTS\_\_64\_BYTES\_WRITES = 0x10, \textcolor{comment}{// 64 Bytes Sized Writes}}
\DoxyCodeLine{00341         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_REQUESTS\_\_32\_BYTES\_READS = 0x20, \textcolor{comment}{// 32 Bytes Sized Reads}}
\DoxyCodeLine{00342         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_REQUESTS\_\_64\_BYTES\_READS = 0x40, \textcolor{comment}{// 64 Byte Sized Reads}}
\DoxyCodeLine{00343         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_REQUESTS\_\_READ\_REQUESTS\_WHILE\_WRITES\_REQUESTS = 0x80, \textcolor{comment}{// Read requests sent to the DCT while writes requests are pending in the DCT}}
\DoxyCodeLine{00344         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_MEMORY\_CONTROLLER\_REQUESTS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00345         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE = 0x1e0, \textcolor{comment}{// CPU to DRAM Requests to Target Node}}
\DoxyCodeLine{00346         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_0 = 0x1, \textcolor{comment}{// From Local node to Node 0}}
\DoxyCodeLine{00347         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_1 = 0x2, \textcolor{comment}{// From Local node to Node 1}}
\DoxyCodeLine{00348         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_2 = 0x4, \textcolor{comment}{// From Local node to Node 2}}
\DoxyCodeLine{00349         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_3 = 0x8, \textcolor{comment}{// From Local node to Node 3}}
\DoxyCodeLine{00350         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_4 = 0x10, \textcolor{comment}{// From Local node to Node 4}}
\DoxyCodeLine{00351         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_5 = 0x20, \textcolor{comment}{// From Local node to Node 5}}
\DoxyCodeLine{00352         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_6 = 0x40, \textcolor{comment}{// From Local node to Node 6}}
\DoxyCodeLine{00353         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_7 = 0x80, \textcolor{comment}{// From Local node to Node 7}}
\DoxyCodeLine{00354         CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00355         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE = 0x1e1, \textcolor{comment}{// IO to DRAM Requests to Target Node}}
\DoxyCodeLine{00356         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_0 = 0x1, \textcolor{comment}{// From Local node to Node 0}}
\DoxyCodeLine{00357         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_1 = 0x2, \textcolor{comment}{// From Local node to Node 1}}
\DoxyCodeLine{00358         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_2 = 0x4, \textcolor{comment}{// From Local node to Node 2}}
\DoxyCodeLine{00359         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_3 = 0x8, \textcolor{comment}{// From Local node to Node 3}}
\DoxyCodeLine{00360         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_4 = 0x10, \textcolor{comment}{// From Local node to Node 4}}
\DoxyCodeLine{00361         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_5 = 0x20, \textcolor{comment}{// From Local node to Node 5}}
\DoxyCodeLine{00362         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_6 = 0x40, \textcolor{comment}{// From Local node to Node 6}}
\DoxyCodeLine{00363         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_LOCAL\_TO\_7 = 0x80, \textcolor{comment}{// From Local node to Node 7}}
\DoxyCodeLine{00364         IO\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_MASK\_\_AMD64\_FAM10H\_CPU\_TO\_DRAM\_REQUESTS\_TO\_TARGET\_NODE\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00365         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3 = 0x1e2, \textcolor{comment}{// CPU Read Command Latency to Target Node 0-\/3}}
\DoxyCodeLine{00366         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK = 0x1, \textcolor{comment}{// Read block}}
\DoxyCodeLine{00367         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read block shared}}
\DoxyCodeLine{00368         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_MODIFIED = 0x4, \textcolor{comment}{// Read block modified}}
\DoxyCodeLine{00369         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_CHANGE\_TO\_DIRTY = 0x8, \textcolor{comment}{// Change-\/to-\/Dirty}}
\DoxyCodeLine{00370         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_LOCAL\_TO\_0 = 0x10, \textcolor{comment}{// From Local node to Node 0}}
\DoxyCodeLine{00371         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_LOCAL\_TO\_1 = 0x20, \textcolor{comment}{// From Local node to Node 1}}
\DoxyCodeLine{00372         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_LOCAL\_TO\_2 = 0x40, \textcolor{comment}{// From Local node to Node 2}}
\DoxyCodeLine{00373         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_LOCAL\_TO\_3 = 0x80, \textcolor{comment}{// From Local node to Node 3}}
\DoxyCodeLine{00374         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00375         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3 = 0x1e3, \textcolor{comment}{// CPU Read Command Requests to Target Node 0-\/3}}
\DoxyCodeLine{00376         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK = 0x1, \textcolor{comment}{// Read block}}
\DoxyCodeLine{00377         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read block shared}}
\DoxyCodeLine{00378         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_READ\_BLOCK\_MODIFIED = 0x4, \textcolor{comment}{// Read block modified}}
\DoxyCodeLine{00379         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_CHANGE\_TO\_DIRTY = 0x8, \textcolor{comment}{// Change-\/to-\/Dirty}}
\DoxyCodeLine{00380         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_LOCAL\_TO\_0 = 0x10, \textcolor{comment}{// From Local node to Node 0}}
\DoxyCodeLine{00381         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_LOCAL\_TO\_1 = 0x20, \textcolor{comment}{// From Local node to Node 1}}
\DoxyCodeLine{00382         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_LOCAL\_TO\_2 = 0x40, \textcolor{comment}{// From Local node to Node 2}}
\DoxyCodeLine{00383         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_LOCAL\_TO\_3 = 0x80, \textcolor{comment}{// From Local node to Node 3}}
\DoxyCodeLine{00384         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00385         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7 = 0x1e4, \textcolor{comment}{// CPU Read Command Latency to Target Node 4-\/7}}
\DoxyCodeLine{00386         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK = 0x1, \textcolor{comment}{// Read block}}
\DoxyCodeLine{00387         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read block shared}}
\DoxyCodeLine{00388         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_MODIFIED = 0x4, \textcolor{comment}{// Read block modified}}
\DoxyCodeLine{00389         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_CHANGE\_TO\_DIRTY = 0x8, \textcolor{comment}{// Change-\/to-\/Dirty}}
\DoxyCodeLine{00390         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_LOCAL\_TO\_4 = 0x10, \textcolor{comment}{// From Local node to Node 4}}
\DoxyCodeLine{00391         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_LOCAL\_TO\_5 = 0x20, \textcolor{comment}{// From Local node to Node 5}}
\DoxyCodeLine{00392         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_LOCAL\_TO\_6 = 0x40, \textcolor{comment}{// From Local node to Node 6}}
\DoxyCodeLine{00393         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_LOCAL\_TO\_7 = 0x80, \textcolor{comment}{// From Local node to Node 7}}
\DoxyCodeLine{00394         CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00395         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7 = 0x1e5, \textcolor{comment}{// CPU Read Command Requests to Target Node 4-\/7}}
\DoxyCodeLine{00396         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK = 0x1, \textcolor{comment}{// Read block}}
\DoxyCodeLine{00397         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read block shared}}
\DoxyCodeLine{00398         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_READ\_BLOCK\_MODIFIED = 0x4, \textcolor{comment}{// Read block modified}}
\DoxyCodeLine{00399         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_CHANGE\_TO\_DIRTY = 0x8, \textcolor{comment}{// Change-\/to-\/Dirty}}
\DoxyCodeLine{00400         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_LOCAL\_TO\_4 = 0x10, \textcolor{comment}{// From Local node to Node 4}}
\DoxyCodeLine{00401         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_LOCAL\_TO\_5 = 0x20, \textcolor{comment}{// From Local node to Node 5}}
\DoxyCodeLine{00402         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_LOCAL\_TO\_6 = 0x40, \textcolor{comment}{// From Local node to Node 6}}
\DoxyCodeLine{00403         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_LOCAL\_TO\_7 = 0x80, \textcolor{comment}{// From Local node to Node 7}}
\DoxyCodeLine{00404         CPU\_READ\_COMMAND\_REQUESTS\_TO\_TARGET\_NODE\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_READ\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_4\_7\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00405         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7 = 0x1e6, \textcolor{comment}{// CPU Command Latency to Target Node 0-\/3/4-\/7}}
\DoxyCodeLine{00406         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_READ\_SIZED = 0x1, \textcolor{comment}{// Read Sized}}
\DoxyCodeLine{00407         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_WRITE\_SIZED = 0x2, \textcolor{comment}{// Write Sized}}
\DoxyCodeLine{00408         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_VICTIM\_BLOCK = 0x4, \textcolor{comment}{// Victim Block}}
\DoxyCodeLine{00409         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_NODE\_GROUP\_SELECT = 0x8, \textcolor{comment}{// Nodes 4-\/7.}}
\DoxyCodeLine{00410         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_LOCAL\_TO\_0\_4 = 0x10, \textcolor{comment}{// From Local node to Node 0/4}}
\DoxyCodeLine{00411         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_LOCAL\_TO\_1\_5 = 0x20, \textcolor{comment}{// From Local node to Node 1/5}}
\DoxyCodeLine{00412         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_LOCAL\_TO\_2\_6 = 0x40, \textcolor{comment}{// From Local node to Node 2/6}}
\DoxyCodeLine{00413         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_LOCAL\_TO\_3\_7 = 0x80, \textcolor{comment}{// From Local node to Node 3/7}}
\DoxyCodeLine{00414         CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00415         CPU\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_4\_7 = 0x1e7, \textcolor{comment}{// CPU Requests to Target Node 0-\/3/4-\/7}}
\DoxyCodeLine{00416         CPU\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_READ\_SIZED = 0x1, \textcolor{comment}{// Read Sized}}
\DoxyCodeLine{00417         CPU\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_WRITE\_SIZED = 0x2, \textcolor{comment}{// Write Sized}}
\DoxyCodeLine{00418         CPU\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_VICTIM\_BLOCK = 0x4, \textcolor{comment}{// Victim Block}}
\DoxyCodeLine{00419         CPU\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_NODE\_GROUP\_SELECT = 0x8, \textcolor{comment}{// Nodes 4-\/7.}}
\DoxyCodeLine{00420         CPU\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_LOCAL\_TO\_0\_4 = 0x10, \textcolor{comment}{// From Local node to Node 0/4}}
\DoxyCodeLine{00421         CPU\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_LOCAL\_TO\_1\_5 = 0x20, \textcolor{comment}{// From Local node to Node 1/5}}
\DoxyCodeLine{00422         CPU\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_LOCAL\_TO\_2\_6 = 0x40, \textcolor{comment}{// From Local node to Node 2/6}}
\DoxyCodeLine{00423         CPU\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_LOCAL\_TO\_3\_7 = 0x80, \textcolor{comment}{// From Local node to Node 3/7}}
\DoxyCodeLine{00424         CPU\_REQUESTS\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_MASK\_\_AMD64\_FAM10H\_CPU\_COMMAND\_LATENCY\_TO\_TARGET\_NODE\_0\_3\_4\_7\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00425         HYPERTRANSPORT\_LINK0 = 0xf6, \textcolor{comment}{// HyperTransport Link 0 Transmit Bandwidth}}
\DoxyCodeLine{00426         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_COMMAND\_DWORD\_SENT = 0x1, \textcolor{comment}{// Command DWORD sent}}
\DoxyCodeLine{00427         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_DATA\_DWORD\_SENT = 0x2, \textcolor{comment}{// Data DWORD sent}}
\DoxyCodeLine{00428         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_BUFFER\_RELEASE\_DWORD\_SENT = 0x4, \textcolor{comment}{// Buffer release DWORD sent}}
\DoxyCodeLine{00429         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_NOP\_DWORD\_SENT = 0x8, \textcolor{comment}{// Nop DW sent (idle)}}
\DoxyCodeLine{00430         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_ADDRESS\_EXT\_DWORD\_SENT = 0x10, \textcolor{comment}{// Address extension DWORD sent}}
\DoxyCodeLine{00431         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_PER\_PACKET\_CRC\_SENT = 0x20, \textcolor{comment}{// Per packet CRC sent}}
\DoxyCodeLine{00432         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00433         HYPERTRANSPORT\_LINK0\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_SUBLINK\_MASK = 0x80, \textcolor{comment}{// SubLink Mask}}
\DoxyCodeLine{00434         HYPERTRANSPORT\_LINK1 = 0xf7, \textcolor{comment}{// HyperTransport Link 1 Transmit Bandwidth}}
\DoxyCodeLine{00435         HYPERTRANSPORT\_LINK1\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_COMMAND\_DWORD\_SENT = 0x1, \textcolor{comment}{// Command DWORD sent}}
\DoxyCodeLine{00436         HYPERTRANSPORT\_LINK1\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_DATA\_DWORD\_SENT = 0x2, \textcolor{comment}{// Data DWORD sent}}
\DoxyCodeLine{00437         HYPERTRANSPORT\_LINK1\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_BUFFER\_RELEASE\_DWORD\_SENT = 0x4, \textcolor{comment}{// Buffer release DWORD sent}}
\DoxyCodeLine{00438         HYPERTRANSPORT\_LINK1\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_NOP\_DWORD\_SENT = 0x8, \textcolor{comment}{// Nop DW sent (idle)}}
\DoxyCodeLine{00439         HYPERTRANSPORT\_LINK1\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_ADDRESS\_EXT\_DWORD\_SENT = 0x10, \textcolor{comment}{// Address extension DWORD sent}}
\DoxyCodeLine{00440         HYPERTRANSPORT\_LINK1\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_PER\_PACKET\_CRC\_SENT = 0x20, \textcolor{comment}{// Per packet CRC sent}}
\DoxyCodeLine{00441         HYPERTRANSPORT\_LINK1\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00442         HYPERTRANSPORT\_LINK1\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_SUBLINK\_MASK = 0x80, \textcolor{comment}{// SubLink Mask}}
\DoxyCodeLine{00443         HYPERTRANSPORT\_LINK2 = 0xf8, \textcolor{comment}{// HyperTransport Link 2 Transmit Bandwidth}}
\DoxyCodeLine{00444         HYPERTRANSPORT\_LINK2\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_COMMAND\_DWORD\_SENT = 0x1, \textcolor{comment}{// Command DWORD sent}}
\DoxyCodeLine{00445         HYPERTRANSPORT\_LINK2\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_DATA\_DWORD\_SENT = 0x2, \textcolor{comment}{// Data DWORD sent}}
\DoxyCodeLine{00446         HYPERTRANSPORT\_LINK2\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_BUFFER\_RELEASE\_DWORD\_SENT = 0x4, \textcolor{comment}{// Buffer release DWORD sent}}
\DoxyCodeLine{00447         HYPERTRANSPORT\_LINK2\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_NOP\_DWORD\_SENT = 0x8, \textcolor{comment}{// Nop DW sent (idle)}}
\DoxyCodeLine{00448         HYPERTRANSPORT\_LINK2\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_ADDRESS\_EXT\_DWORD\_SENT = 0x10, \textcolor{comment}{// Address extension DWORD sent}}
\DoxyCodeLine{00449         HYPERTRANSPORT\_LINK2\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_PER\_PACKET\_CRC\_SENT = 0x20, \textcolor{comment}{// Per packet CRC sent}}
\DoxyCodeLine{00450         HYPERTRANSPORT\_LINK2\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00451         HYPERTRANSPORT\_LINK2\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK0\_\_SUBLINK\_MASK = 0x80, \textcolor{comment}{// SubLink Mask}}
\DoxyCodeLine{00452         HYPERTRANSPORT\_LINK3 = 0x1f9, \textcolor{comment}{// HyperTransport Link 3 Transmit Bandwidth}}
\DoxyCodeLine{00453         HYPERTRANSPORT\_LINK3\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK3\_\_COMMAND\_DWORD\_SENT = 0x1, \textcolor{comment}{// Command DWORD sent}}
\DoxyCodeLine{00454         HYPERTRANSPORT\_LINK3\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK3\_\_DATA\_DWORD\_SENT = 0x2, \textcolor{comment}{// Data DWORD sent}}
\DoxyCodeLine{00455         HYPERTRANSPORT\_LINK3\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK3\_\_BUFFER\_RELEASE\_DWORD\_SENT = 0x4, \textcolor{comment}{// Buffer release DWORD sent}}
\DoxyCodeLine{00456         HYPERTRANSPORT\_LINK3\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK3\_\_NOP\_DWORD\_SENT = 0x8, \textcolor{comment}{// Nop DW sent (idle)}}
\DoxyCodeLine{00457         HYPERTRANSPORT\_LINK3\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK3\_\_ADDRESS\_EXT\_DWORD\_SENT = 0x10, \textcolor{comment}{// Address DWORD sent}}
\DoxyCodeLine{00458         HYPERTRANSPORT\_LINK3\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK3\_\_PER\_PACKET\_CRC\_SENT = 0x20, \textcolor{comment}{// Per packet CRC sent}}
\DoxyCodeLine{00459         HYPERTRANSPORT\_LINK3\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK3\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00460         HYPERTRANSPORT\_LINK3\_\_MASK\_\_AMD64\_FAM10H\_HYPERTRANSPORT\_LINK3\_\_SUBLINK\_MASK = 0x80, \textcolor{comment}{// SubLink Mask}}
\DoxyCodeLine{00461         READ\_REQUEST\_TO\_L3\_CACHE = 0x4e0, \textcolor{comment}{// Read Request to L3 Cache}}
\DoxyCodeLine{00462         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM10H\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_EXCLUSIVE = 0x1, \textcolor{comment}{// Read Block Exclusive (Data cache read)}}
\DoxyCodeLine{00463         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM10H\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read Block Shared (Instruction cache read)}}
\DoxyCodeLine{00464         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM10H\_READ\_REQUEST\_TO\_L3\_CACHE\_\_READ\_BLOCK\_MODIFY = 0x4, \textcolor{comment}{// Read Block Modify}}
\DoxyCodeLine{00465         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM10H\_READ\_REQUEST\_TO\_L3\_CACHE\_\_ANY\_READ = 0x7, \textcolor{comment}{// Any read modes (exclusive}}
\DoxyCodeLine{00466         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM10H\_READ\_REQUEST\_TO\_L3\_CACHE\_\_ALL\_CORES = 0xf0, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00467         L3\_CACHE\_MISSES = 0x4e1, \textcolor{comment}{// L3 Cache Misses}}
\DoxyCodeLine{00468         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_EXCLUSIVE = 0x1, \textcolor{comment}{// Read Block Exclusive (Data cache read)}}
\DoxyCodeLine{00469         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read Block Shared (Instruction cache read)}}
\DoxyCodeLine{00470         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_MODIFY = 0x4, \textcolor{comment}{// Read Block Modify}}
\DoxyCodeLine{00471         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_ANY\_READ = 0x7, \textcolor{comment}{// Any read modes (exclusive}}
\DoxyCodeLine{00472         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_ALL\_CORES = 0xf0, \textcolor{comment}{// All cores}}
\DoxyCodeLine{00473         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS = 0x4e2, \textcolor{comment}{// L3 Fills caused by L2 Evictions}}
\DoxyCodeLine{00474         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_SHARED = 0x1, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00475         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_EXCLUSIVE = 0x2, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00476         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_OWNED = 0x4, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00477         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MODIFIED = 0x8, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00478         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_ANY\_STATE = 0xf, \textcolor{comment}{// Any line state (shared}}
\DoxyCodeLine{00479         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_ALL\_CORES = 0xf0, \textcolor{comment}{// All cores}}
\DoxyCodeLine{00480         L3\_EVICTIONS = 0x4e3, \textcolor{comment}{// L3 Evictions}}
\DoxyCodeLine{00481         L3\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_EVICTIONS\_\_SHARED = 0x1, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00482         L3\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_EVICTIONS\_\_EXCLUSIVE = 0x2, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00483         L3\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_EVICTIONS\_\_OWNED = 0x4, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00484         L3\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_EVICTIONS\_\_MODIFIED = 0x8, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00485         L3\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_EVICTIONS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00486         PAGE\_SIZE\_MISMATCHES = 0x165, \textcolor{comment}{// Page Size Mismatches}}
\DoxyCodeLine{00487         PAGE\_SIZE\_MISMATCHES\_\_MASK\_\_AMD64\_FAM10H\_PAGE\_SIZE\_MISMATCHES\_\_GUEST\_LARGER = 0x1, \textcolor{comment}{// Guest page size is larger than the host page size.}}
\DoxyCodeLine{00488         PAGE\_SIZE\_MISMATCHES\_\_MASK\_\_AMD64\_FAM10H\_PAGE\_SIZE\_MISMATCHES\_\_MTRR\_MISMATCH = 0x2, \textcolor{comment}{// MTRR mismatch.}}
\DoxyCodeLine{00489         PAGE\_SIZE\_MISMATCHES\_\_MASK\_\_AMD64\_FAM10H\_PAGE\_SIZE\_MISMATCHES\_\_HOST\_LARGER = 0x4, \textcolor{comment}{// Host page size is larger than the guest page size.}}
\DoxyCodeLine{00490         PAGE\_SIZE\_MISMATCHES\_\_MASK\_\_AMD64\_FAM10H\_PAGE\_SIZE\_MISMATCHES\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00491         RETIRED\_X87\_OPS = 0x1c0, \textcolor{comment}{// Retired x87 Floating Point Operations}}
\DoxyCodeLine{00492         RETIRED\_X87\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_X87\_OPS\_\_ADD\_SUB\_OPS = 0x1, \textcolor{comment}{// Add/subtract ops}}
\DoxyCodeLine{00493         RETIRED\_X87\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_X87\_OPS\_\_MUL\_OPS = 0x2, \textcolor{comment}{// Multiply ops}}
\DoxyCodeLine{00494         RETIRED\_X87\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_X87\_OPS\_\_DIV\_OPS = 0x4, \textcolor{comment}{// Divide ops}}
\DoxyCodeLine{00495         RETIRED\_X87\_OPS\_\_MASK\_\_AMD64\_FAM10H\_RETIRED\_X87\_OPS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00496         IBS\_OPS\_TAGGED = 0x1cf, \textcolor{comment}{// IBS Ops Tagged}}
\DoxyCodeLine{00497         LFENCE\_INST\_RETIRED = 0x1d3, \textcolor{comment}{// LFENCE Instructions Retired}}
\DoxyCodeLine{00498         SFENCE\_INST\_RETIRED = 0x1d4, \textcolor{comment}{// SFENCE Instructions Retired}}
\DoxyCodeLine{00499         MFENCE\_INST\_RETIRED = 0x1d5, \textcolor{comment}{// MFENCE Instructions Retired}}
\DoxyCodeLine{00500         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_EXCLUSIVE = 0x1, \textcolor{comment}{// Read Block Exclusive (Data cache read)}}
\DoxyCodeLine{00501         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read Block Shared (Instruction cache read)}}
\DoxyCodeLine{00502         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_MODIFY = 0x4, \textcolor{comment}{// Read Block Modify}}
\DoxyCodeLine{00503         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_ANY\_READ = 0x7, \textcolor{comment}{// Any read modes (exclusive}}
\DoxyCodeLine{00504         READ\_REQUEST\_TO\_L3\_CACHE\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_ALL\_CORES = 0xf0, \textcolor{comment}{// All cores}}
\DoxyCodeLine{00505         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_EXCLUSIVE = 0x1, \textcolor{comment}{// Read Block Exclusive (Data cache read)}}
\DoxyCodeLine{00506         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read Block Shared (Instruction cache read)}}
\DoxyCodeLine{00507         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_MODIFY = 0x4, \textcolor{comment}{// Read Block Modify}}
\DoxyCodeLine{00508         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_ANY\_READ = 0x7, \textcolor{comment}{// Any read modes (exclusive}}
\DoxyCodeLine{00509         L3\_CACHE\_MISSES\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_ALL\_CORES = 0xf0, \textcolor{comment}{// All cores}}
\DoxyCodeLine{00510         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_SHARED = 0x1, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00511         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_EXCLUSIVE = 0x2, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00512         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_OWNED = 0x4, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00513         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MODIFIED = 0x8, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00514         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_ANY\_STATE = 0xf, \textcolor{comment}{// Any line state (shared}}
\DoxyCodeLine{00515         L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_MASK\_\_AMD64\_FAM10H\_L3\_FILLS\_CAUSED\_BY\_L2\_EVICTIONS\_\_ALL\_CORES = 0xf0, \textcolor{comment}{// All cores}}
\DoxyCodeLine{00516         NON\_CANCELLED\_L3\_READ\_REQUESTS = 0x4ed, \textcolor{comment}{// Non-\/cancelled L3 Read Requests}}
\DoxyCodeLine{00517         NON\_CANCELLED\_L3\_READ\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_EXCLUSIVE = 0x1, \textcolor{comment}{// Read Block Exclusive (Data cache read)}}
\DoxyCodeLine{00518         NON\_CANCELLED\_L3\_READ\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_SHARED = 0x2, \textcolor{comment}{// Read Block Shared (Instruction cache read)}}
\DoxyCodeLine{00519         NON\_CANCELLED\_L3\_READ\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_READ\_BLOCK\_MODIFY = 0x4, \textcolor{comment}{// Read Block Modify}}
\DoxyCodeLine{00520         NON\_CANCELLED\_L3\_READ\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_ANY\_READ = 0x7, \textcolor{comment}{// Any read modes (exclusive}}
\DoxyCodeLine{00521         NON\_CANCELLED\_L3\_READ\_REQUESTS\_\_MASK\_\_AMD64\_FAM10H\_L3\_CACHE\_MISSES\_\_ALL\_CORES = 0xf0, \textcolor{comment}{// All cores}}
\DoxyCodeLine{00522         }
\DoxyCodeLine{00523     \};}
\DoxyCodeLine{00524 \};}
\DoxyCodeLine{00525 }
\DoxyCodeLine{00526 \textcolor{keyword}{namespace }fam10h = optkit::amd64::fam10h;}

\end{DoxyCode}
