Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Mon Apr 23 12:37:31 2018
| Host             : mohamad-N43SL running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file vta_wrapper_power_routed.rpt -pb vta_wrapper_power_summary_routed.pb -rpx vta_wrapper_power_routed.rpx
| Design           : vta_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.711  |
| Dynamic (W)              | 2.517  |
| Device Static (W)        | 0.194  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 53.7   |
| Junction Temperature (C) | 56.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.111 |        6 |       --- |             --- |
| Slice Logic              |     0.107 |    66091 |       --- |             --- |
|   LUT as Logic           |     0.082 |    18823 |     53200 |           35.38 |
|   Register               |     0.008 |    28084 |    106400 |           26.39 |
|   CARRY4                 |     0.008 |     1711 |     13300 |           12.86 |
|   LUT as Distributed RAM |     0.005 |     4240 |     17400 |           24.37 |
|   LUT as Shift Register  |     0.004 |      542 |     17400 |            3.11 |
|   F7/F8 Muxes            |    <0.001 |      171 |     53200 |            0.32 |
|   Others                 |     0.000 |     2548 |       --- |             --- |
| Signals                  |     0.375 |    57173 |       --- |             --- |
| Block RAM                |     0.202 |      123 |       140 |           87.86 |
| DSPs                     |     0.201 |      220 |       220 |          100.00 |
| PS7                      |     1.520 |        1 |       --- |             --- |
| Static Power             |     0.194 |          |           |                 |
| Total                    |     2.711 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.014 |       0.984 |      0.030 |
| Vccaux    |       1.800 |     0.023 |       0.000 |      0.023 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.012 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.764 |       0.719 |      0.045 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------+-----------------+
| Clock      | Domain                                                 | Constraint (ns) |
+------------+--------------------------------------------------------+-----------------+
| clk_fpga_0 | vta_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| vta_wrapper                                                                               |     2.517 |
|   vta_i                                                                                   |     2.517 |
|     axi_interconnect_1                                                                    |     0.004 |
|       s00_couplers                                                                        |     0.003 |
|         auto_pc                                                                           |     0.003 |
|           inst                                                                            |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.003 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |     0.001 |
|                 ar_pipe                                                                   |    <0.001 |
|                 aw_pipe                                                                   |    <0.001 |
|                 b_pipe                                                                    |    <0.001 |
|                 r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       xbar                                                                                |    <0.001 |
|         inst                                                                              |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                        |    <0.001 |
|             addr_arbiter_inst                                                             |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                  |    <0.001 |
|             reg_slice_r                                                                   |    <0.001 |
|             splitter_ar                                                                   |    <0.001 |
|             splitter_aw                                                                   |    <0.001 |
|     axi_smc                                                                               |     0.158 |
|       inst                                                                                |     0.158 |
|         clk_map                                                                           |    <0.001 |
|           psr_aclk                                                                        |    <0.001 |
|             U0                                                                            |    <0.001 |
|               EXT_LPF                                                                     |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |    <0.001 |
|               SEQ                                                                         |    <0.001 |
|                 SEQ_COUNTER                                                               |    <0.001 |
|         m00_exit_pipeline                                                                 |     0.006 |
|           m00_exit                                                                        |     0.006 |
|             inst                                                                          |     0.006 |
|               ar_reg                                                                      |    <0.001 |
|               aw_reg                                                                      |    <0.001 |
|               b_reg                                                                       |    <0.001 |
|               exit_inst                                                                   |    <0.001 |
|                 b_cmd_split                                                               |    <0.001 |
|                 r_cmd_fifo                                                                |    <0.001 |
|                   gen_srls[10].srl_nx1                                                    |    <0.001 |
|                   gen_srls[11].srl_nx1                                                    |    <0.001 |
|                   gen_srls[12].srl_nx1                                                    |    <0.001 |
|                   gen_srls[13].srl_nx1                                                    |    <0.001 |
|                   gen_srls[14].srl_nx1                                                    |    <0.001 |
|                   gen_srls[15].srl_nx1                                                    |    <0.001 |
|                   gen_srls[16].srl_nx1                                                    |    <0.001 |
|                   gen_srls[17].srl_nx1                                                    |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|                   gen_srls[7].srl_nx1                                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                                     |    <0.001 |
|                 r_cmd_split                                                               |    <0.001 |
|                 w_cmd_fifo                                                                |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|               r_reg                                                                       |     0.002 |
|               splitter_inst                                                               |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                   |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                     |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                   |    <0.001 |
|                   USE_WRITE.write_addr_inst                                               |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                  |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                       gen_srls[1].srl_nx1                                                 |    <0.001 |
|                       gen_srls[2].srl_nx1                                                 |    <0.001 |
|                       gen_srls[3].srl_nx1                                                 |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                             |    <0.001 |
|                       gen_srls[0].srl_nx1                                                 |    <0.001 |
|                       gen_srls[1].srl_nx1                                                 |    <0.001 |
|                       gen_srls[2].srl_nx1                                                 |    <0.001 |
|                       gen_srls[3].srl_nx1                                                 |    <0.001 |
|                       gen_srls[4].srl_nx1                                                 |    <0.001 |
|                   USE_WRITE.write_data_inst                                               |    <0.001 |
|               w_reg                                                                       |    <0.001 |
|         m00_nodes                                                                         |     0.016 |
|           m00_ar_node                                                                     |     0.002 |
|             inst                                                                          |     0.002 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                    |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter   |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter   |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter   |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter   |    <0.001 |
|           m00_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                    |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter   |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter   |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter   |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter   |    <0.001 |
|           m00_b_node                                                                      |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           m00_r_node                                                                      |     0.008 |
|             inst                                                                          |     0.008 |
|               inst_mi_handler                                                             |     0.008 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                        |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                  |     0.003 |
|                   inst_upsizer_target_pipeline                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_178                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_178                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_177                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           m00_w_node                                                                      |     0.005 |
|             inst                                                                          |     0.005 |
|               inst_mi_handler                                                             |     0.004 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                              |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_153                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_153                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_153                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[3].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[3].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[3].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_oh_to_bin_source                                                   |    <0.001 |
|                   inst_pipeline_recv                                                      |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|         s00_entry_pipeline                                                                |     0.008 |
|           s00_mmu                                                                         |     0.006 |
|             inst                                                                          |     0.006 |
|               ar_reg_stall                                                                |    <0.001 |
|               ar_sreg                                                                     |    <0.001 |
|               aw_reg_stall                                                                |    <0.001 |
|               aw_sreg                                                                     |    <0.001 |
|               b_sreg                                                                      |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               r_sreg                                                                      |     0.004 |
|               w_sreg                                                                      |    <0.001 |
|           s00_si_converter                                                                |    <0.001 |
|             inst                                                                          |    <0.001 |
|               splitter_inst                                                               |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                 |    <0.001 |
|                   gen_srls[10].srl_nx1                                                    |    <0.001 |
|                   gen_srls[11].srl_nx1                                                    |    <0.001 |
|                   gen_srls[12].srl_nx1                                                    |    <0.001 |
|                   gen_srls[13].srl_nx1                                                    |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |     0.000 |
|                   gen_srls[4].srl_nx1                                                     |     0.000 |
|                   gen_srls[5].srl_nx1                                                     |     0.000 |
|                   gen_srls[6].srl_nx1                                                     |     0.000 |
|                   gen_srls[7].srl_nx1                                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                                     |    <0.001 |
|           s00_transaction_regulator                                                       |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|         s00_nodes                                                                         |     0.010 |
|           s00_ar_node                                                                     |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s00_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s00_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s00_r_node                                                                      |     0.004 |
|             inst                                                                          |     0.004 |
|               inst_mi_handler                                                             |     0.004 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                              |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s00_w_node                                                                      |     0.003 |
|             inst                                                                          |     0.003 |
|               inst_mi_handler                                                             |     0.003 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                        |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                  |    <0.001 |
|                   inst_upsizer_target_pipeline                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_195                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|         s01_entry_pipeline                                                                |     0.006 |
|           s01_mmu                                                                         |     0.005 |
|             inst                                                                          |     0.005 |
|               ar_reg_stall                                                                |    <0.001 |
|               ar_sreg                                                                     |    <0.001 |
|               aw_reg_stall                                                                |    <0.001 |
|               aw_sreg                                                                     |    <0.001 |
|               b_sreg                                                                      |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               r_sreg                                                                      |     0.002 |
|               w_sreg                                                                      |    <0.001 |
|           s01_si_converter                                                                |    <0.001 |
|             inst                                                                          |    <0.001 |
|               splitter_inst                                                               |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo                 |    <0.001 |
|                   gen_srls[10].srl_nx1                                                    |    <0.001 |
|                   gen_srls[11].srl_nx1                                                    |    <0.001 |
|                   gen_srls[12].srl_nx1                                                    |    <0.001 |
|                   gen_srls[13].srl_nx1                                                    |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |     0.000 |
|                   gen_srls[4].srl_nx1                                                     |     0.000 |
|                   gen_srls[5].srl_nx1                                                     |     0.000 |
|                   gen_srls[6].srl_nx1                                                     |     0.000 |
|                   gen_srls[7].srl_nx1                                                     |    <0.001 |
|                   gen_srls[8].srl_nx1                                                     |    <0.001 |
|                   gen_srls[9].srl_nx1                                                     |    <0.001 |
|           s01_transaction_regulator                                                       |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|         s01_nodes                                                                         |     0.011 |
|           s01_ar_node                                                                     |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_r_node                                                                      |     0.005 |
|             inst                                                                          |     0.005 |
|               inst_mi_handler                                                             |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                              |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s01_w_node                                                                      |     0.003 |
|             inst                                                                          |     0.003 |
|               inst_mi_handler                                                             |     0.003 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                        |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                  |    <0.001 |
|                   inst_upsizer_target_pipeline                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_195                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|         s02_entry_pipeline                                                                |     0.012 |
|           s02_mmu                                                                         |     0.009 |
|             inst                                                                          |     0.009 |
|               ar_reg_stall                                                                |    <0.001 |
|               ar_sreg                                                                     |    <0.001 |
|               aw_reg_stall                                                                |    <0.001 |
|               aw_sreg                                                                     |    <0.001 |
|               b_sreg                                                                      |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               r_sreg                                                                      |     0.006 |
|               w_sreg                                                                      |    <0.001 |
|           s02_si_converter                                                                |     0.003 |
|             inst                                                                          |     0.003 |
|               splitter_inst                                                               |     0.003 |
|                 ar_cmd_reg                                                                |    <0.001 |
|                 aw_cmd_reg                                                                |    <0.001 |
|                 gen_rsplitter.gen_rthread_loop[0].r_split_fifo                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[0].b_split_fifo                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.w_split_fifo                                                |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.wsplit_first_offset_fifo                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.wsplit_last_offset_fifo                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|           s02_transaction_regulator                                                       |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|         s02_nodes                                                                         |     0.011 |
|           s02_ar_node                                                                     |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s02_aw_node                                                                     |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s02_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s02_r_node                                                                      |     0.005 |
|             inst                                                                          |     0.005 |
|               inst_mi_handler                                                             |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                              |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_184                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_184                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s02_w_node                                                                      |     0.003 |
|             inst                                                                          |     0.003 |
|               inst_mi_handler                                                             |     0.003 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                        |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                  |    <0.001 |
|                   inst_upsizer_target_pipeline                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_195                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|         s03_entry_pipeline                                                                |     0.047 |
|           s03_mmu                                                                         |     0.042 |
|             inst                                                                          |     0.042 |
|               ar_reg_stall                                                                |    <0.001 |
|               ar_sreg                                                                     |    <0.001 |
|               aw_reg_stall                                                                |    <0.001 |
|               aw_sreg                                                                     |    <0.001 |
|               b_sreg                                                                      |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                              |    <0.001 |
|               r_sreg                                                                      |     0.023 |
|               w_sreg                                                                      |     0.013 |
|           s03_si_converter                                                                |     0.003 |
|             inst                                                                          |     0.003 |
|               splitter_inst                                                               |     0.003 |
|                 ar_cmd_reg                                                                |    <0.001 |
|                 aw_cmd_reg                                                                |    <0.001 |
|                 gen_rsplitter.gen_rthread_loop[0].r_split_fifo                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[0].b_split_fifo                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.w_split_fifo                                                |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.wsplit_first_offset_fifo                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|                 gen_wsplitter.wsplit_last_offset_fifo                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                     |    <0.001 |
|                   gen_srls[1].srl_nx1                                                     |    <0.001 |
|                   gen_srls[2].srl_nx1                                                     |    <0.001 |
|                   gen_srls[3].srl_nx1                                                     |    <0.001 |
|                   gen_srls[4].srl_nx1                                                     |    <0.001 |
|                   gen_srls[5].srl_nx1                                                     |    <0.001 |
|                   gen_srls[6].srl_nx1                                                     |    <0.001 |
|           s03_transaction_regulator                                                       |     0.001 |
|             inst                                                                          |     0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                       |    <0.001 |
|         s03_nodes                                                                         |     0.018 |
|           s03_ar_node                                                                     |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s03_aw_node                                                                     |     0.001 |
|             inst                                                                          |     0.001 |
|               inst_mi_handler                                                             |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_141                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s03_b_node                                                                      |    <0.001 |
|             inst                                                                          |    <0.001 |
|               inst_mi_handler                                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s03_r_node                                                                      |     0.007 |
|             inst                                                                          |     0.007 |
|               inst_mi_handler                                                             |     0.007 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.006 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.006 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |     0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_184                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |     0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_184                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 inst_ingress                                                              |    <0.001 |
|                   inst_pipeline_valid                                                     |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|           s03_w_node                                                                      |     0.008 |
|             inst                                                                          |     0.008 |
|               inst_mi_handler                                                             |     0.008 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                      |     0.007 |
|                   gen_xpm_memory_fifo.inst_fifo                                           |     0.007 |
|                     gen_mem_rep[0].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                        |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                        |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_mem_rep[2].inst_rd_addrb                                          |    <0.001 |
|                     gen_mem_rep[2].inst_wr_addra                                          |    <0.001 |
|                     gen_mem_rep[2].inst_xpm_memory                                        |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_192_195                       |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                            |    <0.001 |
|               inst_si_handler                                                             |    <0.001 |
|                 inst_arb_stall_late                                                       |    <0.001 |
|         switchboards                                                                      |     0.012 |
|           ar_switchboard                                                                  |     0.001 |
|             inst                                                                          |     0.001 |
|               gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|               gen_mi[0].inst_onehot_to_binary_encoder                                     |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|           aw_switchboard                                                                  |    <0.001 |
|             inst                                                                          |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                    |    <0.001 |
|               gen_mi[0].inst_onehot_to_binary_encoder                                     |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |    <0.001 |
|           r_switchboard                                                                   |     0.006 |
|             inst                                                                          |     0.006 |
|               gen_mi[0].inst_opipe_payld                                                  |     0.002 |
|               gen_mi[1].inst_opipe_payld                                                  |     0.002 |
|               gen_mi[2].inst_opipe_payld                                                  |     0.002 |
|               gen_mi[3].inst_opipe_payld                                                  |     0.002 |
|           w_switchboard                                                                   |     0.005 |
|             inst                                                                          |     0.005 |
|               gen_mi[0].inst_mux_payld                                                    |     0.002 |
|               gen_mi[0].inst_onehot_to_binary_encoder                                     |     0.001 |
|               gen_mi[0].inst_opipe_payld                                                  |     0.002 |
|     axi_timer_1                                                                           |     0.003 |
|       U0                                                                                  |     0.003 |
|         AXI4_LITE_I                                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|         TC_CORE_I                                                                         |     0.003 |
|           COUNTER_0_I                                                                     |     0.001 |
|             COUNTER_I                                                                     |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                    |     0.001 |
|             COUNTER_I                                                                     |     0.001 |
|           READ_MUX_I                                                                      |    <0.001 |
|           TIMER_CONTROL_I                                                                 |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                            |    <0.001 |
|     proc_sys_reset                                                                        |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     processing_system7_1                                                                  |     1.521 |
|       inst                                                                                |     1.521 |
|     vta_0                                                                                 |     0.830 |
|       inst                                                                                |     0.830 |
|         acc_mem_0_V_U                                                                     |     0.070 |
|           vta_acc_mem_0_V_ram_U                                                           |     0.070 |
|         inp_mem_0_V_U                                                                     |     0.010 |
|           vta_inp_mem_0_V_ram_U                                                           |     0.010 |
|         uop_mem_U                                                                         |     0.011 |
|           vta_uop_mem_ram_U                                                               |     0.011 |
|         vta_CONTROL_BUS_s_axi_U                                                           |     0.001 |
|         vta_ins_port_m_axi_U                                                              |     0.013 |
|           bus_read                                                                        |     0.013 |
|             buff_rdata                                                                    |     0.009 |
|             fifo_rctl                                                                     |    <0.001 |
|             fifo_rreq                                                                     |    <0.001 |
|             rs_rdata                                                                      |     0.001 |
|             rs_rreq                                                                       |    <0.001 |
|         vta_mul_8s_8s_16_3_U1                                                             |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U10                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U100                                                           |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U101                                                           |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U102                                                           |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U103                                                           |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U104                                                           |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U105                                                           |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U106                                                           |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U107                                                           |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U108                                                           |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U109                                                           |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U11                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U110                                                           |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U111                                                           |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U112                                                           |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U12                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U13                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U14                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U15                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U16                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U17                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U18                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U19                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U2                                                             |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U20                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U21                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U22                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U23                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U24                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U25                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U26                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U27                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U28                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U29                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U3                                                             |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U30                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U31                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U32                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U33                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U34                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U35                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U36                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U37                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U38                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U39                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U4                                                             |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U40                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U41                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U42                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U43                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U44                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U45                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U46                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U47                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U48                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U49                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U5                                                             |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U50                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U51                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U52                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U53                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U54                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U55                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U56                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U57                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U58                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U59                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U6                                                             |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U60                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U61                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U62                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U63                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U64                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U65                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U66                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U67                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U68                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U69                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U7                                                             |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U70                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U71                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U72                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U73                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U74                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U75                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U76                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U77                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U78                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U79                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U8                                                             |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U80                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U81                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U82                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U83                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U84                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U85                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U86                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U87                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U88                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U89                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U9                                                             |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U90                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U91                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U92                                                            |     0.001 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.001 |
|         vta_mul_8s_8s_16_3_U93                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U94                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U95                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U96                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U97                                                            |     0.000 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.000 |
|         vta_mul_8s_8s_16_3_U98                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_mul_8s_8s_16_3_U99                                                            |     0.002 |
|           vta_mul_8s_8s_16_3_Mul3S_0_U                                                    |     0.002 |
|         vta_narrow_port_m_axi_U                                                           |     0.024 |
|           bus_read                                                                        |     0.024 |
|             buff_rdata                                                                    |     0.018 |
|             fifo_rctl                                                                     |    <0.001 |
|             fifo_rreq                                                                     |    <0.001 |
|             rs_rdata                                                                      |     0.003 |
|             rs_rreq                                                                       |    <0.001 |
|         vta_uop_port_m_axi_U                                                              |     0.007 |
|           bus_read                                                                        |     0.007 |
|             buff_rdata                                                                    |     0.004 |
|             fifo_rctl                                                                     |    <0.001 |
|             fifo_rreq                                                                     |    <0.001 |
|             rs_rdata                                                                      |    <0.001 |
|             rs_rreq                                                                       |    <0.001 |
|         vta_wide_port_m_axi_U                                                             |     0.107 |
|           bus_read                                                                        |     0.046 |
|             buff_rdata                                                                    |     0.039 |
|             fifo_rctl                                                                     |    <0.001 |
|             fifo_rreq                                                                     |    <0.001 |
|             rs_rdata                                                                      |     0.003 |
|             rs_rreq                                                                       |    <0.001 |
|           bus_write                                                                       |     0.061 |
|             buff_wdata                                                                    |     0.054 |
|             bus_equal_gen.fifo_burst                                                      |    <0.001 |
|             fifo_resp                                                                     |    <0.001 |
|             fifo_resp_to_user                                                             |    <0.001 |
|             fifo_wreq                                                                     |    <0.001 |
|             rs_wreq                                                                       |    <0.001 |
|           wreq_throttl                                                                    |    <0.001 |
|         wgt_mem_0_V_U                                                                     |     0.006 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.006 |
|         wgt_mem_10_V_U                                                                    |     0.005 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.005 |
|         wgt_mem_11_V_U                                                                    |     0.006 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.006 |
|         wgt_mem_12_V_U                                                                    |     0.005 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.005 |
|         wgt_mem_13_V_U                                                                    |     0.005 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.005 |
|         wgt_mem_14_V_U                                                                    |     0.006 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.006 |
|         wgt_mem_15_V_U                                                                    |     0.006 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.006 |
|         wgt_mem_1_V_U                                                                     |     0.005 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.005 |
|         wgt_mem_2_V_U                                                                     |     0.006 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.006 |
|         wgt_mem_3_V_U                                                                     |     0.005 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.005 |
|         wgt_mem_4_V_U                                                                     |     0.006 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.006 |
|         wgt_mem_5_V_U                                                                     |     0.005 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.005 |
|         wgt_mem_6_V_U                                                                     |     0.006 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.006 |
|         wgt_mem_7_V_U                                                                     |     0.006 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.006 |
|         wgt_mem_8_V_U                                                                     |     0.006 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.006 |
|         wgt_mem_9_V_U                                                                     |     0.006 |
|           vta_wgt_mem_0_V_ram_U                                                           |     0.006 |
|     xlconcat_1                                                                            |     0.000 |
+-------------------------------------------------------------------------------------------+-----------+


