;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit OCPburst_SPI_memory : 
  module OCPburst_SPI_memory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip Operation : UInt<2>, flip ReadAddress : UInt<32>, ReadData : UInt<32>[4], flip ReadCmd : UInt<8>, flip WriteAddress : UInt<32>, flip WriteData : UInt<32>[4], flip WriteCmd : UInt<8>, Valid : UInt<1>, CE : UInt<1>, SI : UInt<1>, flip SO : UInt<1>}
    
    reg StateReg : UInt<2>, clock with : (reset => (reset, UInt<2>("h03"))) @[OCPburst_SPI_memory.scala 28:25]
    reg OPCounter : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[OCPburst_SPI_memory.scala 29:26]
    reg CNTReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[OCPburst_SPI_memory.scala 30:23]
    reg DataReg : UInt<128>, clock with : (reset => (reset, UInt<128>("h00"))) @[OCPburst_SPI_memory.scala 32:24]
    StateReg <= io.Operation @[OCPburst_SPI_memory.scala 34:12]
    io.CE <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 37:9]
    io.SI <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 38:9]
    io.Valid <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 39:12]
    io.ReadData[0] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 41:18]
    io.ReadData[1] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 42:18]
    io.ReadData[2] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 43:18]
    io.ReadData[3] <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 44:18]
    node _T = eq(UInt<7>("h066"), io.Operation) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = add(CNTReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 49:24]
      node _T_2 = tail(_T_1, 1) @[OCPburst_SPI_memory.scala 49:24]
      CNTReg <= _T_2 @[OCPburst_SPI_memory.scala 49:14]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_3 = eq(UInt<2>("h03"), io.Operation) @[Conditional.scala 37:30]
      when _T_3 : @[Conditional.scala 39:67]
        OPCounter <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 53:17]
        io.CE <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 54:13]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_4 = eq(UInt<1>("h00"), io.Operation) @[Conditional.scala 37:30]
        when _T_4 : @[Conditional.scala 39:67]
          node _T_5 = bits(DataReg, 127, 96) @[OCPburst_SPI_memory.scala 59:32]
          io.ReadData[0] <= _T_5 @[OCPburst_SPI_memory.scala 59:22]
          node _T_6 = bits(DataReg, 95, 64) @[OCPburst_SPI_memory.scala 60:32]
          io.ReadData[1] <= _T_6 @[OCPburst_SPI_memory.scala 60:22]
          node _T_7 = bits(DataReg, 63, 32) @[OCPburst_SPI_memory.scala 61:32]
          io.ReadData[2] <= _T_7 @[OCPburst_SPI_memory.scala 61:22]
          node _T_8 = bits(DataReg, 31, 0) @[OCPburst_SPI_memory.scala 62:32]
          io.ReadData[3] <= _T_8 @[OCPburst_SPI_memory.scala 62:22]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_9 = eq(UInt<1>("h01"), io.Operation) @[Conditional.scala 37:30]
          when _T_9 : @[Conditional.scala 39:67]
            node _T_10 = eq(UInt<1>("h00"), OPCounter) @[Conditional.scala 37:30]
            when _T_10 : @[Conditional.scala 40:58]
              OPCounter <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 68:21]
              io.CE <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 69:17]
              skip @[Conditional.scala 40:58]
            else : @[Conditional.scala 39:67]
              node _T_11 = eq(UInt<1>("h01"), OPCounter) @[Conditional.scala 37:30]
              when _T_11 : @[Conditional.scala 39:67]
                io.CE <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 72:17]
                node _T_12 = dshr(io.ReadCmd, CNTReg) @[OCPburst_SPI_memory.scala 73:30]
                node _T_13 = bits(_T_12, 0, 0) @[OCPburst_SPI_memory.scala 73:30]
                io.SI <= _T_13 @[OCPburst_SPI_memory.scala 73:17]
                node _T_14 = add(CNTReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 74:28]
                node _T_15 = tail(_T_14, 1) @[OCPburst_SPI_memory.scala 74:28]
                CNTReg <= _T_15 @[OCPburst_SPI_memory.scala 74:18]
                node _T_16 = eq(CNTReg, UInt<3>("h07")) @[OCPburst_SPI_memory.scala 76:23]
                when _T_16 : @[OCPburst_SPI_memory.scala 76:32]
                  CNTReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 77:20]
                  OPCounter <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 78:23]
                  skip @[OCPburst_SPI_memory.scala 76:32]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_17 = eq(UInt<2>("h02"), OPCounter) @[Conditional.scala 37:30]
                when _T_17 : @[Conditional.scala 39:67]
                  io.CE <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 82:17]
                  node _T_18 = dshr(io.ReadAddress, CNTReg) @[OCPburst_SPI_memory.scala 83:34]
                  node _T_19 = bits(_T_18, 0, 0) @[OCPburst_SPI_memory.scala 83:34]
                  io.SI <= _T_19 @[OCPburst_SPI_memory.scala 83:17]
                  node _T_20 = add(CNTReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 84:28]
                  node _T_21 = tail(_T_20, 1) @[OCPburst_SPI_memory.scala 84:28]
                  CNTReg <= _T_21 @[OCPburst_SPI_memory.scala 84:18]
                  node _T_22 = eq(CNTReg, UInt<5>("h017")) @[OCPburst_SPI_memory.scala 86:23]
                  when _T_22 : @[OCPburst_SPI_memory.scala 86:33]
                    CNTReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 87:20]
                    OPCounter <= UInt<2>("h02") @[OCPburst_SPI_memory.scala 88:23]
                    skip @[OCPburst_SPI_memory.scala 86:33]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_23 = eq(UInt<2>("h03"), OPCounter) @[Conditional.scala 37:30]
                  when _T_23 : @[Conditional.scala 39:67]
                    io.CE <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 92:17]
                    node _T_24 = cat(DataReg, io.SO) @[Cat.scala 30:58]
                    DataReg <= _T_24 @[OCPburst_SPI_memory.scala 93:19]
                    node _T_25 = add(CNTReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 95:28]
                    node _T_26 = tail(_T_25, 1) @[OCPburst_SPI_memory.scala 95:28]
                    CNTReg <= _T_26 @[OCPburst_SPI_memory.scala 95:18]
                    node _T_27 = eq(CNTReg, UInt<7>("h07f")) @[OCPburst_SPI_memory.scala 97:23]
                    when _T_27 : @[OCPburst_SPI_memory.scala 97:34]
                      io.CE <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 98:19]
                      CNTReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 99:20]
                      OPCounter <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 100:23]
                      io.Valid <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 101:22]
                      skip @[OCPburst_SPI_memory.scala 97:34]
                    skip @[Conditional.scala 39:67]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_28 = eq(UInt<2>("h02"), io.Operation) @[Conditional.scala 37:30]
            when _T_28 : @[Conditional.scala 39:67]
              node _T_29 = eq(UInt<1>("h00"), OPCounter) @[Conditional.scala 37:30]
              when _T_29 : @[Conditional.scala 40:58]
                io.CE <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 110:17]
                OPCounter <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 111:21]
                skip @[Conditional.scala 40:58]
              else : @[Conditional.scala 39:67]
                node _T_30 = eq(UInt<1>("h01"), OPCounter) @[Conditional.scala 37:30]
                when _T_30 : @[Conditional.scala 39:67]
                  io.CE <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 115:17]
                  node _T_31 = dshr(io.WriteCmd, CNTReg) @[OCPburst_SPI_memory.scala 116:31]
                  node _T_32 = bits(_T_31, 0, 0) @[OCPburst_SPI_memory.scala 116:31]
                  io.SI <= _T_32 @[OCPburst_SPI_memory.scala 116:17]
                  node _hi_T = shl(io.WriteData[3], 95) @[OCPburst_SPI_memory.scala 125:39]
                  node _hi_T_1 = shl(io.WriteData[2], 63) @[OCPburst_SPI_memory.scala 125:72]
                  node _hi_T_2 = add(_hi_T, _hi_T_1) @[OCPburst_SPI_memory.scala 125:53]
                  node _hi_T_3 = tail(_hi_T_2, 1) @[OCPburst_SPI_memory.scala 125:53]
                  node _hi_T_4 = shl(io.WriteData[1], 31) @[OCPburst_SPI_memory.scala 125:105]
                  node _hi_T_5 = add(_hi_T_3, _hi_T_4) @[OCPburst_SPI_memory.scala 125:86]
                  node _hi_T_6 = tail(_hi_T_5, 1) @[OCPburst_SPI_memory.scala 125:86]
                  node _hi_T_7 = add(_hi_T_6, io.WriteData[0]) @[OCPburst_SPI_memory.scala 125:119]
                  node _hi_T_8 = tail(_hi_T_7, 1) @[OCPburst_SPI_memory.scala 125:119]
                  DataReg <= _hi_T_8 @[OCPburst_SPI_memory.scala 125:19]
                  node _T_33 = eq(CNTReg, UInt<3>("h07")) @[OCPburst_SPI_memory.scala 127:23]
                  when _T_33 : @[OCPburst_SPI_memory.scala 127:31]
                    OPCounter <= UInt<2>("h02") @[OCPburst_SPI_memory.scala 128:23]
                    CNTReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 129:20]
                    skip @[OCPburst_SPI_memory.scala 127:31]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_34 = eq(UInt<2>("h02"), OPCounter) @[Conditional.scala 37:30]
                  when _T_34 : @[Conditional.scala 39:67]
                    io.CE <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 133:17]
                    node _T_35 = dshr(DataReg, CNTReg) @[OCPburst_SPI_memory.scala 134:27]
                    node _T_36 = bits(_T_35, 0, 0) @[OCPburst_SPI_memory.scala 134:27]
                    io.SI <= _T_36 @[OCPburst_SPI_memory.scala 134:17]
                    node _T_37 = add(CNTReg, UInt<1>("h01")) @[OCPburst_SPI_memory.scala 136:28]
                    node _T_38 = tail(_T_37, 1) @[OCPburst_SPI_memory.scala 136:28]
                    CNTReg <= _T_38 @[OCPburst_SPI_memory.scala 136:18]
                    node _T_39 = eq(CNTReg, UInt<7>("h07f")) @[OCPburst_SPI_memory.scala 138:23]
                    when _T_39 : @[OCPburst_SPI_memory.scala 138:33]
                      CNTReg <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 139:20]
                      OPCounter <= UInt<1>("h00") @[OCPburst_SPI_memory.scala 140:23]
                      io.Valid <= UInt<1>("h01") @[OCPburst_SPI_memory.scala 141:22]
                      skip @[OCPburst_SPI_memory.scala 138:33]
                    skip @[Conditional.scala 39:67]
              skip @[Conditional.scala 39:67]
    
