{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526643587618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526643587634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 12:39:47 2018 " "Processing started: Fri May 18 12:39:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526643587634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643587634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643587634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526643588009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526643588009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/gsbus/gsbus.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/gsbus/gsbus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsbus " "Found entity 1: gsbus" {  } { { "../gsbus/gsbus.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/gsbus/gsbus.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/data_formatter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/data_formatter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_formater " "Found entity 1: data_formater" {  } { { "../data_formatter.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/data_formatter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/stepper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/stepper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stepper " "Found entity 1: stepper" {  } { { "../stepper.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/stepper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/ft232h.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/ft232h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft_232h " "Found entity 1: ft_232h" {  } { { "../ft232h.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_step " "Found entity 1: pipeline_step" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599968 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipeline " "Found entity 2: pipeline" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_transmitter " "Found entity 1: ft232h_transmitter" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_receiver " "Found entity 1: ft232h_receiver" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ft232h_fifos_interface " "Found entity 1: ft232h_fifos_interface" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/ccd_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/ccd_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_timing " "Found entity 1: ccd_timing" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/george/documents/filmscannerfpga/film_scanner.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/film_scanner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 film_scanner " "Found entity 1: film_scanner" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_80.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80 " "Found entity 1: pll_80" {  } { { "pll_80.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ft_rxfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ft_rxfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_rxfifo " "Found entity 1: ft_rxfifo" {  } { { "ft_rxfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ft_txfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ft_txfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_txfifo " "Found entity 1: ft_txfifo" {  } { { "ft_txfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643599987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643599987 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_aclr film_scanner.sv(190) " "Verilog HDL Implicit Net warning at film_scanner.sv(190): created implicit net for \"rx_aclr\"" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643599987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "film_scanner " "Elaborating entity \"film_scanner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526643600120 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rx_aclr 0 film_scanner.sv(190) " "Net \"rx_aclr\" at film_scanner.sv(190) has no driver or initial value, using a default initial value '0'" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 190 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1526643600125 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_pwm film_scanner.sv(7) " "Output port \"led_pwm\" at film_scanner.sv(7) has no driver" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526643600125 "|film_scanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80 pll_80:pll_80_inst " "Elaborating entity \"pll_80\" for hierarchy \"pll_80:pll_80_inst\"" {  } { { "../film_scanner.sv" "pll_80_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_80:pll_80_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "altpll_component" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_80:pll_80_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_80:pll_80_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_80:pll_80_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_80 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600203 ""}  } { { "pll_80.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526643600203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_80_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_80_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80_altpll " "Found entity 1: pll_80_altpll" {  } { { "db/pll_80_altpll.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80_altpll pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated " "Elaborating entity \"pll_80_altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_timing ccd_timing:ccd0 " "Elaborating entity \"ccd_timing\" for hierarchy \"ccd_timing:ccd0\"" {  } { { "../film_scanner.sv" "ccd0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cntr ccd_timing.sv(139) " "Verilog HDL or VHDL warning at ccd_timing.sv(139): object \"start_cntr\" assigned a value but never read" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526643600268 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(66) " "Verilog HDL assignment warning at ccd_timing.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600268 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(171) " "Verilog HDL assignment warning at ccd_timing.sv(171): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600269 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(172) " "Verilog HDL assignment warning at ccd_timing.sv(172): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600269 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(186) " "Verilog HDL assignment warning at ccd_timing.sv(186): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600269 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ccd_timing.sv(202) " "Verilog HDL assignment warning at ccd_timing.sv(202): truncated value with size 32 to match size of target (14)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600269 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timing.sv(205) " "Verilog HDL assignment warning at ccd_timing.sv(205): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600269 "|film_scanner|ccd_timing:ccd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac0 " "Elaborating entity \"dac\" for hierarchy \"dac:dac0\"" {  } { { "../film_scanner.sv" "dac0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(50) " "Verilog HDL assignment warning at dac.sv(50): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600272 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(89) " "Verilog HDL assignment warning at dac.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600272 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(107) " "Verilog HDL assignment warning at dac.sv(107): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600272 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(108) " "Verilog HDL assignment warning at dac.sv(108): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600272 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(120) " "Verilog HDL assignment warning at dac.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600272 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(133) " "Verilog HDL assignment warning at dac.sv(133): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600272 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(177) " "Verilog HDL assignment warning at dac.sv(177): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600273 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(188) " "Verilog HDL assignment warning at dac.sv(188): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600273 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(198) " "Verilog HDL assignment warning at dac.sv(198): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600273 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(211) " "Verilog HDL assignment warning at dac.sv(211): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600273 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(255) " "Verilog HDL assignment warning at dac.sv(255): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600273 "|film_scanner|dac:dac0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper stepper:step0 " "Elaborating entity \"stepper\" for hierarchy \"stepper:step0\"" {  } { { "../film_scanner.sv" "step0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 stepper.sv(72) " "Verilog HDL assignment warning at stepper.sv(72): truncated value with size 32 to match size of target (19)" {  } { { "../stepper.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/stepper.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643600275 "|film_scanner|stepper:step0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_232h ft_232h:ft0 " "Elaborating entity \"ft_232h\" for hierarchy \"ft_232h:ft0\"" {  } { { "../film_scanner.sv" "ft0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_rxfifo ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst " "Elaborating entity \"ft_rxfifo\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\"" {  } { { "../ft232h.sv" "ft_rxfifo_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ft_rxfifo.v" "dcfifo_component" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ft_rxfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643600663 ""}  } { { "ft_rxfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526643600663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_81n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_81n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_81n1 " "Found entity 1: dcfifo_81n1" {  } { { "db/dcfifo_81n1.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_81n1 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated " "Elaborating entity \"dcfifo_81n1\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_81n1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_81n1.tdf" "rdptr_g1p" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_81n1.tdf" "wrptr_g1p" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os61 " "Found entity 1: altsyncram_os61" {  } { { "db/altsyncram_os61.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_os61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_os61 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|altsyncram_os61:fifo_ram " "Elaborating entity \"altsyncram_os61\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|altsyncram_os61:fifo_ram\"" {  } { { "db/dcfifo_81n1.tdf" "fifo_ram" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_81n1.tdf" "rdfull_reg" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_81n1.tdf" "rs_brp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_nc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\"" {  } { { "db/dcfifo_81n1.tdf" "rs_dgwp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_id9:dffpipe3 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_id9:dffpipe3\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe3" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_nc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mc8 " "Found entity 1: alt_synch_pipe_mc8" {  } { { "db/alt_synch_pipe_mc8.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_mc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mc8 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_mc8\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp\"" {  } { { "db/dcfifo_81n1.tdf" "ws_dgrp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643600971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643600971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|alt_synch_pipe_mc8:ws_dgrp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_mc8.tdf" "dffpipe12" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_mc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643600972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_81n1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_81n1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_f66:rdfull_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|cmpr_f66:rdfull_eq_comp\"" {  } { { "db/dcfifo_81n1.tdf" "rdfull_eq_comp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"ft_232h:ft0\|ft_rxfifo:ft_rxfifo_inst\|dcfifo:dcfifo_component\|dcfifo_81n1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_81n1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_txfifo ft_232h:ft0\|ft_txfifo:ft_txfifo_inst " "Elaborating entity \"ft_txfifo\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\"" {  } { { "../ft232h.sv" "ft_txfifo_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ft_txfifo.v" "dcfifo_component" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ft_txfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526643601534 ""}  } { { "ft_txfifo.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526643601534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_u7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u7n1 " "Found entity 1: dcfifo_u7n1" {  } { { "db/dcfifo_u7n1.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u7n1 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated " "Elaborating entity \"dcfifo_u7n1\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bib " "Found entity 1: a_gray2bin_bib" {  } { { "db/a_gray2bin_bib.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_gray2bin_bib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bib ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_gray2bin_bib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bib\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_gray2bin_bib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_u7n1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_a77.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_a77.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_a77 " "Found entity 1: a_graycounter_a77" {  } { { "db/a_graycounter_a77.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_a77.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_a77 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_graycounter_a77:rdptr_g1p " "Elaborating entity \"a_graycounter_a77\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_graycounter_a77:rdptr_g1p\"" {  } { { "db/dcfifo_u7n1.tdf" "rdptr_g1p" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6lc " "Found entity 1: a_graycounter_6lc" {  } { { "db/a_graycounter_6lc.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_6lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6lc ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_graycounter_6lc:wrptr_g1p " "Elaborating entity \"a_graycounter_6lc\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|a_graycounter_6lc:wrptr_g1p\"" {  } { { "db/dcfifo_u7n1.tdf" "wrptr_g1p" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iv61 " "Found entity 1: altsyncram_iv61" {  } { { "db/altsyncram_iv61.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_iv61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iv61 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram " "Elaborating entity \"altsyncram_iv61\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram\"" {  } { { "db/dcfifo_u7n1.tdf" "fifo_ram" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a87 " "Found entity 1: decode_a87" {  } { { "db/decode_a87.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/decode_a87.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a87 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram\|decode_a87:decode10 " "Elaborating entity \"decode_a87\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram\|decode_a87:decode10\"" {  } { { "db/altsyncram_iv61.tdf" "decode10" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_iv61.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q28 " "Found entity 1: mux_q28" {  } { { "db/mux_q28.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/mux_q28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q28 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram\|mux_q28:mux11 " "Elaborating entity \"mux_q28\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|altsyncram_iv61:fifo_ram\|mux_q28:mux11\"" {  } { { "db/altsyncram_iv61.tdf" "mux11" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_iv61.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i98 " "Found entity 1: alt_synch_pipe_i98" {  } { { "db/alt_synch_pipe_i98.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_i98.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i98 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_i98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i98\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_i98:rs_dgwp\"" {  } { { "db/dcfifo_u7n1.tdf" "rs_dgwp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_i98:rs_dgwp\|dffpipe_te9:dffpipe12 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_i98:rs_dgwp\|dffpipe_te9:dffpipe12\"" {  } { { "db/alt_synch_pipe_i98.tdf" "dffpipe12" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_i98.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3e8 " "Found entity 1: alt_synch_pipe_3e8" {  } { { "db/alt_synch_pipe_3e8.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_3e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3e8 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3e8\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\"" {  } { { "db/dcfifo_u7n1.tdf" "ws_dgrp" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_ue9:dffpipe14 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|alt_synch_pipe_3e8:ws_dgrp\|dffpipe_ue9:dffpipe14\"" {  } { { "db/alt_synch_pipe_3e8.tdf" "dffpipe14" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_3e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643601995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643601995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|cmpr_e66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_e66\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|cmpr_e66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_u7n1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643601995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_d66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526643602047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643602047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|cmpr_d66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_d66\" for hierarchy \"ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|cmpr_d66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_u7n1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643602047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft232h_fifos_interface ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int " "Elaborating entity \"ft232h_fifos_interface\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\"" {  } { { "../ft232h.sv" "usb_ft232h_fifo_int" { Text "C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643602055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft232h_receiver ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst " "Elaborating entity \"ft232h_receiver\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" "rx_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643602058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst " "Elaborating entity \"pipeline\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" "pipe_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643602059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_step ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst\|pipeline_step:pipeline_generate\[1\].pl_step " "Elaborating entity \"pipeline_step\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_receiver:rx_inst\|pipeline:pipe_inst\|pipeline_step:pipeline_generate\[1\].pl_step\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" "pipeline_generate\[1\].pl_step" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643602060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft232h_transmitter ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_transmitter:tx_inst " "Elaborating entity \"ft232h_transmitter\" for hierarchy \"ft_232h:ft0\|ft232h_fifos_interface:usb_ft232h_fifo_int\|ft232h_transmitter:tx_inst\"" {  } { { "../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" "tx_inst" { Text "C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643602062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_formater data_formater:form0 " "Elaborating entity \"data_formater\" for hierarchy \"data_formater:form0\"" {  } { { "../film_scanner.sv" "form0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643602065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_formatter.sv(24) " "Verilog HDL assignment warning at data_formatter.sv(24): truncated value with size 32 to match size of target (8)" {  } { { "../data_formatter.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/data_formatter.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526643602066 "|film_scanner|data_formater:form0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsbus gsbus:gs_cont " "Elaborating entity \"gsbus\" for hierarchy \"gsbus:gs_cont\"" {  } { { "../film_scanner.sv" "gs_cont" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643602066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:cont0 " "Elaborating entity \"control\" for hierarchy \"control:cont0\"" {  } { { "../film_scanner.sv" "cont0" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643602070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_gpreg_r control.sv(46) " "Verilog HDL or VHDL warning at control.sv(46): object \"bus_gpreg_r\" assigned a value but never read" {  } { { "../control.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/control.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526643602072 "|film_scanner|control:cont0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control.sv(76) " "Verilog HDL Case Statement warning at control.sv(76): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../control.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/control.sv" 76 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1526643602072 "|film_scanner|control:cont0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1526643603885 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_pwm GND " "Pin \"led_pwm\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526643604436 "|film_scanner|led_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nrst VCC " "Pin \"mtr_nrst\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526643604436 "|film_scanner|mtr_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_decay VCC " "Pin \"mtr_decay\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526643604436 "|film_scanner|mtr_decay"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[0\] VCC " "Pin \"mtr_m\[0\]\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526643604436 "|film_scanner|mtr_m[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[1\] VCC " "Pin \"mtr_m\[1\]\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526643604436 "|film_scanner|mtr_m[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[2\] VCC " "Pin \"mtr_m\[2\]\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526643604436 "|film_scanner|mtr_m[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_siwu VCC " "Pin \"ft_siwu\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526643604436 "|film_scanner|ft_siwu"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_pwrsav VCC " "Pin \"ft_pwrsav\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526643604436 "|film_scanner|ft_pwrsav"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_nrst VCC " "Pin \"ft_nrst\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526643604436 "|film_scanner|ft_nrst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526643604436 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526643604602 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526643606136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526643606569 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526643606569 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nhome " "No output dependent on input pin \"mtr_nhome\"" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526643606736 "|film_scanner|mtr_nhome"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nflt " "No output dependent on input pin \"mtr_nflt\"" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526643606736 "|film_scanner|mtr_nflt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac8 " "No output dependent on input pin \"ft_ac8\"" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526643606736 "|film_scanner|ft_ac8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac9 " "No output dependent on input pin \"ft_ac9\"" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526643606736 "|film_scanner|ft_ac9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526643606736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1229 " "Implemented 1229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526643606737 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526643606737 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1526643606737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1157 " "Implemented 1157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526643606737 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1526643606737 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1526643606737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526643606737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526643606784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 12:40:06 2018 " "Processing ended: Fri May 18 12:40:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526643606784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526643606784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526643606784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526643606784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1526643608128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526643608132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 12:40:07 2018 " "Processing started: Fri May 18 12:40:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526643608132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526643608132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_fit --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526643608132 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1526643608236 ""}
{ "Info" "0" "" "Project  = film_scanner" {  } {  } 0 0 "Project  = film_scanner" 0 0 "Fitter" 0 0 1526643608237 ""}
{ "Info" "0" "" "Revision = film_scanner" {  } {  } 0 0 "Revision = film_scanner" 0 0 "Fitter" 0 0 1526643608237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1526643608337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526643608337 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "film_scanner EP4CE6E22C6 " "Selected device EP4CE6E22C6 for design \"film_scanner\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526643608351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526643608419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526643608419 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_80_altpll.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1526643608474 ""}  } { { "db/pll_80_altpll.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1526643608474 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526643608568 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526643608573 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526643608695 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526643608695 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1526643608695 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526643608695 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 2675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526643608701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 2677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526643608701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 2679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526643608701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 2681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526643608701 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 2683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1526643608701 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526643608701 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526643608703 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1526643608727 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_81n1 " "Entity dcfifo_81n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526643609396 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526643609396 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u7n1 " "Entity dcfifo_u7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526643609396 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526643609396 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1526643609396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1526643609402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1526643609402 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1526643609402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1526643609403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1526643609403 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1526643609403 ""}
{ "Info" "ISTA_SDC_FOUND" "film_scanner.out.sdc " "Reading SDC File: 'film_scanner.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1526643609404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "film_scanner.out.sdc 102 *ws_dgrp\|dffpipe_od9:dffpipe22\|dffe23a* keeper " "Ignored filter at film_scanner.out.sdc(102): *ws_dgrp\|dffpipe_od9:dffpipe22\|dffe23a* could not be matched with a keeper" {  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1526643609406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path film_scanner.out.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at film_scanner.out.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_od9:dffpipe22\|dffe23a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_od9:dffpipe22\|dffe23a*\}\]" {  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1526643609406 ""}  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1526643609406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "film_scanner.out.sdc 103 *rs_dgwp\|dffpipe_nd9:dffpipe13\|dffe14a* keeper " "Ignored filter at film_scanner.out.sdc(103): *rs_dgwp\|dffpipe_nd9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1526643609406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path film_scanner.out.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at film_scanner.out.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_nd9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_nd9:dffpipe13\|dffe14a*\}\]" {  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1526643609407 ""}  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1526643609407 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac:dac0\|clk_2MHz " "Node: dac:dac0\|clk_2MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac:dac0\|bit_cntr\[0\] dac:dac0\|clk_2MHz " "Register dac:dac0\|bit_cntr\[0\] is being clocked by dac:dac0\|clk_2MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643609412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1526643609412 "|film_scanner|dac:dac0|clk_2MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ccd_timing:ccd0\|adc_cs " "Node: ccd_timing:ccd0\|adc_cs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|delayed_wrptr_g\[3\] ccd_timing:ccd0\|adc_cs " "Register ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by ccd_timing:ccd0\|adc_cs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643609412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1526643609412 "|film_scanner|ccd_timing:ccd0|adc_cs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ccd_timing:ccd0\|clk_timings " "Node: ccd_timing:ccd0\|clk_timings was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ccd_timing:ccd0\|adc_cs ccd_timing:ccd0\|clk_timings " "Register ccd_timing:ccd0\|adc_cs is being clocked by ccd_timing:ccd0\|clk_timings" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643609412 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1526643609412 "|film_scanner|ccd_timing:ccd0|clk_timings"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1526643609422 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1526643609422 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Rise) clk_100M (Rise) setup and hold " "From clk_100M (Rise) to clk_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643609422 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Fall) clk_100M (Rise) setup and hold " "From clk_100M (Fall) to clk_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643609422 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Rise) clk_100M (Fall) setup and hold " "From clk_100M (Rise) to clk_100M (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643609422 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Fall) clk_100M (Fall) setup and hold " "From clk_100M (Fall) to clk_100M (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643609422 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1526643609422 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1526643609423 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526643609423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526643609423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000      clk_60M " "  16.000      clk_60M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526643609423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_100M " "  10.000     clk_100M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1526643609423 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1526643609423 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_100M~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_100M~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526643609586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac:dac0\|clk_2MHz " "Destination node dac:dac0\|clk_2MHz" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526643609586 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526643609586 ""}  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 2665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526643609586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526643609586 ""}  } { { "db/pll_80_altpll.v" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526643609586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ft_clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node ft_clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526643609586 ""}  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 2666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526643609586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac:dac0\|clk_2MHz  " "Automatically promoted node dac:dac0\|clk_2MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526643609586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac:dac0\|clk_2MHz~0 " "Destination node dac:dac0\|clk_2MHz~0" {  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526643609586 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526643609586 ""}  } { { "../dac.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/dac.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526643609586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ccd_timing:ccd0\|adc_cs  " "Automatically promoted node ccd_timing:ccd0\|adc_cs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526643609587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccd_timing:ccd0\|adc_cs~0 " "Destination node ccd_timing:ccd0\|adc_cs~0" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526643609587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_cs~output " "Destination node adc_cs~output" {  } { { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 2623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526643609587 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526643609587 ""}  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526643609587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ccd_timing:ccd0\|clk_timings  " "Automatically promoted node ccd_timing:ccd0\|clk_timings " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1526643609587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccd_timing:ccd0\|adc_cs " "Destination node ccd_timing:ccd0\|adc_cs" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526643609587 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccd_timing:ccd0\|clk_timings~0 " "Destination node ccd_timing:ccd0\|clk_timings~0" {  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1526643609587 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1526643609587 ""}  } { { "../ccd_timing.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526643609587 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526643609930 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526643609932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526643609932 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526643609935 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526643609939 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526643609944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526643609944 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526643609946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526643610001 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1526643610003 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526643610003 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526643610080 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1526643610085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526643610658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526643610887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526643610910 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526643611330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526643611330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526643611764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1526643612602 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526643612602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1526643612727 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1526643612727 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526643612727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526643612729 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1526643612886 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526643612903 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526643613177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526643613178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526643613600 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526643614254 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mtr_nhome 3.3-V LVCMOS 43 " "Pin mtr_nhome uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mtr_nhome } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mtr_nhome" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mtr_nflt 3.3-V LVCMOS 58 " "Pin mtr_nflt uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mtr_nflt } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mtr_nflt" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_ac8 3.3-V LVCMOS 66 " "Pin ft_ac8 uses I/O standard 3.3-V LVCMOS at 66" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_ac8 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_ac8" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_ac9 3.3-V LVCMOS 65 " "Pin ft_ac9 uses I/O standard 3.3-V LVCMOS at 65" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_ac9 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_ac9" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[0\] 3.3-V LVCMOS 85 " "Pin ft_bus\[0\] uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_bus[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[0\]" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[1\] 3.3-V LVCMOS 84 " "Pin ft_bus\[1\] uses I/O standard 3.3-V LVCMOS at 84" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_bus[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[1\]" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[2\] 3.3-V LVCMOS 83 " "Pin ft_bus\[2\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_bus[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[2\]" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[3\] 3.3-V LVCMOS 80 " "Pin ft_bus\[3\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_bus[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[3\]" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[4\] 3.3-V LVCMOS 77 " "Pin ft_bus\[4\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_bus[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[4\]" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[5\] 3.3-V LVCMOS 76 " "Pin ft_bus\[5\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_bus[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[5\]" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[6\] 3.3-V LVCMOS 75 " "Pin ft_bus\[6\] uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_bus[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[6\]" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[7\] 3.3-V LVCMOS 74 " "Pin ft_bus\[7\] uses I/O standard 3.3-V LVCMOS at 74" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_bus[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[7\]" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_txe 3.3-V LVCMOS 72 " "Pin ft_txe uses I/O standard 3.3-V LVCMOS at 72" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_txe } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_txe" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_100M 3.3-V LVCMOS 23 " "Pin clk_100M uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { clk_100M } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100M" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_clk 3.3-V LVCMOS 88 " "Pin ft_clk uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_clk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_clk" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_rxf 3.3-V LVCMOS 73 " "Pin ft_rxf uses I/O standard 3.3-V LVCMOS at 73" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ft_rxf } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_rxf" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_sdo 3.3-V LVCMOS 32 " "Pin adc_sdo uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { adc_sdo } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_sdo" } } } } { "../film_scanner.sv" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/George/Documents/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1526643614637 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1526643614637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/George/Documents/FilmScannerFPGA/quartus/output_files/film_scanner.fit.smsg " "Generated suppressed messages file C:/Users/George/Documents/FilmScannerFPGA/quartus/output_files/film_scanner.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526643614771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1290 " "Peak virtual memory: 1290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526643615340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 12:40:15 2018 " "Processing ended: Fri May 18 12:40:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526643615340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526643615340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526643615340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526643615340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1526643616491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526643616496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 12:40:16 2018 " "Processing started: Fri May 18 12:40:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526643616496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1526643616496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_asm --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1526643616496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1526643616820 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1526643617205 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1526643617228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526643617418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 12:40:17 2018 " "Processing ended: Fri May 18 12:40:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526643617418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526643617418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526643617418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1526643617418 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1526643618085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1526643618723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526643618739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 12:40:18 2018 " "Processing started: Fri May 18 12:40:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526643618739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643618739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta film_scanner -c film_scanner " "Command: quartus_sta film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643618739 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1526643618832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619078 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_81n1 " "Entity dcfifo_81n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526643619341 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526643619341 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u7n1 " "Entity dcfifo_u7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1526643619341 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1526643619341 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_id9:dffpipe3\|dffe4a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1526643619341 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_ue9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1526643619341 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619341 ""}
{ "Info" "ISTA_SDC_FOUND" "film_scanner.out.sdc " "Reading SDC File: 'film_scanner.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "film_scanner.out.sdc 102 *ws_dgrp\|dffpipe_od9:dffpipe22\|dffe23a* keeper " "Ignored filter at film_scanner.out.sdc(102): *ws_dgrp\|dffpipe_od9:dffpipe22\|dffe23a* could not be matched with a keeper" {  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path film_scanner.out.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at film_scanner.out.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_od9:dffpipe22\|dffe23a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_od9:dffpipe22\|dffe23a*\}\]" {  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1526643619341 ""}  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "film_scanner.out.sdc 103 *rs_dgwp\|dffpipe_nd9:dffpipe13\|dffe14a* keeper " "Ignored filter at film_scanner.out.sdc(103): *rs_dgwp\|dffpipe_nd9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path film_scanner.out.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at film_scanner.out.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_nd9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_nd9:dffpipe13\|dffe14a*\}\]" {  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1526643619341 ""}  } { { "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" "" { Text "C:/Users/George/Documents/FilmScannerFPGA/quartus/film_scanner.out.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619341 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac:dac0\|clk_2MHz " "Node: dac:dac0\|clk_2MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac:dac0\|bit_cntr\[0\] dac:dac0\|clk_2MHz " "Register dac:dac0\|bit_cntr\[0\] is being clocked by dac:dac0\|clk_2MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643619356 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619356 "|film_scanner|dac:dac0|clk_2MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ccd_timing:ccd0\|adc_cs " "Node: ccd_timing:ccd0\|adc_cs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|delayed_wrptr_g\[14\] ccd_timing:ccd0\|adc_cs " "Register ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|delayed_wrptr_g\[14\] is being clocked by ccd_timing:ccd0\|adc_cs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643619356 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619356 "|film_scanner|ccd_timing:ccd0|adc_cs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ccd_timing:ccd0\|clk_timings " "Node: ccd_timing:ccd0\|clk_timings was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ccd_timing:ccd0\|adc_cs ccd_timing:ccd0\|clk_timings " "Register ccd_timing:ccd0\|adc_cs is being clocked by ccd_timing:ccd0\|clk_timings" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643619356 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619356 "|film_scanner|ccd_timing:ccd0|clk_timings"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1526643619356 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619356 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Rise) clk_100M (Rise) setup and hold " "From clk_100M (Rise) to clk_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643619356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Fall) clk_100M (Rise) setup and hold " "From clk_100M (Fall) to clk_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643619356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Rise) clk_100M (Fall) setup and hold " "From clk_100M (Rise) to clk_100M (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643619356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Fall) clk_100M (Fall) setup and hold " "From clk_100M (Fall) to clk_100M (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643619356 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619356 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1526643619356 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526643619467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.050 " "Worst-case setup slack is 2.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643619500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643619500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.050               0.000 clk_100M  " "    2.050               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643619500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643619509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643619509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk_100M  " "    0.355               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643619509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.481 " "Worst-case minimum pulse width slack is 4.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643619527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643619527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.481               0.000 clk_100M  " "    4.481               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643619527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.479               0.000 clk_60M  " "    7.479               0.000 clk_60M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643619527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619527 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526643619578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643619605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620026 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac:dac0\|clk_2MHz " "Node: dac:dac0\|clk_2MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac:dac0\|bit_cntr\[0\] dac:dac0\|clk_2MHz " "Register dac:dac0\|bit_cntr\[0\] is being clocked by dac:dac0\|clk_2MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643620120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620120 "|film_scanner|dac:dac0|clk_2MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ccd_timing:ccd0\|adc_cs " "Node: ccd_timing:ccd0\|adc_cs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|delayed_wrptr_g\[14\] ccd_timing:ccd0\|adc_cs " "Register ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|delayed_wrptr_g\[14\] is being clocked by ccd_timing:ccd0\|adc_cs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643620120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620120 "|film_scanner|ccd_timing:ccd0|adc_cs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ccd_timing:ccd0\|clk_timings " "Node: ccd_timing:ccd0\|clk_timings was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ccd_timing:ccd0\|adc_cs ccd_timing:ccd0\|clk_timings " "Register ccd_timing:ccd0\|adc_cs is being clocked by ccd_timing:ccd0\|clk_timings" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643620120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620120 "|film_scanner|ccd_timing:ccd0|clk_timings"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1526643620120 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620120 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Rise) clk_100M (Rise) setup and hold " "From clk_100M (Rise) to clk_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643620120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Fall) clk_100M (Rise) setup and hold " "From clk_100M (Fall) to clk_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643620120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Rise) clk_100M (Fall) setup and hold " "From clk_100M (Rise) to clk_100M (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643620120 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Fall) clk_100M (Fall) setup and hold " "From clk_100M (Fall) to clk_100M (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643620120 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.361 " "Worst-case setup slack is 2.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.361               0.000 clk_100M  " "    2.361               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clk_100M  " "    0.310               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.490 " "Worst-case minimum pulse width slack is 4.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.490               0.000 clk_100M  " "    4.490               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.488               0.000 clk_60M  " "    7.488               0.000 clk_60M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620176 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526643620238 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac:dac0\|clk_2MHz " "Node: dac:dac0\|clk_2MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dac:dac0\|bit_cntr\[0\] dac:dac0\|clk_2MHz " "Register dac:dac0\|bit_cntr\[0\] is being clocked by dac:dac0\|clk_2MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643620348 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620348 "|film_scanner|dac:dac0|clk_2MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ccd_timing:ccd0\|adc_cs " "Node: ccd_timing:ccd0\|adc_cs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|delayed_wrptr_g\[14\] ccd_timing:ccd0\|adc_cs " "Register ft_232h:ft0\|ft_txfifo:ft_txfifo_inst\|dcfifo:dcfifo_component\|dcfifo_u7n1:auto_generated\|delayed_wrptr_g\[14\] is being clocked by ccd_timing:ccd0\|adc_cs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643620348 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620348 "|film_scanner|ccd_timing:ccd0|adc_cs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ccd_timing:ccd0\|clk_timings " "Node: ccd_timing:ccd0\|clk_timings was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ccd_timing:ccd0\|adc_cs ccd_timing:ccd0\|clk_timings " "Register ccd_timing:ccd0\|adc_cs is being clocked by ccd_timing:ccd0\|clk_timings" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1526643620348 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620348 "|film_scanner|ccd_timing:ccd0|clk_timings"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1526643620360 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620360 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Rise) clk_100M (Rise) setup and hold " "From clk_100M (Rise) to clk_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643620360 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Fall) clk_100M (Rise) setup and hold " "From clk_100M (Fall) to clk_100M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643620360 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Rise) clk_100M (Fall) setup and hold " "From clk_100M (Rise) to clk_100M (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643620360 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_100M (Fall) clk_100M (Fall) setup and hold " "From clk_100M (Fall) to clk_100M (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1526643620360 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.882 " "Worst-case setup slack is 2.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.882               0.000 clk_100M  " "    2.882               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk_100M  " "    0.184               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.202 " "Worst-case minimum pulse width slack is 4.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.202               0.000 clk_100M  " "    4.202               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.201               0.000 clk_60M  " "    7.201               0.000 clk_60M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526643620436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620919 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643620919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 39 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526643621036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 12:40:21 2018 " "Processing ended: Fri May 18 12:40:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526643621036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526643621036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526643621036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643621036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526643622194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526643622198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 12:40:22 2018 " "Processing started: Fri May 18 12:40:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526643622198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1526643622198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_eda --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1526643622198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1526643622664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_6_1200mv_85c_slow.svo C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_6_1200mv_85c_slow.svo in folder \"C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526643623038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_6_1200mv_0c_slow.svo C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_6_1200mv_0c_slow.svo in folder \"C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526643623237 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_min_1200mv_0c_fast.svo C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_min_1200mv_0c_fast.svo in folder \"C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526643623433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner.svo C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner.svo in folder \"C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526643623632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_6_1200mv_85c_v_slow.sdo C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526643623851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_6_1200mv_0c_v_slow.sdo C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526643624047 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_min_1200mv_0c_v_fast.sdo C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526643624250 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_v.sdo C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_v.sdo in folder \"C:/Users/George/Documents/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1526643624448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526643624526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 18 12:40:24 2018 " "Processing ended: Fri May 18 12:40:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526643624526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526643624526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526643624526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1526643624526 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus Prime Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1526643625191 ""}
