-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat Sep  6 14:21:41 2025
-- Host        : llc running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_jesd204_phy_0_0_sim_netlist.vhdl
-- Design      : design_1_jesd204_phy_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT is
  port (
    gt0_cplllock_out : out STD_LOGIC;
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_rxoutclk_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpll_pd0_i : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt_rxuserrdy_t : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt_txuserrdy_t : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_189 : STD_LOGIC;
  signal gtxe2_i_n_190 : STD_LOGIC;
  signal gtxe2_i_n_191 : STD_LOGIC;
  signal gtxe2_i_n_192 : STD_LOGIC;
  signal gtxe2_i_n_2 : STD_LOGIC;
  signal gtxe2_i_n_24 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_80 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_88 : STD_LOGIC;
  signal gtxe2_i_n_89 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal gtxe2_i_n_90 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"111",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"111",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => gt0_cplllock_out,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gtxe2_i_n_2,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt0_gtrefclk0_in,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => gt0_gtxrxn_in,
      GTXRXP => gt0_gtxrxp_in,
      GTXTXN => gt0_gtxtxn_out,
      GTXTXP => gt0_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3) => gtxe2_i_n_189,
      RXCHARISCOMMA(2) => gtxe2_i_n_190,
      RXCHARISCOMMA(1) => gtxe2_i_n_191,
      RXCHARISCOMMA(0) => gtxe2_i_n_192,
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt0_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt0_rxoutclk_out,
      RXOUTCLKFABRIC => gtxe2_i_n_24,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt0_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2) => gtxe2_i_n_88,
      RXSTATUS(1) => gtxe2_i_n_89,
      RXSTATUS(0) => gtxe2_i_n_90,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt_rxuserrdy_t,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gtxe2_i_n_80,
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 4) => B"0000",
      TXCHARISK(3 downto 0) => gt0_txcharisk_in(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt0_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt0_txoutclk_out,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt0_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt_txuserrdy_t,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_13 is
  port (
    gt1_cplllock_out : out STD_LOGIC;
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpll_pd0_i : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt_rxuserrdy_t : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt_txuserrdy_t : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_13 : entity is "design_1_jesd204_phy_0_0_gt_GT";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_13 is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_189 : STD_LOGIC;
  signal gtxe2_i_n_190 : STD_LOGIC;
  signal gtxe2_i_n_191 : STD_LOGIC;
  signal gtxe2_i_n_192 : STD_LOGIC;
  signal gtxe2_i_n_2 : STD_LOGIC;
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal gtxe2_i_n_24 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_37 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_80 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_88 : STD_LOGIC;
  signal gtxe2_i_n_89 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal gtxe2_i_n_90 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"111",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"111",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => gt1_cplllock_out,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gtxe2_i_n_2,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt0_gtrefclk0_in,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => gt1_gtxrxn_in,
      GTXRXP => gt1_gtxrxp_in,
      GTXTXN => gt1_gtxtxn_out,
      GTXTXP => gt1_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3) => gtxe2_i_n_189,
      RXCHARISCOMMA(2) => gtxe2_i_n_190,
      RXCHARISCOMMA(1) => gtxe2_i_n_191,
      RXCHARISCOMMA(0) => gtxe2_i_n_192,
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => gt1_rxcharisk_out(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt1_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => gt1_rxdisperr_out(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => gt1_rxnotintable_out(3 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => gtxe2_i_n_24,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt1_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2) => gtxe2_i_n_88,
      RXSTATUS(1) => gtxe2_i_n_89,
      RXSTATUS(0) => gtxe2_i_n_90,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt_rxuserrdy_t,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gtxe2_i_n_80,
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 4) => B"0000",
      TXCHARISK(3 downto 0) => gt1_txcharisk_in(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt1_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtxe2_i_n_37,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt1_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt_txuserrdy_t,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_14 is
  port (
    gt2_cplllock_out : out STD_LOGIC;
    gt2_gtxtxn_out : out STD_LOGIC;
    gt2_gtxtxp_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpll_pd0_i : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt2_gtxrxn_in : in STD_LOGIC;
    gt2_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt_rxuserrdy_t : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt_txuserrdy_t : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_14 : entity is "design_1_jesd204_phy_0_0_gt_GT";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_14 is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_189 : STD_LOGIC;
  signal gtxe2_i_n_190 : STD_LOGIC;
  signal gtxe2_i_n_191 : STD_LOGIC;
  signal gtxe2_i_n_192 : STD_LOGIC;
  signal gtxe2_i_n_2 : STD_LOGIC;
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal gtxe2_i_n_24 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_37 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_80 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_88 : STD_LOGIC;
  signal gtxe2_i_n_89 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal gtxe2_i_n_90 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"111",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"111",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => gt2_cplllock_out,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gtxe2_i_n_2,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt0_gtrefclk0_in,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => gt2_gtxrxn_in,
      GTXRXP => gt2_gtxrxp_in,
      GTXTXN => gt2_gtxtxn_out,
      GTXTXP => gt2_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3) => gtxe2_i_n_189,
      RXCHARISCOMMA(2) => gtxe2_i_n_190,
      RXCHARISCOMMA(1) => gtxe2_i_n_191,
      RXCHARISCOMMA(0) => gtxe2_i_n_192,
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => gt2_rxcharisk_out(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt2_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => gt2_rxdisperr_out(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => gt2_rxnotintable_out(3 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => gtxe2_i_n_24,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt2_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2) => gtxe2_i_n_88,
      RXSTATUS(1) => gtxe2_i_n_89,
      RXSTATUS(0) => gtxe2_i_n_90,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt_rxuserrdy_t,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gtxe2_i_n_80,
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 4) => B"0000",
      TXCHARISK(3 downto 0) => gt2_txcharisk_in(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt2_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtxe2_i_n_37,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt2_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt_txuserrdy_t,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_15 is
  port (
    gt3_cplllock_out : out STD_LOGIC;
    gt3_gtxtxn_out : out STD_LOGIC;
    gt3_gtxtxp_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gtxe2_i_0 : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    gtxe2_i_2 : out STD_LOGIC;
    cpll_pd0_i : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt3_gtxrxn_in : in STD_LOGIC;
    gt3_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt_rxuserrdy_t : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt_txuserrdy_t : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_cplllock_out : in STD_LOGIC;
    gt1_cplllock_out : in STD_LOGIC;
    gt2_cplllock_out : in STD_LOGIC;
    gt4_txresetdone_out : in STD_LOGIC;
    gt1_txresetdone_out : in STD_LOGIC;
    gt2_txresetdone_out : in STD_LOGIC;
    gt4_rxresetdone_out : in STD_LOGIC;
    gt1_rxresetdone_out : in STD_LOGIC;
    gt2_rxresetdone_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_15 : entity is "design_1_jesd204_phy_0_0_gt_GT";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_15 is
  signal \^gt3_cplllock_out\ : STD_LOGIC;
  signal \^gt3_rxresetdone_out\ : STD_LOGIC;
  signal \^gt3_txresetdone_out\ : STD_LOGIC;
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_189 : STD_LOGIC;
  signal gtxe2_i_n_190 : STD_LOGIC;
  signal gtxe2_i_n_191 : STD_LOGIC;
  signal gtxe2_i_n_192 : STD_LOGIC;
  signal gtxe2_i_n_2 : STD_LOGIC;
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal gtxe2_i_n_24 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_37 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_80 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_88 : STD_LOGIC;
  signal gtxe2_i_n_89 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal gtxe2_i_n_90 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
  gt3_cplllock_out <= \^gt3_cplllock_out\;
  gt3_rxresetdone_out <= \^gt3_rxresetdone_out\;
  gt3_txresetdone_out <= \^gt3_txresetdone_out\;
data_sync1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^gt3_cplllock_out\,
      I1 => gt4_cplllock_out,
      I2 => gt1_cplllock_out,
      I3 => gt2_cplllock_out,
      O => gtxe2_i_0
    );
\data_sync1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^gt3_txresetdone_out\,
      I1 => gt4_txresetdone_out,
      I2 => gt1_txresetdone_out,
      I3 => gt2_txresetdone_out,
      O => gtxe2_i_1
    );
\data_sync1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^gt3_rxresetdone_out\,
      I1 => gt4_rxresetdone_out,
      I2 => gt1_rxresetdone_out,
      I3 => gt2_rxresetdone_out,
      O => gtxe2_i_2
    );
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"111",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"111",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => \^gt3_cplllock_out\,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gtxe2_i_n_2,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt0_gtrefclk0_in,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => gt3_gtxrxn_in,
      GTXRXP => gt3_gtxrxp_in,
      GTXTXN => gt3_gtxtxn_out,
      GTXTXP => gt3_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3) => gtxe2_i_n_189,
      RXCHARISCOMMA(2) => gtxe2_i_n_190,
      RXCHARISCOMMA(1) => gtxe2_i_n_191,
      RXCHARISCOMMA(0) => gtxe2_i_n_192,
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => gt3_rxcharisk_out(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt3_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => gt3_rxdisperr_out(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => gt3_rxnotintable_out(3 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => gtxe2_i_n_24,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => \^gt3_rxresetdone_out\,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2) => gtxe2_i_n_88,
      RXSTATUS(1) => gtxe2_i_n_89,
      RXSTATUS(0) => gtxe2_i_n_90,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt_rxuserrdy_t,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gtxe2_i_n_80,
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 4) => B"0000",
      TXCHARISK(3 downto 0) => gt3_txcharisk_in(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt3_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtxe2_i_n_37,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => \^gt3_txresetdone_out\,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt_txuserrdy_t,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_16 is
  port (
    gt4_cplllock_out : out STD_LOGIC;
    gt4_gtxtxn_out : out STD_LOGIC;
    gt4_gtxtxp_out : out STD_LOGIC;
    gt4_rxresetdone_out : out STD_LOGIC;
    gt4_txresetdone_out : out STD_LOGIC;
    gt4_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpll_pd0_i : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt4_gtxrxn_in : in STD_LOGIC;
    gt4_gtxrxp_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt_rxuserrdy_t : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt_txuserrdy_t : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_16 : entity is "design_1_jesd204_phy_0_0_gt_GT";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_16 is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_189 : STD_LOGIC;
  signal gtxe2_i_n_190 : STD_LOGIC;
  signal gtxe2_i_n_191 : STD_LOGIC;
  signal gtxe2_i_n_192 : STD_LOGIC;
  signal gtxe2_i_n_2 : STD_LOGIC;
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal gtxe2_i_n_24 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_37 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_80 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_88 : STD_LOGIC;
  signal gtxe2_i_n_89 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal gtxe2_i_n_90 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"111",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"111",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => gt4_cplllock_out,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gtxe2_i_n_2,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt0_gtrefclk0_in,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => gt4_gtxrxn_in,
      GTXRXP => gt4_gtxrxp_in,
      GTXTXN => gt4_gtxtxn_out,
      GTXTXP => gt4_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt1_qplloutclk_in,
      QPLLREFCLK => gt1_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3) => gtxe2_i_n_189,
      RXCHARISCOMMA(2) => gtxe2_i_n_190,
      RXCHARISCOMMA(1) => gtxe2_i_n_191,
      RXCHARISCOMMA(0) => gtxe2_i_n_192,
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => gt4_rxcharisk_out(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt4_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => gt4_rxdisperr_out(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => gt4_rxnotintable_out(3 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => gtxe2_i_n_24,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt4_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2) => gtxe2_i_n_88,
      RXSTATUS(1) => gtxe2_i_n_89,
      RXSTATUS(0) => gtxe2_i_n_90,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt_rxuserrdy_t,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gtxe2_i_n_80,
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 4) => B"0000",
      TXCHARISK(3 downto 0) => gt4_txcharisk_in(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt4_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtxe2_i_n_37,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt4_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt_txuserrdy_t,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_17 is
  port (
    gt5_cplllock_out : out STD_LOGIC;
    gt5_gtxtxn_out : out STD_LOGIC;
    gt5_gtxtxp_out : out STD_LOGIC;
    gt5_rxresetdone_out : out STD_LOGIC;
    gt5_txresetdone_out : out STD_LOGIC;
    gt5_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpll_pd0_i : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt5_gtxrxn_in : in STD_LOGIC;
    gt5_gtxrxp_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt_rxuserrdy_t : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt_txuserrdy_t : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_17 : entity is "design_1_jesd204_phy_0_0_gt_GT";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_17 is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_189 : STD_LOGIC;
  signal gtxe2_i_n_190 : STD_LOGIC;
  signal gtxe2_i_n_191 : STD_LOGIC;
  signal gtxe2_i_n_192 : STD_LOGIC;
  signal gtxe2_i_n_2 : STD_LOGIC;
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal gtxe2_i_n_24 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_37 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_80 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_88 : STD_LOGIC;
  signal gtxe2_i_n_89 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal gtxe2_i_n_90 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"111",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"111",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => gt5_cplllock_out,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gtxe2_i_n_2,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt0_gtrefclk0_in,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => gt5_gtxrxn_in,
      GTXRXP => gt5_gtxrxp_in,
      GTXTXN => gt5_gtxtxn_out,
      GTXTXP => gt5_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt1_qplloutclk_in,
      QPLLREFCLK => gt1_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3) => gtxe2_i_n_189,
      RXCHARISCOMMA(2) => gtxe2_i_n_190,
      RXCHARISCOMMA(1) => gtxe2_i_n_191,
      RXCHARISCOMMA(0) => gtxe2_i_n_192,
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => gt5_rxcharisk_out(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt5_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => gt5_rxdisperr_out(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => gt5_rxnotintable_out(3 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => gtxe2_i_n_24,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt5_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2) => gtxe2_i_n_88,
      RXSTATUS(1) => gtxe2_i_n_89,
      RXSTATUS(0) => gtxe2_i_n_90,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt_rxuserrdy_t,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gtxe2_i_n_80,
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 4) => B"0000",
      TXCHARISK(3 downto 0) => gt5_txcharisk_in(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt5_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtxe2_i_n_37,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt5_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt_txuserrdy_t,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_18 is
  port (
    gt6_cplllock_out : out STD_LOGIC;
    gt6_gtxtxn_out : out STD_LOGIC;
    gt6_gtxtxp_out : out STD_LOGIC;
    gt6_rxresetdone_out : out STD_LOGIC;
    gt6_txresetdone_out : out STD_LOGIC;
    gt6_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_in : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    cpll_pd0_i : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt6_gtxrxn_in : in STD_LOGIC;
    gt6_gtxrxp_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt_rxuserrdy_t : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt_txuserrdy_t : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_cplllock_out : in STD_LOGIC;
    gt0_cplllock_out : in STD_LOGIC;
    gt7_cplllock_out : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    gt5_txresetdone_out : in STD_LOGIC;
    gt0_txresetdone_out : in STD_LOGIC;
    gt7_txresetdone_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    gt5_rxresetdone_out : in STD_LOGIC;
    gt0_rxresetdone_out : in STD_LOGIC;
    gt7_rxresetdone_out : in STD_LOGIC;
    data_sync_reg1_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_18 : entity is "design_1_jesd204_phy_0_0_gt_GT";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_18 is
  signal \^gt6_cplllock_out\ : STD_LOGIC;
  signal \^gt6_rxresetdone_out\ : STD_LOGIC;
  signal \^gt6_txresetdone_out\ : STD_LOGIC;
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_189 : STD_LOGIC;
  signal gtxe2_i_n_190 : STD_LOGIC;
  signal gtxe2_i_n_191 : STD_LOGIC;
  signal gtxe2_i_n_192 : STD_LOGIC;
  signal gtxe2_i_n_2 : STD_LOGIC;
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal gtxe2_i_n_24 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_37 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_80 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_88 : STD_LOGIC;
  signal gtxe2_i_n_89 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal gtxe2_i_n_90 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
  gt6_cplllock_out <= \^gt6_cplllock_out\;
  gt6_rxresetdone_out <= \^gt6_rxresetdone_out\;
  gt6_txresetdone_out <= \^gt6_txresetdone_out\;
data_sync1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^gt6_cplllock_out\,
      I1 => gt5_cplllock_out,
      I2 => gt0_cplllock_out,
      I3 => gt7_cplllock_out,
      I4 => data_sync_reg1,
      O => data_in
    );
\data_sync1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^gt6_txresetdone_out\,
      I1 => gt5_txresetdone_out,
      I2 => gt0_txresetdone_out,
      I3 => gt7_txresetdone_out,
      I4 => data_sync_reg1_0,
      O => gtxe2_i_0
    );
\data_sync1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^gt6_rxresetdone_out\,
      I1 => gt5_rxresetdone_out,
      I2 => gt0_rxresetdone_out,
      I3 => gt7_rxresetdone_out,
      I4 => data_sync_reg1_1,
      O => gtxe2_i_1
    );
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"111",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"111",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => \^gt6_cplllock_out\,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gtxe2_i_n_2,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt0_gtrefclk0_in,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => gt6_gtxrxn_in,
      GTXRXP => gt6_gtxrxp_in,
      GTXTXN => gt6_gtxtxn_out,
      GTXTXP => gt6_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt1_qplloutclk_in,
      QPLLREFCLK => gt1_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3) => gtxe2_i_n_189,
      RXCHARISCOMMA(2) => gtxe2_i_n_190,
      RXCHARISCOMMA(1) => gtxe2_i_n_191,
      RXCHARISCOMMA(0) => gtxe2_i_n_192,
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => gt6_rxcharisk_out(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt6_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => gt6_rxdisperr_out(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => gt6_rxnotintable_out(3 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => gtxe2_i_n_24,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => \^gt6_rxresetdone_out\,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2) => gtxe2_i_n_88,
      RXSTATUS(1) => gtxe2_i_n_89,
      RXSTATUS(0) => gtxe2_i_n_90,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt_rxuserrdy_t,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gtxe2_i_n_80,
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 4) => B"0000",
      TXCHARISK(3 downto 0) => gt6_txcharisk_in(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt6_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtxe2_i_n_37,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => \^gt6_txresetdone_out\,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt_txuserrdy_t,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_19 is
  port (
    gt7_cplllock_out : out STD_LOGIC;
    gt7_gtxtxn_out : out STD_LOGIC;
    gt7_gtxtxp_out : out STD_LOGIC;
    gt7_rxresetdone_out : out STD_LOGIC;
    gt7_txresetdone_out : out STD_LOGIC;
    gt7_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cpll_pd0_i : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt7_gtxrxn_in : in STD_LOGIC;
    gt7_gtxrxp_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt_rxuserrdy_t : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt_txuserrdy_t : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_19 : entity is "design_1_jesd204_phy_0_0_gt_GT";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_19 is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_189 : STD_LOGIC;
  signal gtxe2_i_n_190 : STD_LOGIC;
  signal gtxe2_i_n_191 : STD_LOGIC;
  signal gtxe2_i_n_192 : STD_LOGIC;
  signal gtxe2_i_n_2 : STD_LOGIC;
  signal gtxe2_i_n_23 : STD_LOGIC;
  signal gtxe2_i_n_24 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_37 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_80 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_88 : STD_LOGIC;
  signal gtxe2_i_n_89 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal gtxe2_i_n_90 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"111",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"111",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => gt7_cplllock_out,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd0_i,
      CPLLREFCLKLOST => gtxe2_i_n_2,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt0_gtrefclk0_in,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => gt7_gtxrxn_in,
      GTXRXP => gt7_gtxrxp_in,
      GTXTXN => gt7_gtxtxn_out,
      GTXTXP => gt7_gtxtxp_out,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt1_qplloutclk_in,
      QPLLREFCLK => gt1_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3) => gtxe2_i_n_189,
      RXCHARISCOMMA(2) => gtxe2_i_n_190,
      RXCHARISCOMMA(1) => gtxe2_i_n_191,
      RXCHARISCOMMA(0) => gtxe2_i_n_192,
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => gt7_rxcharisk_out(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => gt7_rxdata_out(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => gt7_rxdisperr_out(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => gt7_rxnotintable_out(3 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtxe2_i_n_23,
      RXOUTCLKFABRIC => gtxe2_i_n_24,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => gt0_rxmcommaalignen_in,
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt7_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2) => gtxe2_i_n_88,
      RXSTATUS(1) => gtxe2_i_n_89,
      RXSTATUS(0) => gtxe2_i_n_90,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt_rxuserrdy_t,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk_in,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gtxe2_i_n_80,
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 4) => B"0000",
      TXCHARISK(3 downto 0) => gt7_txcharisk_in(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31 downto 0) => gt7_txdata_in(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtxe2_i_n_37,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt7_txresetdone_out,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt_txuserrdy_t,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_cpll_railing is
  port (
    cpll_pd0_i : out STD_LOGIC;
    gt0_cpllreset_i : out STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    gt_tx_cpllreset_t : in STD_LOGIC;
    gt_rx_cpllreset_t : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_cpll_railing;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_cpll_railing is
  signal cpll_reset0_i : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal refclk_buf_n_0 : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt /inst/\design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 ";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of refclk_buf : label is "PRIMITIVE";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => refclk_buf_n_0,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => cpll_pd0_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => refclk_buf_n_0,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset0_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => refclk_buf_n_0,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt_tx_cpllreset_t,
      I2 => gt_rx_cpllreset_t,
      O => gt0_cpllreset_i
    );
refclk_buf: unisim.vcomponents.BUFH
     port map (
      I => gt0_gtrefclk0_in,
      O => refclk_buf_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_2\ : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_3\ : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_1 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_1 is
  signal \FSM_sequential_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300744433007477"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => Q(3),
      I5 => sel,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E000E0E0E0E0E"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      I1 => \FSM_sequential_tx_state_reg[0]_1\,
      I2 => \FSM_sequential_tx_state[3]_i_8_n_0\,
      I3 => \FSM_sequential_tx_state_reg[0]_2\,
      I4 => reset_time_out,
      I5 => \FSM_sequential_tx_state_reg[0]_3\,
      O => \FSM_sequential_tx_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDCD"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \FSM_sequential_tx_state[3]_i_3_1\,
      I3 => cplllock_sync,
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B0B080"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => Q(2),
      I2 => Q(1),
      I3 => cplllock_sync,
      I4 => \FSM_sequential_tx_state[3]_i_3_0\,
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out_0,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => reset_time_out,
      O => \FSM_sequential_tx_state_reg[3]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B8F0B8B"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => cplllock_sync,
      O => reset_time_out_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_10 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_10 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_10 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_11 is
  port (
    data_out : out STD_LOGIC;
    gt_rx_fsm_reset_done_out : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_11 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_11 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => gt_rx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_12 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_12 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_12 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_2 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_2 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_2 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_3 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_3 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_3 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_4 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_4 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_4 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_5 is
  port (
    data_out : out STD_LOGIC;
    gt_tx_fsm_reset_done_out : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_5 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_5 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => gt_tx_fsm_reset_done_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_6 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_6 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_6 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_7 is
  port (
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_out : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state[3]_i_7_0\ : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_7 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_7 is
  signal \FSM_sequential_rx_state[3]_i_15_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
\FSM_sequential_rx_state[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF8F"
    )
        port map (
      I0 => Q(0),
      I1 => cplllock_sync,
      I2 => Q(1),
      I3 => \FSM_sequential_rx_state[3]_i_7_0\,
      O => \FSM_sequential_rx_state[3]_i_15_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[0]_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_1\,
      I2 => \FSM_sequential_rx_state_reg[0]_2\,
      I3 => \FSM_sequential_rx_state_reg[0]_3\,
      I4 => Q(0),
      I5 => \FSM_sequential_rx_state[3]_i_15_n_0\,
      O => \FSM_sequential_rx_state_reg[0]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF54FFFFFF540000"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(1),
      I2 => reset_time_out_reg_0,
      I3 => reset_time_out_i_4_n_0,
      I4 => reset_time_out_reg_1,
      I5 => reset_time_out_reg_2,
      O => \FSM_sequential_rx_state_reg[1]\
    );
reset_time_out_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B0BB1A11B0BBBAB"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => cplllock_sync,
      I4 => data_out,
      I5 => Q(0),
      O => reset_time_out_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_8 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_rx_state_reg[2]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_5\ : in STD_LOGIC;
    gt_rx_fsm_reset_done_out : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_8 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_8 is
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair0";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD0"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_8_n_0\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => \FSM_sequential_rx_state_reg[0]_5\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BB8B33338888"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_8_n_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \FSM_sequential_rx_state_reg[1]\,
      I4 => Q(1),
      I5 => Q(0),
      O => D(1)
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]\,
      I3 => \FSM_sequential_rx_state_reg[0]_0\,
      I4 => \FSM_sequential_rx_state_reg[0]_1\,
      I5 => \FSM_sequential_rx_state_reg[0]_2\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAB00FF00AB00"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_8_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => Q(0),
      I3 => Q(3),
      I4 => \FSM_sequential_rx_state_reg[3]\,
      I5 => \FSM_sequential_rx_state_reg[3]_0\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55AE55FF"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[3]\,
      I1 => \FSM_sequential_rx_state_reg[0]_3\,
      I2 => \FSM_sequential_rx_state_reg[0]_4\,
      I3 => \^data_out\,
      I4 => Q(0),
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \FSM_sequential_rx_state_reg[0]_3\,
      I3 => \FSM_sequential_rx_state_reg[0]_4\,
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => Q(2),
      I2 => Q(3),
      I3 => rx_fsm_reset_done_int_i_3_n_0,
      I4 => gt_rx_fsm_reset_done_out,
      O => \FSM_sequential_rx_state_reg[2]\
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => rx_fsm_reset_done_int_reg,
      I3 => \FSM_sequential_rx_state_reg[0]_4\,
      I4 => \^data_out\,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3CFD3C3F3CFD3CF"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^data_out\,
      I4 => \FSM_sequential_rx_state_reg[0]_4\,
      I5 => \FSM_sequential_rx_state_reg[0]_3\,
      O => rx_fsm_reset_done_int_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_9 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_9 : entity is "design_1_jesd204_phy_0_0_gt_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_9 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => '1',
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gtwizard_0_common is
  port (
    gt0_qplloutclk_out : out STD_LOGIC;
    gt0_qplloutrefclk_out : out STD_LOGIC;
    cpll_refclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gtwizard_0_common;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gtwizard_0_common is
  signal gtxe2_common_i_n_0 : STD_LOGIC;
  signal gtxe2_common_i_n_10 : STD_LOGIC;
  signal gtxe2_common_i_n_11 : STD_LOGIC;
  signal gtxe2_common_i_n_12 : STD_LOGIC;
  signal gtxe2_common_i_n_13 : STD_LOGIC;
  signal gtxe2_common_i_n_14 : STD_LOGIC;
  signal gtxe2_common_i_n_15 : STD_LOGIC;
  signal gtxe2_common_i_n_16 : STD_LOGIC;
  signal gtxe2_common_i_n_17 : STD_LOGIC;
  signal gtxe2_common_i_n_18 : STD_LOGIC;
  signal gtxe2_common_i_n_19 : STD_LOGIC;
  signal gtxe2_common_i_n_2 : STD_LOGIC;
  signal gtxe2_common_i_n_20 : STD_LOGIC;
  signal gtxe2_common_i_n_21 : STD_LOGIC;
  signal gtxe2_common_i_n_22 : STD_LOGIC;
  signal gtxe2_common_i_n_5 : STD_LOGIC;
  signal gtxe2_common_i_n_7 : STD_LOGIC;
  signal gtxe2_common_i_n_8 : STD_LOGIC;
  signal gtxe2_common_i_n_9 : STD_LOGIC;
  signal NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_common_i : label is "PRIMITIVE";
begin
gtxe2_common_i: unisim.vcomponents.GTXE2_COMMON
    generic map(
      BIAS_CFG => X"0000040000001000",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_QPLLLOCKDETCLK_INVERTED => '0',
      QPLL_CFG => X"06801C1",
      QPLL_CLKOUT_CFG => B"0000",
      QPLL_COARSE_FREQ_OVRD => B"010000",
      QPLL_COARSE_FREQ_OVRD_EN => '0',
      QPLL_CP => B"0000011111",
      QPLL_CP_MONITOR_EN => '0',
      QPLL_DMONITOR_SEL => '0',
      QPLL_FBDIV => B"0010000000",
      QPLL_FBDIV_MONITOR_EN => '0',
      QPLL_FBDIV_RATIO => '1',
      QPLL_INIT_CFG => X"000006",
      QPLL_LOCK_CFG => X"21E8",
      QPLL_LPF => B"1111",
      QPLL_REFCLK_DIV => 1,
      SIM_QPLLREFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_VERSION => "4.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_common_i_n_7,
      DRPDO(14) => gtxe2_common_i_n_8,
      DRPDO(13) => gtxe2_common_i_n_9,
      DRPDO(12) => gtxe2_common_i_n_10,
      DRPDO(11) => gtxe2_common_i_n_11,
      DRPDO(10) => gtxe2_common_i_n_12,
      DRPDO(9) => gtxe2_common_i_n_13,
      DRPDO(8) => gtxe2_common_i_n_14,
      DRPDO(7) => gtxe2_common_i_n_15,
      DRPDO(6) => gtxe2_common_i_n_16,
      DRPDO(5) => gtxe2_common_i_n_17,
      DRPDO(4) => gtxe2_common_i_n_18,
      DRPDO(3) => gtxe2_common_i_n_19,
      DRPDO(2) => gtxe2_common_i_n_20,
      DRPDO(1) => gtxe2_common_i_n_21,
      DRPDO(0) => gtxe2_common_i_n_22,
      DRPEN => '0',
      DRPRDY => gtxe2_common_i_n_0,
      DRPWE => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => cpll_refclk,
      GTREFCLK1 => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      PMARSVD(7 downto 0) => B"00000000",
      QPLLDMONITOR(7 downto 0) => NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED(7 downto 0),
      QPLLFBCLKLOST => NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED,
      QPLLLOCK => gtxe2_common_i_n_2,
      QPLLLOCKDETCLK => '0',
      QPLLLOCKEN => '1',
      QPLLOUTCLK => gt0_qplloutclk_out,
      QPLLOUTREFCLK => gt0_qplloutrefclk_out,
      QPLLOUTRESET => '0',
      QPLLPD => '1',
      QPLLREFCLKLOST => gtxe2_common_i_n_5,
      QPLLREFCLKSEL(2 downto 0) => B"001",
      QPLLRESET => '0',
      QPLLRSVD1(15 downto 0) => B"0000000000000000",
      QPLLRSVD2(4 downto 0) => B"11111",
      RCALENB => '1',
      REFCLKOUTMONITOR => NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gtwizard_0_common_0 is
  port (
    gt1_qplloutclk_out : out STD_LOGIC;
    gt1_qplloutrefclk_out : out STD_LOGIC;
    cpll_refclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gtwizard_0_common_0 : entity is "design_1_jesd204_phy_0_0_gtwizard_0_common";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gtwizard_0_common_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gtwizard_0_common_0 is
  signal gtxe2_common_i_n_0 : STD_LOGIC;
  signal gtxe2_common_i_n_10 : STD_LOGIC;
  signal gtxe2_common_i_n_11 : STD_LOGIC;
  signal gtxe2_common_i_n_12 : STD_LOGIC;
  signal gtxe2_common_i_n_13 : STD_LOGIC;
  signal gtxe2_common_i_n_14 : STD_LOGIC;
  signal gtxe2_common_i_n_15 : STD_LOGIC;
  signal gtxe2_common_i_n_16 : STD_LOGIC;
  signal gtxe2_common_i_n_17 : STD_LOGIC;
  signal gtxe2_common_i_n_18 : STD_LOGIC;
  signal gtxe2_common_i_n_19 : STD_LOGIC;
  signal gtxe2_common_i_n_2 : STD_LOGIC;
  signal gtxe2_common_i_n_20 : STD_LOGIC;
  signal gtxe2_common_i_n_21 : STD_LOGIC;
  signal gtxe2_common_i_n_22 : STD_LOGIC;
  signal gtxe2_common_i_n_5 : STD_LOGIC;
  signal gtxe2_common_i_n_7 : STD_LOGIC;
  signal gtxe2_common_i_n_8 : STD_LOGIC;
  signal gtxe2_common_i_n_9 : STD_LOGIC;
  signal NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_common_i : label is "PRIMITIVE";
begin
gtxe2_common_i: unisim.vcomponents.GTXE2_COMMON
    generic map(
      BIAS_CFG => X"0000040000001000",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_QPLLLOCKDETCLK_INVERTED => '0',
      QPLL_CFG => X"06801C1",
      QPLL_CLKOUT_CFG => B"0000",
      QPLL_COARSE_FREQ_OVRD => B"010000",
      QPLL_COARSE_FREQ_OVRD_EN => '0',
      QPLL_CP => B"0000011111",
      QPLL_CP_MONITOR_EN => '0',
      QPLL_DMONITOR_SEL => '0',
      QPLL_FBDIV => B"0010000000",
      QPLL_FBDIV_MONITOR_EN => '0',
      QPLL_FBDIV_RATIO => '1',
      QPLL_INIT_CFG => X"000006",
      QPLL_LOCK_CFG => X"21E8",
      QPLL_LPF => B"1111",
      QPLL_REFCLK_DIV => 1,
      SIM_QPLLREFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_VERSION => "4.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_common_i_n_7,
      DRPDO(14) => gtxe2_common_i_n_8,
      DRPDO(13) => gtxe2_common_i_n_9,
      DRPDO(12) => gtxe2_common_i_n_10,
      DRPDO(11) => gtxe2_common_i_n_11,
      DRPDO(10) => gtxe2_common_i_n_12,
      DRPDO(9) => gtxe2_common_i_n_13,
      DRPDO(8) => gtxe2_common_i_n_14,
      DRPDO(7) => gtxe2_common_i_n_15,
      DRPDO(6) => gtxe2_common_i_n_16,
      DRPDO(5) => gtxe2_common_i_n_17,
      DRPDO(4) => gtxe2_common_i_n_18,
      DRPDO(3) => gtxe2_common_i_n_19,
      DRPDO(2) => gtxe2_common_i_n_20,
      DRPDO(1) => gtxe2_common_i_n_21,
      DRPDO(0) => gtxe2_common_i_n_22,
      DRPEN => '0',
      DRPRDY => gtxe2_common_i_n_0,
      DRPWE => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => cpll_refclk,
      GTREFCLK1 => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      PMARSVD(7 downto 0) => B"00000000",
      QPLLDMONITOR(7 downto 0) => NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED(7 downto 0),
      QPLLFBCLKLOST => NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED,
      QPLLLOCK => gtxe2_common_i_n_2,
      QPLLLOCKDETCLK => '0',
      QPLLLOCKEN => '1',
      QPLLOUTCLK => gt1_qplloutclk_out,
      QPLLOUTREFCLK => gt1_qplloutrefclk_out,
      QPLLOUTRESET => '0',
      QPLLPD => '1',
      QPLLREFCLKLOST => gtxe2_common_i_n_5,
      QPLLREFCLKSEL(2 downto 0) => B"001",
      QPLLRESET => '0',
      QPLLRSVD1(15 downto 0) => B"0000000000000000",
      QPLLRSVD2(4 downto 0) => B"11111",
      RCALENB => '1',
      REFCLKOUTMONITOR => NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "ASYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[4]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(4);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(2),
      PRE => src_arst,
      Q => arststages_ff(3)
    );
\arststages_ff_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(3),
      PRE => src_arst,
      Q => arststages_ff(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[4]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(4);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(2),
      PRE => src_arst,
      Q => arststages_ff(3)
    );
\arststages_ff_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(3),
      PRE => src_arst,
      Q => arststages_ff(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[4]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(4);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(2),
      PRE => src_arst,
      Q => arststages_ff(3)
    );
\arststages_ff_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(3),
      PRE => src_arst,
      Q => arststages_ff(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ : entity is "ASYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[4]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(4);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(1),
      PRE => src_arst,
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(2),
      PRE => src_arst,
      Q => arststages_ff(3)
    );
\arststages_ff_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(3),
      PRE => src_arst,
      Q => arststages_ff(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_RX_STARTUP_FSM is
  port (
    gt_rx_cpllreset_t : out STD_LOGIC;
    gt_rx_fsm_reset_done_out : out STD_LOGIC;
    gt_rxuserrdy_t : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    reset_time_out_i_5_0 : in STD_LOGIC;
    reset_time_out_i_5_1 : in STD_LOGIC;
    reset_time_out_i_5_2 : in STD_LOGIC;
    reset_time_out_i_5_3 : in STD_LOGIC;
    reset_time_out_i_5_4 : in STD_LOGIC;
    reset_time_out_i_5_5 : in STD_LOGIC;
    reset_time_out_i_5_6 : in STD_LOGIC;
    reset_time_out_i_5_7 : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_RX_STARTUP_FSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_RX_STARTUP_FSM is
  signal \CPLL_RESET_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal gt_gtrxreset_t : STD_LOGIC;
  signal \^gt_rx_cpllreset_t\ : STD_LOGIC;
  signal \^gt_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt_rxuserrdy_t\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pll_reset_asserted_i_1__0_n_0\ : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal \reset_time_out_i_3__0_n_0\ : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_i_4_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_i_5_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_6_n_0 : STD_LOGIC;
  signal time_out_2ms_i_7_n_0 : STD_LOGIC;
  signal time_out_2ms_i_8_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal \time_out_wait_bypass_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_14\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_6\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_9\ : label is "soft_lutpair2";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of time_out_100us_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of time_out_1us_i_4 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of time_out_1us_i_5 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \time_out_2ms_i_3__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \time_out_2ms_i_5__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of time_out_2ms_i_6 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of time_out_2ms_i_7 : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1__0\ : label is 11;
begin
  gt_rx_cpllreset_t <= \^gt_rx_cpllreset_t\;
  gt_rx_fsm_reset_done_out <= \^gt_rx_fsm_reset_done_out\;
  gt_rxuserrdy_t <= \^gt_rxuserrdy_t\;
\CPLL_RESET_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FF00000100"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => rx_state(1),
      I2 => rx_state(3),
      I3 => rx_state(0),
      I4 => rx_state(2),
      I5 => \^gt_rx_cpllreset_t\,
      O => \CPLL_RESET_i_1__0_n_0\
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => \CPLL_RESET_i_1__0_n_0\,
      Q => \^gt_rx_cpllreset_t\,
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F37BB333B33BB33"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => reset_time_out_reg_n_0,
      I3 => time_out_2ms_reg_n_0,
      I4 => \FSM_sequential_rx_state[3]_i_9_n_0\,
      I5 => time_tlock_max,
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F403340"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(0),
      I3 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => reset_time_out_i_5_4,
      I1 => reset_time_out_i_5_5,
      I2 => reset_time_out_i_5_6,
      I3 => reset_time_out_i_5_7,
      O => \FSM_sequential_rx_state[3]_i_11_n_0\
    );
\FSM_sequential_rx_state[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => reset_time_out_i_5_0,
      I1 => reset_time_out_i_5_1,
      I2 => reset_time_out_i_5_2,
      I3 => reset_time_out_i_5_3,
      O => \FSM_sequential_rx_state[3]_i_12_n_0\
    );
\FSM_sequential_rx_state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => time_tlock_max,
      I3 => rx_state(0),
      O => \FSM_sequential_rx_state[3]_i_13_n_0\
    );
\FSM_sequential_rx_state[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FAF8F8F"
    )
        port map (
      I0 => rx_state(0),
      I1 => rxresetdone_s3,
      I2 => rx_state(1),
      I3 => reset_time_out_reg_n_0,
      I4 => time_out_2ms_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_14_n_0\
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77470000FFFFFFFF"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => \FSM_sequential_rx_state[3]_i_11_n_0\,
      I3 => \FSM_sequential_rx_state[3]_i_12_n_0\,
      I4 => \FSM_sequential_rx_state[3]_i_13_n_0\,
      I5 => \FSM_sequential_rx_state[3]_i_9_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__0_n_0\,
      I1 => \wait_time_cnt[0]_i_5__0_n_0\,
      I2 => \wait_time_cnt[0]_i_6__0_n_0\,
      I3 => \wait_time_cnt[0]_i_7__0_n_0\,
      I4 => rx_state(0),
      I5 => \FSM_sequential_rx_state[3]_i_14_n_0\,
      O => \FSM_sequential_rx_state[3]_i_5_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEE444F"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(0),
      I3 => init_wait_done_reg_n_0,
      I4 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => sync_data_valid_n_0,
      D => \rx_state__0\(0),
      Q => rx_state(0),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => sync_data_valid_n_0,
      D => \rx_state__0\(1),
      Q => rx_state(1),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => sync_data_valid_n_0,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => soft_reset_rx_in
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => sync_data_valid_n_0,
      D => \rx_state__0\(3),
      Q => rx_state(3),
      R => soft_reset_rx_in
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^gt_rxuserrdy_t\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt_rxuserrdy_t\,
      R => soft_reset_rx_in
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => soft_reset_rx_in
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => gt_gtrxreset_t,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => gt_gtrxreset_t,
      R => soft_reset_rx_in
    );
gtxe2_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gt0_gtrxreset_in,
      I1 => gt_gtrxreset_t,
      O => SR(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(3),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(4),
      I2 => \init_wait_count[7]_i_4__0_n_0\,
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(4),
      I3 => \init_wait_count[7]_i_4__0_n_0\,
      I4 => init_wait_count_reg(5),
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_rx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      CLR => soft_reset_rx_in,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(1),
      I5 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0004"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => pll_reset_asserted_reg_n_0,
      O => \pll_reset_asserted_i_1__0_n_0\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => \pll_reset_asserted_i_1__0_n_0\,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_rx_in
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => rx_state(1),
      I1 => rxresetdone_s3,
      I2 => rx_state(3),
      I3 => rx_state(2),
      O => \reset_time_out_i_2__0_n_0\
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => rx_state(0),
      I2 => \FSM_sequential_rx_state[3]_i_11_n_0\,
      I3 => \FSM_sequential_rx_state[3]_i_12_n_0\,
      O => \reset_time_out_i_3__0_n_0\
    );
reset_time_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"226E226E236E226E"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \FSM_sequential_rx_state[3]_i_11_n_0\,
      I5 => \FSM_sequential_rx_state[3]_i_12_n_0\,
      O => reset_time_out_i_5_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => reset_time_out_reg_n_0,
      S => soft_reset_rx_in
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_rx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => sync_data_valid_n_5,
      Q => \^gt_rx_fsm_reset_done_out\,
      R => soft_reset_rx_in
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_6
     port map (
      data_in => data_in,
      data_out => rxresetdone_s2,
      gt0_drpclk_in => gt0_drpclk_in
    );
sync_cplllock: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_7
     port map (
      \FSM_sequential_rx_state[3]_i_7_0\ => time_out_2ms_reg_n_0,
      \FSM_sequential_rx_state_reg[0]\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_0\ => \wait_time_cnt[0]_i_4__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \wait_time_cnt[0]_i_5__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => \wait_time_cnt[0]_i_6__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_3\ => \wait_time_cnt[0]_i_7__0_n_0\,
      \FSM_sequential_rx_state_reg[1]\ => sync_cplllock_n_1,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_out => data_valid_sync,
      data_sync_reg1_0 => data_sync_reg1,
      gt0_drpclk_in => gt0_drpclk_in,
      reset_time_out_reg => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_0 => \reset_time_out_i_3__0_n_0\,
      reset_time_out_reg_1 => reset_time_out_i_5_n_0,
      reset_time_out_reg_2 => reset_time_out_reg_n_0
    );
sync_data_valid: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_8
     port map (
      D(2) => \rx_state__0\(3),
      D(1 downto 0) => \rx_state__0\(1 downto 0),
      E(0) => sync_data_valid_n_0,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[3]_i_4_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[3]_i_5_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \FSM_sequential_rx_state[3]_i_6_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_3\ => time_out_100us_reg_n_0,
      \FSM_sequential_rx_state_reg[0]_4\ => reset_time_out_reg_n_0,
      \FSM_sequential_rx_state_reg[0]_5\ => \FSM_sequential_rx_state[0]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[1]\ => \FSM_sequential_rx_state[2]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[2]\ => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[3]\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      \FSM_sequential_rx_state_reg[3]_0\ => \FSM_sequential_rx_state[3]_i_10_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      data_out => data_valid_sync,
      gt0_drpclk_in => gt0_drpclk_in,
      gt_rx_fsm_reset_done_out => \^gt_rx_fsm_reset_done_out\,
      rx_fsm_reset_done_int_reg => time_out_1us_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_9
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      gt0_drpclk_in => gt0_drpclk_in
    );
sync_run_phase_alignment_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_10
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt0_rxusrclk_in => gt0_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_11
     port map (
      data_out => rx_fsm_reset_done_int_s2,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt_rx_fsm_reset_done_out => \^gt_rx_fsm_reset_done_out\
    );
sync_time_out_wait_bypass: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_12
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      gt0_drpclk_in => gt0_drpclk_in
    );
time_out_100us_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => time_tlock_max_i_4_n_0,
      I1 => time_out_100us_i_2_n_0,
      I2 => time_out_100us_i_3_n_0,
      I3 => time_out_100us_i_4_n_0,
      I4 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(2),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(9),
      I5 => time_out_counter_reg(10),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2FFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(5),
      O => time_out_100us_i_4_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => time_out_1us_i_2_n_0,
      I1 => time_out_1us_i_3_n_0,
      I2 => time_out_1us_i_4_n_0,
      I3 => time_out_1us_i_5_n_0,
      I4 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(9),
      I5 => time_out_counter_reg(4),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(14),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(10),
      O => time_out_1us_i_4_n_0
    );
time_out_1us_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(6),
      O => time_out_1us_i_5_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_2ms,
      I1 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \time_out_2ms_i_3__0_n_0\,
      I1 => \time_out_2ms_i_4__0_n_0\,
      I2 => \time_out_2ms_i_5__0_n_0\,
      I3 => time_out_2ms_i_6_n_0,
      I4 => time_out_2ms_i_7_n_0,
      I5 => time_out_2ms_i_8_n_0,
      O => time_out_2ms
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(6),
      O => \time_out_2ms_i_3__0_n_0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(13),
      O => \time_out_2ms_i_4__0_n_0\
    );
\time_out_2ms_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      O => \time_out_2ms_i_5__0_n_0\
    );
time_out_2ms_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_6_n_0
    );
time_out_2ms_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(10),
      O => time_out_2ms_i_7_n_0
    );
time_out_2ms_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(16),
      O => time_out_2ms_i_8_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \time_out_wait_bypass_i_2__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_3__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(0),
      I4 => \time_out_wait_bypass_i_4__0_n_0\,
      O => \time_out_wait_bypass_i_2__0_n_0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(2),
      O => \time_out_wait_bypass_i_3__0_n_0\
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(6),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(8),
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB00000"
    )
        port map (
      I0 => time_tlock_max_i_2_n_0,
      I1 => time_tlock_max_i_3_n_0,
      I2 => time_out_counter_reg(13),
      I3 => time_tlock_max_i_4_n_0,
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(11),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(5),
      I3 => time_out_100us_i_2_n_0,
      I4 => time_out_counter_reg(4),
      I5 => time_tlock_max_i_5_n_0,
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(17),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(8),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_out_wait_bypass_i_2__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxusrclk_in,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10__0_n_0\
    );
\wait_time_cnt[0]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__0_n_0\,
      I1 => \wait_time_cnt[0]_i_5__0_n_0\,
      I2 => \wait_time_cnt[0]_i_6__0_n_0\,
      I3 => \wait_time_cnt[0]_i_7__0_n_0\,
      O => \wait_time_cnt[0]_i_2__0_n_0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(6),
      I2 => wait_time_cnt_reg(9),
      I3 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      I1 => wait_time_cnt_reg(10),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      I1 => wait_time_cnt_reg(12),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8__0_n_0\
    );
\wait_time_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9__0_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_8__0_n_0\,
      S(2) => \wait_time_cnt[0]_i_9__0_n_0\,
      S(1) => \wait_time_cnt[0]_i_10__0_n_0\,
      S(0) => \wait_time_cnt[0]_i_11__0_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_TX_STARTUP_FSM is
  port (
    gt_tx_cpllreset_t : out STD_LOGIC;
    gt_tx_fsm_reset_done_out : out STD_LOGIC;
    gt_txuserrdy_t : out STD_LOGIC;
    gt0_gttxreset_i : out STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_TX_STARTUP_FSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_TX_STARTUP_FSM is
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal gt_gttxreset_t : STD_LOGIC;
  signal \^gt_tx_cpllreset_t\ : STD_LOGIC;
  signal \^gt_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt_txuserrdy_t\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_reclocked_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_6__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_i_3_n_0 : STD_LOGIC;
  signal time_out_500us_i_4_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_i_6_n_0 : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wait_time_cnt0 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_7\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_9\ : label is "soft_lutpair15";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of pll_reset_asserted_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of time_out_2ms_i_4 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of time_out_500us_i_4 : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__0\ : label is "soft_lutpair21";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1\ : label is 11;
begin
  gt_tx_cpllreset_t <= \^gt_tx_cpllreset_t\;
  gt_tx_fsm_reset_done_out <= \^gt_tx_fsm_reset_done_out\;
  gt_txuserrdy_t <= \^gt_txuserrdy_t\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000100"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      I4 => tx_state(1),
      I5 => \^gt_tx_cpllreset_t\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt_tx_cpllreset_t\,
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8FFFF"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => tx_state(0),
      I5 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      O => \tx_state__0\(0)
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C404C4C400000000"
    )
        port map (
      I0 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I1 => \FSM_sequential_tx_state[0]_i_3_n_0\,
      I2 => tx_state(1),
      I3 => reset_time_out,
      I4 => time_out_500us_reg_n_0,
      I5 => tx_state(0),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_3_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00551500"
    )
        port map (
      I0 => tx_state(3),
      I1 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => tx_state(1),
      O => \FSM_sequential_tx_state[1]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055100005551000"
    )
        port map (
      I0 => tx_state(3),
      I1 => time_out_2ms_reg_n_0,
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => reset_time_out,
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      I3 => tx_state(1),
      O => \tx_state__0\(3)
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FFFFF"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_out_500us_reg_n_0,
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => tx_state(0),
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => reset_time_out,
      I2 => tx_state(2),
      I3 => mmcm_lock_reclocked,
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_9_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => sync_cplllock_n_0,
      D => \tx_state__0\(0),
      Q => tx_state(0),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[1]_i_1_n_0\,
      Q => tx_state(1),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => sync_cplllock_n_0,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => soft_reset_tx_in
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => sync_cplllock_n_0,
      D => \tx_state__0\(3),
      Q => tx_state(3),
      R => soft_reset_tx_in
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0080"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^gt_txuserrdy_t\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt_txuserrdy_t\,
      R => soft_reset_tx_in
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => gt_gttxreset_t,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => gt_gttxreset_t,
      R => soft_reset_tx_in
    );
gtxe2_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gt0_gttxreset_in,
      I1 => gt_gttxreset_t,
      O => gt0_gttxreset_i
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(3),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(3),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_count_reg(2),
      O => \init_wait_count[5]_i_1__0_n_0\
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(4),
      I2 => \init_wait_count[7]_i_4_n_0\,
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => p_0_in(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(4),
      I3 => \init_wait_count[7]_i_4_n_0\,
      I4 => init_wait_count_reg(5),
      I5 => init_wait_count_reg(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(2),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => \init_wait_count[5]_i_1__0_n_0\,
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => init_wait_count,
      CLR => soft_reset_tx_in,
      D => p_0_in(7),
      Q => init_wait_count_reg(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(6),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      CLR => soft_reset_tx_in,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_reclocked_i_2_n_0,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(1),
      I5 => mmcm_lock_count_reg(3),
      O => mmcm_lock_reclocked_i_2_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA3A"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => tx_state(2),
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => soft_reset_tx_in
    );
reset_time_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => sync_cplllock_n_1,
      Q => reset_time_out,
      R => soft_reset_tx_in
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => soft_reset_tx_in
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block
     port map (
      data_in => data_in,
      data_out => txresetdone_s2,
      gt0_drpclk_in => gt0_drpclk_in
    );
sync_cplllock: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_1
     port map (
      E(0) => sync_cplllock_n_0,
      \FSM_sequential_tx_state[3]_i_3_0\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_1\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[0]_1\ => \FSM_sequential_tx_state[3]_i_7_n_0\,
      \FSM_sequential_tx_state_reg[0]_2\ => \FSM_sequential_tx_state[3]_i_9_n_0\,
      \FSM_sequential_tx_state_reg[0]_3\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_1,
      Q(3 downto 0) => tx_state(3 downto 0),
      data_sync_reg1_0 => data_sync_reg1,
      gt0_drpclk_in => gt0_drpclk_in,
      reset_time_out => reset_time_out,
      reset_time_out_reg => reset_time_out_i_3_n_0,
      sel => sel,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_2
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      gt0_drpclk_in => gt0_drpclk_in
    );
sync_run_phase_alignment_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_3
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      gt0_txusrclk_in => gt0_txusrclk_in
    );
sync_time_out_wait_bypass: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_4
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      gt0_drpclk_in => gt0_drpclk_in
    );
sync_tx_fsm_reset_done_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_sync_block_5
     port map (
      data_out => tx_fsm_reset_done_int_s2,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt_tx_fsm_reset_done_out => \^gt_tx_fsm_reset_done_out\
    );
time_out_2ms_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms,
      I2 => reset_time_out,
      O => time_out_2ms_i_1_n_0
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => time_out_2ms_i_3_n_0,
      I1 => time_out_2ms_i_4_n_0,
      I2 => time_out_2ms_i_5_n_0,
      I3 => \time_out_2ms_i_6__0_n_0\,
      I4 => \time_tlock_max_i_3__0_n_0\,
      O => time_out_2ms
    );
time_out_2ms_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(3),
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(4),
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_5_n_0
    );
\time_out_2ms_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(13),
      O => \time_out_2ms_i_6__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => \time_tlock_max_i_2__0_n_0\,
      I2 => time_out_500us_i_2_n_0,
      I3 => time_out_500us_i_3_n_0,
      I4 => time_out_500us_i_4_n_0,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0DFFFF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(14),
      I5 => time_out_counter_reg(13),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(11),
      O => time_out_500us_i_3_n_0
    );
time_out_500us_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(6),
      O => time_out_500us_i_4_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => time_out_wait_bypass_i_2_n_0,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_wait_bypass_i_3_n_0,
      I1 => time_out_wait_bypass_i_4_n_0,
      I2 => time_out_wait_bypass_i_5_n_0,
      I3 => time_out_wait_bypass_i_6_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => wait_bypass_count_reg(8),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(10),
      I3 => wait_bypass_count_reg(9),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAEAA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__0_n_0\,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => \time_tlock_max_i_4__0_n_0\,
      I4 => \time_tlock_max_i_5__0_n_0\,
      I5 => reset_time_out,
      O => time_tlock_max_i_1_n_0
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(5),
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(7),
      O => \time_tlock_max_i_3__0_n_0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(15),
      O => \time_tlock_max_i_4__0_n_0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(17),
      I4 => time_tlock_max_i_6_n_0,
      O => \time_tlock_max_i_5__0_n_0\
    );
time_tlock_max_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(10),
      O => time_tlock_max_i_6_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => \^gt_tx_fsm_reset_done_out\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^gt_tx_fsm_reset_done_out\,
      R => soft_reset_tx_in
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_i_2_n_0,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_txusrclk_in,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10_n_0\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(2),
      O => wait_time_cnt0
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4_n_0\,
      I1 => \wait_time_cnt[0]_i_5_n_0\,
      I2 => \wait_time_cnt[0]_i_6_n_0\,
      I3 => \wait_time_cnt[0]_i_7_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(5),
      I3 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(11),
      I3 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(8),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_8_n_0\,
      S(2) => \wait_time_cnt[0]_i_9_n_0\,
      S(1) => \wait_time_cnt[0]_i_10_n_0\,
      S(0) => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => gt0_drpclk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => wait_time_cnt0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_common_wrapper is
  port (
    gt0_qplloutclk_out : out STD_LOGIC;
    gt0_qplloutrefclk_out : out STD_LOGIC;
    gt1_qplloutclk_out : out STD_LOGIC;
    gt1_qplloutrefclk_out : out STD_LOGIC;
    cpll_refclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_common_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_common_wrapper is
begin
jesd204_0_common: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gtwizard_0_common
     port map (
      cpll_refclk => cpll_refclk,
      gt0_qplloutclk_out => gt0_qplloutclk_out,
      gt0_qplloutrefclk_out => gt0_qplloutrefclk_out
    );
jesd204_1_common: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gtwizard_0_common_0
     port map (
      cpll_refclk => cpll_refclk,
      gt1_qplloutclk_out => gt1_qplloutclk_out,
      gt1_qplloutrefclk_out => gt1_qplloutrefclk_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_multi_gt is
  port (
    gt0_cplllock_out : out STD_LOGIC;
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_rxoutclk_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_cplllock_out : out STD_LOGIC;
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_cplllock_out : out STD_LOGIC;
    gt2_gtxtxn_out : out STD_LOGIC;
    gt2_gtxtxp_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_cplllock_out : out STD_LOGIC;
    gt3_gtxtxn_out : out STD_LOGIC;
    gt3_gtxtxp_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_cplllock_out : out STD_LOGIC;
    gt4_gtxtxn_out : out STD_LOGIC;
    gt4_gtxtxp_out : out STD_LOGIC;
    gt4_rxresetdone_out : out STD_LOGIC;
    gt4_txresetdone_out : out STD_LOGIC;
    gt4_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_cplllock_out : out STD_LOGIC;
    gt5_gtxtxn_out : out STD_LOGIC;
    gt5_gtxtxp_out : out STD_LOGIC;
    gt5_rxresetdone_out : out STD_LOGIC;
    gt5_txresetdone_out : out STD_LOGIC;
    gt5_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_cplllock_out : out STD_LOGIC;
    gt6_gtxtxn_out : out STD_LOGIC;
    gt6_gtxtxp_out : out STD_LOGIC;
    gt6_rxresetdone_out : out STD_LOGIC;
    gt6_txresetdone_out : out STD_LOGIC;
    gt6_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_cplllock_out : out STD_LOGIC;
    gt7_gtxtxn_out : out STD_LOGIC;
    gt7_gtxtxp_out : out STD_LOGIC;
    gt7_rxresetdone_out : out STD_LOGIC;
    gt7_txresetdone_out : out STD_LOGIC;
    gt7_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_in : out STD_LOGIC;
    gtxe2_i : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt_rxuserrdy_t : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt_txuserrdy_t : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_gtxrxp_in : in STD_LOGIC;
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_gtxrxn_in : in STD_LOGIC;
    gt2_gtxrxp_in : in STD_LOGIC;
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_gtxrxn_in : in STD_LOGIC;
    gt3_gtxrxp_in : in STD_LOGIC;
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_gtxrxn_in : in STD_LOGIC;
    gt4_gtxrxp_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC;
    gt4_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_gtxrxn_in : in STD_LOGIC;
    gt5_gtxrxp_in : in STD_LOGIC;
    gt5_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_gtxrxn_in : in STD_LOGIC;
    gt6_gtxrxp_in : in STD_LOGIC;
    gt6_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_gtxrxn_in : in STD_LOGIC;
    gt7_gtxrxp_in : in STD_LOGIC;
    gt7_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_tx_cpllreset_t : in STD_LOGIC;
    gt_rx_cpllreset_t : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_multi_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_multi_gt is
  signal cpll_pd0_i : STD_LOGIC;
  signal \^gt0_cplllock_out\ : STD_LOGIC;
  signal gt0_cpllreset_i : STD_LOGIC;
  signal \^gt0_rxresetdone_out\ : STD_LOGIC;
  signal \^gt0_txresetdone_out\ : STD_LOGIC;
  signal \^gt1_cplllock_out\ : STD_LOGIC;
  signal \^gt1_rxresetdone_out\ : STD_LOGIC;
  signal \^gt1_txresetdone_out\ : STD_LOGIC;
  signal \^gt2_cplllock_out\ : STD_LOGIC;
  signal \^gt2_rxresetdone_out\ : STD_LOGIC;
  signal \^gt2_txresetdone_out\ : STD_LOGIC;
  signal gt3_design_1_jesd204_phy_0_0_gt_i_n_49 : STD_LOGIC;
  signal gt3_design_1_jesd204_phy_0_0_gt_i_n_50 : STD_LOGIC;
  signal gt3_design_1_jesd204_phy_0_0_gt_i_n_51 : STD_LOGIC;
  signal \^gt4_cplllock_out\ : STD_LOGIC;
  signal \^gt4_rxresetdone_out\ : STD_LOGIC;
  signal \^gt4_txresetdone_out\ : STD_LOGIC;
  signal \^gt5_cplllock_out\ : STD_LOGIC;
  signal \^gt5_rxresetdone_out\ : STD_LOGIC;
  signal \^gt5_txresetdone_out\ : STD_LOGIC;
  signal \^gt7_cplllock_out\ : STD_LOGIC;
  signal \^gt7_rxresetdone_out\ : STD_LOGIC;
  signal \^gt7_txresetdone_out\ : STD_LOGIC;
begin
  gt0_cplllock_out <= \^gt0_cplllock_out\;
  gt0_rxresetdone_out <= \^gt0_rxresetdone_out\;
  gt0_txresetdone_out <= \^gt0_txresetdone_out\;
  gt1_cplllock_out <= \^gt1_cplllock_out\;
  gt1_rxresetdone_out <= \^gt1_rxresetdone_out\;
  gt1_txresetdone_out <= \^gt1_txresetdone_out\;
  gt2_cplllock_out <= \^gt2_cplllock_out\;
  gt2_rxresetdone_out <= \^gt2_rxresetdone_out\;
  gt2_txresetdone_out <= \^gt2_txresetdone_out\;
  gt4_cplllock_out <= \^gt4_cplllock_out\;
  gt4_rxresetdone_out <= \^gt4_rxresetdone_out\;
  gt4_txresetdone_out <= \^gt4_txresetdone_out\;
  gt5_cplllock_out <= \^gt5_cplllock_out\;
  gt5_rxresetdone_out <= \^gt5_rxresetdone_out\;
  gt5_txresetdone_out <= \^gt5_txresetdone_out\;
  gt7_cplllock_out <= \^gt7_cplllock_out\;
  gt7_rxresetdone_out <= \^gt7_rxresetdone_out\;
  gt7_txresetdone_out <= \^gt7_txresetdone_out\;
cpll_railing0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_cpll_railing
     port map (
      cpll_pd0_i => cpll_pd0_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt_rx_cpllreset_t => gt_rx_cpllreset_t,
      gt_tx_cpllreset_t => gt_tx_cpllreset_t
    );
gt0_design_1_jesd204_phy_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT
     port map (
      SR(0) => SR(0),
      cpll_pd0_i => cpll_pd0_i,
      gt0_cplllock_out => \^gt0_cplllock_out\,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_gtxrxn_in => gt0_gtxrxn_in,
      gt0_gtxrxp_in => gt0_gtxrxp_in,
      gt0_gtxtxn_out => gt0_gtxtxn_out,
      gt0_gtxtxp_out => gt0_gtxtxp_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxdata_out(31 downto 0) => gt0_rxdata_out(31 downto 0),
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxoutclk_out => gt0_rxoutclk_out,
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txcharisk_in(3 downto 0) => gt0_txcharisk_in(3 downto 0),
      gt0_txdata_in(31 downto 0) => gt0_txdata_in(31 downto 0),
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt_rxuserrdy_t => gt_rxuserrdy_t,
      gt_txuserrdy_t => gt_txuserrdy_t
    );
gt1_design_1_jesd204_phy_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_13
     port map (
      SR(0) => SR(0),
      cpll_pd0_i => cpll_pd0_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_cplllock_out => \^gt1_cplllock_out\,
      gt1_gtxrxn_in => gt1_gtxrxn_in,
      gt1_gtxrxp_in => gt1_gtxrxp_in,
      gt1_gtxtxn_out => gt1_gtxtxn_out,
      gt1_gtxtxp_out => gt1_gtxtxp_out,
      gt1_rxcharisk_out(3 downto 0) => gt1_rxcharisk_out(3 downto 0),
      gt1_rxdata_out(31 downto 0) => gt1_rxdata_out(31 downto 0),
      gt1_rxdisperr_out(3 downto 0) => gt1_rxdisperr_out(3 downto 0),
      gt1_rxnotintable_out(3 downto 0) => gt1_rxnotintable_out(3 downto 0),
      gt1_rxresetdone_out => \^gt1_rxresetdone_out\,
      gt1_txcharisk_in(3 downto 0) => gt1_txcharisk_in(3 downto 0),
      gt1_txdata_in(31 downto 0) => gt1_txdata_in(31 downto 0),
      gt1_txresetdone_out => \^gt1_txresetdone_out\,
      gt_rxuserrdy_t => gt_rxuserrdy_t,
      gt_txuserrdy_t => gt_txuserrdy_t
    );
gt2_design_1_jesd204_phy_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_14
     port map (
      SR(0) => SR(0),
      cpll_pd0_i => cpll_pd0_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt2_cplllock_out => \^gt2_cplllock_out\,
      gt2_gtxrxn_in => gt2_gtxrxn_in,
      gt2_gtxrxp_in => gt2_gtxrxp_in,
      gt2_gtxtxn_out => gt2_gtxtxn_out,
      gt2_gtxtxp_out => gt2_gtxtxp_out,
      gt2_rxcharisk_out(3 downto 0) => gt2_rxcharisk_out(3 downto 0),
      gt2_rxdata_out(31 downto 0) => gt2_rxdata_out(31 downto 0),
      gt2_rxdisperr_out(3 downto 0) => gt2_rxdisperr_out(3 downto 0),
      gt2_rxnotintable_out(3 downto 0) => gt2_rxnotintable_out(3 downto 0),
      gt2_rxresetdone_out => \^gt2_rxresetdone_out\,
      gt2_txcharisk_in(3 downto 0) => gt2_txcharisk_in(3 downto 0),
      gt2_txdata_in(31 downto 0) => gt2_txdata_in(31 downto 0),
      gt2_txresetdone_out => \^gt2_txresetdone_out\,
      gt_rxuserrdy_t => gt_rxuserrdy_t,
      gt_txuserrdy_t => gt_txuserrdy_t
    );
gt3_design_1_jesd204_phy_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_15
     port map (
      SR(0) => SR(0),
      cpll_pd0_i => cpll_pd0_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_cplllock_out => \^gt1_cplllock_out\,
      gt1_rxresetdone_out => \^gt1_rxresetdone_out\,
      gt1_txresetdone_out => \^gt1_txresetdone_out\,
      gt2_cplllock_out => \^gt2_cplllock_out\,
      gt2_rxresetdone_out => \^gt2_rxresetdone_out\,
      gt2_txresetdone_out => \^gt2_txresetdone_out\,
      gt3_cplllock_out => gt3_cplllock_out,
      gt3_gtxrxn_in => gt3_gtxrxn_in,
      gt3_gtxrxp_in => gt3_gtxrxp_in,
      gt3_gtxtxn_out => gt3_gtxtxn_out,
      gt3_gtxtxp_out => gt3_gtxtxp_out,
      gt3_rxcharisk_out(3 downto 0) => gt3_rxcharisk_out(3 downto 0),
      gt3_rxdata_out(31 downto 0) => gt3_rxdata_out(31 downto 0),
      gt3_rxdisperr_out(3 downto 0) => gt3_rxdisperr_out(3 downto 0),
      gt3_rxnotintable_out(3 downto 0) => gt3_rxnotintable_out(3 downto 0),
      gt3_rxresetdone_out => gt3_rxresetdone_out,
      gt3_txcharisk_in(3 downto 0) => gt3_txcharisk_in(3 downto 0),
      gt3_txdata_in(31 downto 0) => gt3_txdata_in(31 downto 0),
      gt3_txresetdone_out => gt3_txresetdone_out,
      gt4_cplllock_out => \^gt4_cplllock_out\,
      gt4_rxresetdone_out => \^gt4_rxresetdone_out\,
      gt4_txresetdone_out => \^gt4_txresetdone_out\,
      gt_rxuserrdy_t => gt_rxuserrdy_t,
      gt_txuserrdy_t => gt_txuserrdy_t,
      gtxe2_i_0 => gt3_design_1_jesd204_phy_0_0_gt_i_n_49,
      gtxe2_i_1 => gt3_design_1_jesd204_phy_0_0_gt_i_n_50,
      gtxe2_i_2 => gt3_design_1_jesd204_phy_0_0_gt_i_n_51
    );
gt4_design_1_jesd204_phy_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_16
     port map (
      SR(0) => SR(0),
      cpll_pd0_i => cpll_pd0_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt4_cplllock_out => \^gt4_cplllock_out\,
      gt4_gtxrxn_in => gt4_gtxrxn_in,
      gt4_gtxrxp_in => gt4_gtxrxp_in,
      gt4_gtxtxn_out => gt4_gtxtxn_out,
      gt4_gtxtxp_out => gt4_gtxtxp_out,
      gt4_rxcharisk_out(3 downto 0) => gt4_rxcharisk_out(3 downto 0),
      gt4_rxdata_out(31 downto 0) => gt4_rxdata_out(31 downto 0),
      gt4_rxdisperr_out(3 downto 0) => gt4_rxdisperr_out(3 downto 0),
      gt4_rxnotintable_out(3 downto 0) => gt4_rxnotintable_out(3 downto 0),
      gt4_rxresetdone_out => \^gt4_rxresetdone_out\,
      gt4_txcharisk_in(3 downto 0) => gt4_txcharisk_in(3 downto 0),
      gt4_txdata_in(31 downto 0) => gt4_txdata_in(31 downto 0),
      gt4_txresetdone_out => \^gt4_txresetdone_out\,
      gt_rxuserrdy_t => gt_rxuserrdy_t,
      gt_txuserrdy_t => gt_txuserrdy_t
    );
gt5_design_1_jesd204_phy_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_17
     port map (
      SR(0) => SR(0),
      cpll_pd0_i => cpll_pd0_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt5_cplllock_out => \^gt5_cplllock_out\,
      gt5_gtxrxn_in => gt5_gtxrxn_in,
      gt5_gtxrxp_in => gt5_gtxrxp_in,
      gt5_gtxtxn_out => gt5_gtxtxn_out,
      gt5_gtxtxp_out => gt5_gtxtxp_out,
      gt5_rxcharisk_out(3 downto 0) => gt5_rxcharisk_out(3 downto 0),
      gt5_rxdata_out(31 downto 0) => gt5_rxdata_out(31 downto 0),
      gt5_rxdisperr_out(3 downto 0) => gt5_rxdisperr_out(3 downto 0),
      gt5_rxnotintable_out(3 downto 0) => gt5_rxnotintable_out(3 downto 0),
      gt5_rxresetdone_out => \^gt5_rxresetdone_out\,
      gt5_txcharisk_in(3 downto 0) => gt5_txcharisk_in(3 downto 0),
      gt5_txdata_in(31 downto 0) => gt5_txdata_in(31 downto 0),
      gt5_txresetdone_out => \^gt5_txresetdone_out\,
      gt_rxuserrdy_t => gt_rxuserrdy_t,
      gt_txuserrdy_t => gt_txuserrdy_t
    );
gt6_design_1_jesd204_phy_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_18
     port map (
      SR(0) => SR(0),
      cpll_pd0_i => cpll_pd0_i,
      data_in => data_in,
      data_sync_reg1 => gt3_design_1_jesd204_phy_0_0_gt_i_n_49,
      data_sync_reg1_0 => gt3_design_1_jesd204_phy_0_0_gt_i_n_50,
      data_sync_reg1_1 => gt3_design_1_jesd204_phy_0_0_gt_i_n_51,
      gt0_cplllock_out => \^gt0_cplllock_out\,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt5_cplllock_out => \^gt5_cplllock_out\,
      gt5_rxresetdone_out => \^gt5_rxresetdone_out\,
      gt5_txresetdone_out => \^gt5_txresetdone_out\,
      gt6_cplllock_out => gt6_cplllock_out,
      gt6_gtxrxn_in => gt6_gtxrxn_in,
      gt6_gtxrxp_in => gt6_gtxrxp_in,
      gt6_gtxtxn_out => gt6_gtxtxn_out,
      gt6_gtxtxp_out => gt6_gtxtxp_out,
      gt6_rxcharisk_out(3 downto 0) => gt6_rxcharisk_out(3 downto 0),
      gt6_rxdata_out(31 downto 0) => gt6_rxdata_out(31 downto 0),
      gt6_rxdisperr_out(3 downto 0) => gt6_rxdisperr_out(3 downto 0),
      gt6_rxnotintable_out(3 downto 0) => gt6_rxnotintable_out(3 downto 0),
      gt6_rxresetdone_out => gt6_rxresetdone_out,
      gt6_txcharisk_in(3 downto 0) => gt6_txcharisk_in(3 downto 0),
      gt6_txdata_in(31 downto 0) => gt6_txdata_in(31 downto 0),
      gt6_txresetdone_out => gt6_txresetdone_out,
      gt7_cplllock_out => \^gt7_cplllock_out\,
      gt7_rxresetdone_out => \^gt7_rxresetdone_out\,
      gt7_txresetdone_out => \^gt7_txresetdone_out\,
      gt_rxuserrdy_t => gt_rxuserrdy_t,
      gt_txuserrdy_t => gt_txuserrdy_t,
      gtxe2_i_0 => gtxe2_i,
      gtxe2_i_1 => gtxe2_i_0
    );
gt7_design_1_jesd204_phy_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_GT_19
     port map (
      SR(0) => SR(0),
      cpll_pd0_i => cpll_pd0_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt7_cplllock_out => \^gt7_cplllock_out\,
      gt7_gtxrxn_in => gt7_gtxrxn_in,
      gt7_gtxrxp_in => gt7_gtxrxp_in,
      gt7_gtxtxn_out => gt7_gtxtxn_out,
      gt7_gtxtxp_out => gt7_gtxtxp_out,
      gt7_rxcharisk_out(3 downto 0) => gt7_rxcharisk_out(3 downto 0),
      gt7_rxdata_out(31 downto 0) => gt7_rxdata_out(31 downto 0),
      gt7_rxdisperr_out(3 downto 0) => gt7_rxdisperr_out(3 downto 0),
      gt7_rxnotintable_out(3 downto 0) => gt7_rxnotintable_out(3 downto 0),
      gt7_rxresetdone_out => \^gt7_rxresetdone_out\,
      gt7_txcharisk_in(3 downto 0) => gt7_txcharisk_in(3 downto 0),
      gt7_txdata_in(31 downto 0) => gt7_txdata_in(31 downto 0),
      gt7_txresetdone_out => \^gt7_txresetdone_out\,
      gt_rxuserrdy_t => gt_rxuserrdy_t,
      gt_txuserrdy_t => gt_txuserrdy_t
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block is
  port (
    data_out : out STD_LOGIC;
    rx_sys_reset : in STD_LOGIC;
    drpclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block is
  signal data_tmp : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg_gsr : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg_gsr : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg_gsr : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg_gsr : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg_gsr : label is "VCC:CE GND:R";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_cdc_async_rst_inst : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_async_rst_inst : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_async_rst_inst : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_cdc_async_rst_inst : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_cdc_async_rst_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_async_rst_inst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_async_rst_inst : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_async_rst_inst : label is "TRUE";
begin
data_sync_reg_gsr: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => data_tmp,
      Q => data_out,
      R => '0'
    );
xpm_cdc_async_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
     port map (
      dest_arst => data_tmp,
      dest_clk => drpclk,
      src_arst => rx_sys_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0\ is
  port (
    rx_reset_done_r0 : out STD_LOGIC;
    gt_rx_fsm_reset_done_out : in STD_LOGIC;
    O45 : in STD_LOGIC;
    drpclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0\ : entity is "design_1_jesd204_phy_0_0_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0\ is
  signal data_tmp : STD_LOGIC;
  signal rx_chan_rst_done_sync : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_i : label is "TRUE";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg_gsr : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg_gsr : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg_gsr : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg_gsr : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg_gsr : label is "VCC:CE GND:R";
begin
cdc_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => drpclk,
      dest_out => data_tmp,
      src_clk => '0',
      src_in => O45
    );
data_sync_reg_gsr: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => data_tmp,
      Q => rx_chan_rst_done_sync,
      R => '0'
    );
rx_reset_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gt_rx_fsm_reset_done_out,
      I1 => rx_chan_rst_done_sync,
      O => rx_reset_done_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__1\ is
  port (
    data_out : out STD_LOGIC;
    O46 : in STD_LOGIC;
    drpclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__1\ : entity is "design_1_jesd204_phy_0_0_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__1\ is
  signal data_tmp : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_i : label is "TRUE";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg_gsr : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg_gsr : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg_gsr : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg_gsr : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg_gsr : label is "VCC:CE GND:R";
begin
cdc_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\
     port map (
      dest_clk => drpclk,
      dest_out => data_tmp,
      src_clk => '0',
      src_in => O46
    );
data_sync_reg_gsr: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => data_tmp,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__2\ is
  port (
    data_out : out STD_LOGIC;
    O46 : in STD_LOGIC;
    drpclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__2\ : entity is "design_1_jesd204_phy_0_0_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__2\ is
  signal data_tmp : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_i : label is "TRUE";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg_gsr : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg_gsr : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg_gsr : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg_gsr : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg_gsr : label is "VCC:CE GND:R";
begin
cdc_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__5\
     port map (
      dest_clk => drpclk,
      dest_out => data_tmp,
      src_clk => '0',
      src_in => O46
    );
data_sync_reg_gsr: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => data_tmp,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__3\ is
  port (
    tx_reset_done_r0 : out STD_LOGIC;
    gt_tx_fsm_reset_done_out : in STD_LOGIC;
    data_in : in STD_LOGIC;
    drpclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__3\ : entity is "design_1_jesd204_phy_0_0_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__3\ is
  signal data_tmp : STD_LOGIC;
  signal tx_chan_rst_done_sync : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_i : label is "TRUE";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg_gsr : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg_gsr : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg_gsr : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg_gsr : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg_gsr : label is "VCC:CE GND:R";
begin
cdc_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6\
     port map (
      dest_clk => drpclk,
      dest_out => data_tmp,
      src_clk => '0',
      src_in => data_in
    );
data_sync_reg_gsr: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => data_tmp,
      Q => tx_chan_rst_done_sync,
      R => '0'
    );
tx_reset_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gt_tx_fsm_reset_done_out,
      I1 => tx_chan_rst_done_sync,
      O => tx_reset_done_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__1\ is
  port (
    data_out : out STD_LOGIC;
    tx_reset_gt : in STD_LOGIC;
    drpclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__1\ : entity is "design_1_jesd204_phy_0_0_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__1\ is
  signal data_tmp : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg_gsr : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg_gsr : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg_gsr : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg_gsr : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg_gsr : label is "VCC:CE GND:R";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_cdc_async_rst_inst : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_async_rst_inst : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_async_rst_inst : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_cdc_async_rst_inst : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_cdc_async_rst_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_async_rst_inst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_async_rst_inst : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_async_rst_inst : label is "TRUE";
begin
data_sync_reg_gsr: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => data_tmp,
      Q => data_out,
      R => '0'
    );
xpm_cdc_async_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4\
     port map (
      dest_arst => data_tmp,
      dest_clk => drpclk,
      src_arst => tx_reset_gt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__2\ is
  port (
    data_out : out STD_LOGIC;
    rx_reset_gt : in STD_LOGIC;
    drpclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__2\ : entity is "design_1_jesd204_phy_0_0_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__2\ is
  signal data_tmp : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg_gsr : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg_gsr : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg_gsr : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg_gsr : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg_gsr : label is "VCC:CE GND:R";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_cdc_async_rst_inst : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_async_rst_inst : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_async_rst_inst : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_cdc_async_rst_inst : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_cdc_async_rst_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_async_rst_inst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_async_rst_inst : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_async_rst_inst : label is "TRUE";
begin
data_sync_reg_gsr: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => data_tmp,
      Q => data_out,
      R => '0'
    );
xpm_cdc_async_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5\
     port map (
      dest_arst => data_tmp,
      dest_clk => drpclk,
      src_arst => rx_reset_gt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__3\ is
  port (
    data_out : out STD_LOGIC;
    tx_sys_reset : in STD_LOGIC;
    drpclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__3\ : entity is "design_1_jesd204_phy_0_0_sync_block";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__3\ is
  signal data_tmp : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg_gsr : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg_gsr : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg_gsr : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg_gsr : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg_gsr : label is "VCC:CE GND:R";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_cdc_async_rst_inst : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_cdc_async_rst_inst : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_cdc_async_rst_inst : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_cdc_async_rst_inst : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_cdc_async_rst_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_cdc_async_rst_inst : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_cdc_async_rst_inst : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_cdc_async_rst_inst : label is "TRUE";
begin
data_sync_reg_gsr: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk,
      CE => '1',
      D => data_tmp,
      Q => data_out,
      R => '0'
    );
xpm_cdc_async_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6\
     port map (
      dest_arst => data_tmp,
      dest_clk => drpclk,
      src_arst => tx_sys_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init is
  port (
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt_tx_fsm_reset_done_out : out STD_LOGIC;
    gt_rx_fsm_reset_done_out : out STD_LOGIC;
    gt0_data_valid_in : in STD_LOGIC;
    gt1_data_valid_in : in STD_LOGIC;
    gt2_data_valid_in : in STD_LOGIC;
    gt3_data_valid_in : in STD_LOGIC;
    gt4_data_valid_in : in STD_LOGIC;
    gt5_data_valid_in : in STD_LOGIC;
    gt6_data_valid_in : in STD_LOGIC;
    gt7_data_valid_in : in STD_LOGIC;
    gt0_cpllfbclklost_out : out STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllpd_in : in STD_LOGIC;
    gt0_cpllreset_in : in STD_LOGIC;
    gt0_gtnorthrefclk0_in : in STD_LOGIC;
    gt0_gtnorthrefclk1_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    gt0_gtrefclk1_in : in STD_LOGIC;
    gt0_gtsouthrefclk0_in : in STD_LOGIC;
    gt0_gtsouthrefclk1_in : in STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt0_rxpcommaalignen_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxoutclk_out : out STD_LOGIC;
    gt0_rxoutclkfabric_out : out STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_cpllfbclklost_out : out STD_LOGIC;
    gt1_cplllock_out : out STD_LOGIC;
    gt1_cplllockdetclk_in : in STD_LOGIC;
    gt1_cpllpd_in : in STD_LOGIC;
    gt1_cpllreset_in : in STD_LOGIC;
    gt1_gtnorthrefclk0_in : in STD_LOGIC;
    gt1_gtnorthrefclk1_in : in STD_LOGIC;
    gt1_gtrefclk0_in : in STD_LOGIC;
    gt1_gtrefclk1_in : in STD_LOGIC;
    gt1_gtsouthrefclk0_in : in STD_LOGIC;
    gt1_gtsouthrefclk1_in : in STD_LOGIC;
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpen_in : in STD_LOGIC;
    gt1_drprdy_out : out STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_gtxrxp_in : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxbyteisaligned_out : out STD_LOGIC;
    gt1_rxbyterealign_out : out STD_LOGIC;
    gt1_rxcommadet_out : out STD_LOGIC;
    gt1_rxmcommaalignen_in : in STD_LOGIC;
    gt1_rxpcommaalignen_in : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxoutclk_out : out STD_LOGIC;
    gt1_rxoutclkfabric_out : out STD_LOGIC;
    gt1_gtrxreset_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxlpmen_in : in STD_LOGIC;
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_gttxreset_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txinhibit_in : in STD_LOGIC;
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_cpllfbclklost_out : out STD_LOGIC;
    gt2_cplllock_out : out STD_LOGIC;
    gt2_cplllockdetclk_in : in STD_LOGIC;
    gt2_cpllpd_in : in STD_LOGIC;
    gt2_cpllreset_in : in STD_LOGIC;
    gt2_gtnorthrefclk0_in : in STD_LOGIC;
    gt2_gtnorthrefclk1_in : in STD_LOGIC;
    gt2_gtrefclk0_in : in STD_LOGIC;
    gt2_gtrefclk1_in : in STD_LOGIC;
    gt2_gtsouthrefclk0_in : in STD_LOGIC;
    gt2_gtsouthrefclk1_in : in STD_LOGIC;
    gt2_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpclk_in : in STD_LOGIC;
    gt2_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpen_in : in STD_LOGIC;
    gt2_drprdy_out : out STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gt2_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_rxuserrdy_in : in STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_rxcdrhold_in : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    gt2_rxusrclk2_in : in STD_LOGIC;
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt2_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_gtxrxp_in : in STD_LOGIC;
    gt2_gtxrxn_in : in STD_LOGIC;
    gt2_rxbufreset_in : in STD_LOGIC;
    gt2_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxbyteisaligned_out : out STD_LOGIC;
    gt2_rxbyterealign_out : out STD_LOGIC;
    gt2_rxcommadet_out : out STD_LOGIC;
    gt2_rxmcommaalignen_in : in STD_LOGIC;
    gt2_rxpcommaalignen_in : in STD_LOGIC;
    gt2_rxdfelpmreset_in : in STD_LOGIC;
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxoutclk_out : out STD_LOGIC;
    gt2_rxoutclkfabric_out : out STD_LOGIC;
    gt2_gtrxreset_in : in STD_LOGIC;
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    gt2_rxlpmen_in : in STD_LOGIC;
    gt2_rxpolarity_in : in STD_LOGIC;
    gt2_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_gttxreset_in : in STD_LOGIC;
    gt2_txuserrdy_in : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC;
    gt2_txusrclk2_in : in STD_LOGIC;
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txinhibit_in : in STD_LOGIC;
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_gtxtxn_out : out STD_LOGIC;
    gt2_gtxtxp_out : out STD_LOGIC;
    gt2_txoutclk_out : out STD_LOGIC;
    gt2_txoutclkfabric_out : out STD_LOGIC;
    gt2_txoutclkpcs_out : out STD_LOGIC;
    gt2_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txpmareset_in : in STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_cpllfbclklost_out : out STD_LOGIC;
    gt3_cplllock_out : out STD_LOGIC;
    gt3_cplllockdetclk_in : in STD_LOGIC;
    gt3_cpllpd_in : in STD_LOGIC;
    gt3_cpllreset_in : in STD_LOGIC;
    gt3_gtnorthrefclk0_in : in STD_LOGIC;
    gt3_gtnorthrefclk1_in : in STD_LOGIC;
    gt3_gtrefclk0_in : in STD_LOGIC;
    gt3_gtrefclk1_in : in STD_LOGIC;
    gt3_gtsouthrefclk0_in : in STD_LOGIC;
    gt3_gtsouthrefclk1_in : in STD_LOGIC;
    gt3_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpclk_in : in STD_LOGIC;
    gt3_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpen_in : in STD_LOGIC;
    gt3_drprdy_out : out STD_LOGIC;
    gt3_drpwe_in : in STD_LOGIC;
    gt3_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_rxuserrdy_in : in STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_rxcdrhold_in : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    gt3_rxusrclk2_in : in STD_LOGIC;
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_gtxrxp_in : in STD_LOGIC;
    gt3_gtxrxn_in : in STD_LOGIC;
    gt3_rxbufreset_in : in STD_LOGIC;
    gt3_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxbyteisaligned_out : out STD_LOGIC;
    gt3_rxbyterealign_out : out STD_LOGIC;
    gt3_rxcommadet_out : out STD_LOGIC;
    gt3_rxmcommaalignen_in : in STD_LOGIC;
    gt3_rxpcommaalignen_in : in STD_LOGIC;
    gt3_rxdfelpmreset_in : in STD_LOGIC;
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxoutclk_out : out STD_LOGIC;
    gt3_rxoutclkfabric_out : out STD_LOGIC;
    gt3_gtrxreset_in : in STD_LOGIC;
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    gt3_rxlpmen_in : in STD_LOGIC;
    gt3_rxpolarity_in : in STD_LOGIC;
    gt3_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_gttxreset_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC;
    gt3_txusrclk2_in : in STD_LOGIC;
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txinhibit_in : in STD_LOGIC;
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_gtxtxn_out : out STD_LOGIC;
    gt3_gtxtxp_out : out STD_LOGIC;
    gt3_txoutclk_out : out STD_LOGIC;
    gt3_txoutclkfabric_out : out STD_LOGIC;
    gt3_txoutclkpcs_out : out STD_LOGIC;
    gt3_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txpmareset_in : in STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_cpllfbclklost_out : out STD_LOGIC;
    gt4_cplllock_out : out STD_LOGIC;
    gt4_cplllockdetclk_in : in STD_LOGIC;
    gt4_cpllpd_in : in STD_LOGIC;
    gt4_cpllreset_in : in STD_LOGIC;
    gt4_gtnorthrefclk0_in : in STD_LOGIC;
    gt4_gtnorthrefclk1_in : in STD_LOGIC;
    gt4_gtrefclk0_in : in STD_LOGIC;
    gt4_gtrefclk1_in : in STD_LOGIC;
    gt4_gtsouthrefclk0_in : in STD_LOGIC;
    gt4_gtsouthrefclk1_in : in STD_LOGIC;
    gt4_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt4_drpclk_in : in STD_LOGIC;
    gt4_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_drpen_in : in STD_LOGIC;
    gt4_drprdy_out : out STD_LOGIC;
    gt4_drpwe_in : in STD_LOGIC;
    gt4_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt4_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_eyescanreset_in : in STD_LOGIC;
    gt4_rxuserrdy_in : in STD_LOGIC;
    gt4_eyescandataerror_out : out STD_LOGIC;
    gt4_eyescantrigger_in : in STD_LOGIC;
    gt4_rxcdrhold_in : in STD_LOGIC;
    gt4_rxusrclk_in : in STD_LOGIC;
    gt4_rxusrclk2_in : in STD_LOGIC;
    gt4_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_rxprbserr_out : out STD_LOGIC;
    gt4_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxprbscntreset_in : in STD_LOGIC;
    gt4_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_gtxrxp_in : in STD_LOGIC;
    gt4_gtxrxn_in : in STD_LOGIC;
    gt4_rxbufreset_in : in STD_LOGIC;
    gt4_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxbyteisaligned_out : out STD_LOGIC;
    gt4_rxbyterealign_out : out STD_LOGIC;
    gt4_rxcommadet_out : out STD_LOGIC;
    gt4_rxmcommaalignen_in : in STD_LOGIC;
    gt4_rxpcommaalignen_in : in STD_LOGIC;
    gt4_rxdfelpmreset_in : in STD_LOGIC;
    gt4_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt4_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_rxoutclk_out : out STD_LOGIC;
    gt4_rxoutclkfabric_out : out STD_LOGIC;
    gt4_gtrxreset_in : in STD_LOGIC;
    gt4_rxpcsreset_in : in STD_LOGIC;
    gt4_rxpmareset_in : in STD_LOGIC;
    gt4_rxlpmen_in : in STD_LOGIC;
    gt4_rxpolarity_in : in STD_LOGIC;
    gt4_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxresetdone_out : out STD_LOGIC;
    gt4_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt4_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt4_gttxreset_in : in STD_LOGIC;
    gt4_txuserrdy_in : in STD_LOGIC;
    gt4_txusrclk_in : in STD_LOGIC;
    gt4_txusrclk2_in : in STD_LOGIC;
    gt4_txprbsforceerr_in : in STD_LOGIC;
    gt4_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_txinhibit_in : in STD_LOGIC;
    gt4_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_gtxtxn_out : out STD_LOGIC;
    gt4_gtxtxp_out : out STD_LOGIC;
    gt4_txoutclk_out : out STD_LOGIC;
    gt4_txoutclkfabric_out : out STD_LOGIC;
    gt4_txoutclkpcs_out : out STD_LOGIC;
    gt4_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_txpcsreset_in : in STD_LOGIC;
    gt4_txpmareset_in : in STD_LOGIC;
    gt4_txresetdone_out : out STD_LOGIC;
    gt4_txpolarity_in : in STD_LOGIC;
    gt4_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_cpllfbclklost_out : out STD_LOGIC;
    gt5_cplllock_out : out STD_LOGIC;
    gt5_cplllockdetclk_in : in STD_LOGIC;
    gt5_cpllpd_in : in STD_LOGIC;
    gt5_cpllreset_in : in STD_LOGIC;
    gt5_gtnorthrefclk0_in : in STD_LOGIC;
    gt5_gtnorthrefclk1_in : in STD_LOGIC;
    gt5_gtrefclk0_in : in STD_LOGIC;
    gt5_gtrefclk1_in : in STD_LOGIC;
    gt5_gtsouthrefclk0_in : in STD_LOGIC;
    gt5_gtsouthrefclk1_in : in STD_LOGIC;
    gt5_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt5_drpclk_in : in STD_LOGIC;
    gt5_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_drpen_in : in STD_LOGIC;
    gt5_drprdy_out : out STD_LOGIC;
    gt5_drpwe_in : in STD_LOGIC;
    gt5_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt5_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_eyescanreset_in : in STD_LOGIC;
    gt5_rxuserrdy_in : in STD_LOGIC;
    gt5_eyescandataerror_out : out STD_LOGIC;
    gt5_eyescantrigger_in : in STD_LOGIC;
    gt5_rxcdrhold_in : in STD_LOGIC;
    gt5_rxusrclk_in : in STD_LOGIC;
    gt5_rxusrclk2_in : in STD_LOGIC;
    gt5_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_rxprbserr_out : out STD_LOGIC;
    gt5_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxprbscntreset_in : in STD_LOGIC;
    gt5_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_gtxrxp_in : in STD_LOGIC;
    gt5_gtxrxn_in : in STD_LOGIC;
    gt5_rxbufreset_in : in STD_LOGIC;
    gt5_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxbyteisaligned_out : out STD_LOGIC;
    gt5_rxbyterealign_out : out STD_LOGIC;
    gt5_rxcommadet_out : out STD_LOGIC;
    gt5_rxmcommaalignen_in : in STD_LOGIC;
    gt5_rxpcommaalignen_in : in STD_LOGIC;
    gt5_rxdfelpmreset_in : in STD_LOGIC;
    gt5_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt5_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_rxoutclk_out : out STD_LOGIC;
    gt5_rxoutclkfabric_out : out STD_LOGIC;
    gt5_gtrxreset_in : in STD_LOGIC;
    gt5_rxpcsreset_in : in STD_LOGIC;
    gt5_rxpmareset_in : in STD_LOGIC;
    gt5_rxlpmen_in : in STD_LOGIC;
    gt5_rxpolarity_in : in STD_LOGIC;
    gt5_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxresetdone_out : out STD_LOGIC;
    gt5_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt5_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt5_gttxreset_in : in STD_LOGIC;
    gt5_txuserrdy_in : in STD_LOGIC;
    gt5_txusrclk_in : in STD_LOGIC;
    gt5_txusrclk2_in : in STD_LOGIC;
    gt5_txprbsforceerr_in : in STD_LOGIC;
    gt5_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_txinhibit_in : in STD_LOGIC;
    gt5_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_gtxtxn_out : out STD_LOGIC;
    gt5_gtxtxp_out : out STD_LOGIC;
    gt5_txoutclk_out : out STD_LOGIC;
    gt5_txoutclkfabric_out : out STD_LOGIC;
    gt5_txoutclkpcs_out : out STD_LOGIC;
    gt5_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_txpcsreset_in : in STD_LOGIC;
    gt5_txpmareset_in : in STD_LOGIC;
    gt5_txresetdone_out : out STD_LOGIC;
    gt5_txpolarity_in : in STD_LOGIC;
    gt5_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_cpllfbclklost_out : out STD_LOGIC;
    gt6_cplllock_out : out STD_LOGIC;
    gt6_cplllockdetclk_in : in STD_LOGIC;
    gt6_cpllpd_in : in STD_LOGIC;
    gt6_cpllreset_in : in STD_LOGIC;
    gt6_gtnorthrefclk0_in : in STD_LOGIC;
    gt6_gtnorthrefclk1_in : in STD_LOGIC;
    gt6_gtrefclk0_in : in STD_LOGIC;
    gt6_gtrefclk1_in : in STD_LOGIC;
    gt6_gtsouthrefclk0_in : in STD_LOGIC;
    gt6_gtsouthrefclk1_in : in STD_LOGIC;
    gt6_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt6_drpclk_in : in STD_LOGIC;
    gt6_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_drpen_in : in STD_LOGIC;
    gt6_drprdy_out : out STD_LOGIC;
    gt6_drpwe_in : in STD_LOGIC;
    gt6_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt6_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_eyescanreset_in : in STD_LOGIC;
    gt6_rxuserrdy_in : in STD_LOGIC;
    gt6_eyescandataerror_out : out STD_LOGIC;
    gt6_eyescantrigger_in : in STD_LOGIC;
    gt6_rxcdrhold_in : in STD_LOGIC;
    gt6_rxusrclk_in : in STD_LOGIC;
    gt6_rxusrclk2_in : in STD_LOGIC;
    gt6_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_rxprbserr_out : out STD_LOGIC;
    gt6_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxprbscntreset_in : in STD_LOGIC;
    gt6_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_gtxrxp_in : in STD_LOGIC;
    gt6_gtxrxn_in : in STD_LOGIC;
    gt6_rxbufreset_in : in STD_LOGIC;
    gt6_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxbyteisaligned_out : out STD_LOGIC;
    gt6_rxbyterealign_out : out STD_LOGIC;
    gt6_rxcommadet_out : out STD_LOGIC;
    gt6_rxmcommaalignen_in : in STD_LOGIC;
    gt6_rxpcommaalignen_in : in STD_LOGIC;
    gt6_rxdfelpmreset_in : in STD_LOGIC;
    gt6_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt6_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_rxoutclk_out : out STD_LOGIC;
    gt6_rxoutclkfabric_out : out STD_LOGIC;
    gt6_gtrxreset_in : in STD_LOGIC;
    gt6_rxpcsreset_in : in STD_LOGIC;
    gt6_rxpmareset_in : in STD_LOGIC;
    gt6_rxlpmen_in : in STD_LOGIC;
    gt6_rxpolarity_in : in STD_LOGIC;
    gt6_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxresetdone_out : out STD_LOGIC;
    gt6_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt6_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt6_gttxreset_in : in STD_LOGIC;
    gt6_txuserrdy_in : in STD_LOGIC;
    gt6_txusrclk_in : in STD_LOGIC;
    gt6_txusrclk2_in : in STD_LOGIC;
    gt6_txprbsforceerr_in : in STD_LOGIC;
    gt6_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_txinhibit_in : in STD_LOGIC;
    gt6_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_gtxtxn_out : out STD_LOGIC;
    gt6_gtxtxp_out : out STD_LOGIC;
    gt6_txoutclk_out : out STD_LOGIC;
    gt6_txoutclkfabric_out : out STD_LOGIC;
    gt6_txoutclkpcs_out : out STD_LOGIC;
    gt6_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_txpcsreset_in : in STD_LOGIC;
    gt6_txpmareset_in : in STD_LOGIC;
    gt6_txresetdone_out : out STD_LOGIC;
    gt6_txpolarity_in : in STD_LOGIC;
    gt6_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_cpllfbclklost_out : out STD_LOGIC;
    gt7_cplllock_out : out STD_LOGIC;
    gt7_cplllockdetclk_in : in STD_LOGIC;
    gt7_cpllpd_in : in STD_LOGIC;
    gt7_cpllreset_in : in STD_LOGIC;
    gt7_gtnorthrefclk0_in : in STD_LOGIC;
    gt7_gtnorthrefclk1_in : in STD_LOGIC;
    gt7_gtrefclk0_in : in STD_LOGIC;
    gt7_gtrefclk1_in : in STD_LOGIC;
    gt7_gtsouthrefclk0_in : in STD_LOGIC;
    gt7_gtsouthrefclk1_in : in STD_LOGIC;
    gt7_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt7_drpclk_in : in STD_LOGIC;
    gt7_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt7_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt7_drpen_in : in STD_LOGIC;
    gt7_drprdy_out : out STD_LOGIC;
    gt7_drpwe_in : in STD_LOGIC;
    gt7_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt7_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_eyescanreset_in : in STD_LOGIC;
    gt7_rxuserrdy_in : in STD_LOGIC;
    gt7_eyescandataerror_out : out STD_LOGIC;
    gt7_eyescantrigger_in : in STD_LOGIC;
    gt7_rxcdrhold_in : in STD_LOGIC;
    gt7_rxusrclk_in : in STD_LOGIC;
    gt7_rxusrclk2_in : in STD_LOGIC;
    gt7_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_rxprbserr_out : out STD_LOGIC;
    gt7_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxprbscntreset_in : in STD_LOGIC;
    gt7_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_gtxrxp_in : in STD_LOGIC;
    gt7_gtxrxn_in : in STD_LOGIC;
    gt7_rxbufreset_in : in STD_LOGIC;
    gt7_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxbyteisaligned_out : out STD_LOGIC;
    gt7_rxbyterealign_out : out STD_LOGIC;
    gt7_rxcommadet_out : out STD_LOGIC;
    gt7_rxmcommaalignen_in : in STD_LOGIC;
    gt7_rxpcommaalignen_in : in STD_LOGIC;
    gt7_rxdfelpmreset_in : in STD_LOGIC;
    gt7_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt7_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_rxoutclk_out : out STD_LOGIC;
    gt7_rxoutclkfabric_out : out STD_LOGIC;
    gt7_gtrxreset_in : in STD_LOGIC;
    gt7_rxpcsreset_in : in STD_LOGIC;
    gt7_rxpmareset_in : in STD_LOGIC;
    gt7_rxlpmen_in : in STD_LOGIC;
    gt7_rxpolarity_in : in STD_LOGIC;
    gt7_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxresetdone_out : out STD_LOGIC;
    gt7_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt7_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt7_gttxreset_in : in STD_LOGIC;
    gt7_txuserrdy_in : in STD_LOGIC;
    gt7_txusrclk_in : in STD_LOGIC;
    gt7_txusrclk2_in : in STD_LOGIC;
    gt7_txprbsforceerr_in : in STD_LOGIC;
    gt7_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_txinhibit_in : in STD_LOGIC;
    gt7_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_gtxtxn_out : out STD_LOGIC;
    gt7_gtxtxp_out : out STD_LOGIC;
    gt7_txoutclk_out : out STD_LOGIC;
    gt7_txoutclkfabric_out : out STD_LOGIC;
    gt7_txoutclkpcs_out : out STD_LOGIC;
    gt7_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_txpcsreset_in : in STD_LOGIC;
    gt7_txpmareset_in : in STD_LOGIC;
    gt7_txresetdone_out : out STD_LOGIC;
    gt7_txpolarity_in : in STD_LOGIC;
    gt7_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init : entity is 0;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP : string;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init : entity is "TRUE";
  attribute EXAMPLE_USE_CHIPSCOPE : integer;
  attribute EXAMPLE_USE_CHIPSCOPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init : entity is 1;
  attribute RX_CDRLOCK_TIME : string;
  attribute RX_CDRLOCK_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init : entity is "20833.333333";
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init : entity is 10;
  attribute USE_BUFG : integer;
  attribute USE_BUFG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init : entity is 0;
  attribute WAIT_TIME_CDRLOCK : integer;
  attribute WAIT_TIME_CDRLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init : entity is 2083;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init is
  signal \<const0>\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gt0_gtrxreset_i : STD_LOGIC;
  signal gt0_gttxreset_i : STD_LOGIC;
  signal gt0_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt0_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt1_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt1_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt1_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt1_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt1_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt2_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt2_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt2_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt2_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt2_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt3_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt3_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt3_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt3_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt3_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt4_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt4_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt4_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt4_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt4_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt5_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt5_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt5_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt5_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt5_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt6_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt6_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt6_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt6_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt6_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt7_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt7_rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \gt7_rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal gt7_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt7_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt_cplllock_i : STD_LOGIC;
  signal gt_rx_cpllreset_t : STD_LOGIC;
  signal gt_rxresetdone_i : STD_LOGIC;
  signal gt_rxuserrdy_t : STD_LOGIC;
  signal gt_tx_cpllreset_t : STD_LOGIC;
  signal gt_txresetdone_i : STD_LOGIC;
  signal gt_txuserrdy_t : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt0_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt1_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt1_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt2_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt2_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt3_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt3_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt4_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt4_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt5_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt5_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt6_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt6_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gt7_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt7_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair33";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \gt1_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gt1_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair26";
  attribute ADDER_THRESHOLD of \gt1_rx_cdrlock_counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt1_rx_cdrlock_counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt1_rx_cdrlock_counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt1_rx_cdrlock_counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt1_rx_cdrlock_counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt1_rx_cdrlock_counter_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt1_rx_cdrlock_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt1_rx_cdrlock_counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \gt2_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gt2_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD of \gt2_rx_cdrlock_counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt2_rx_cdrlock_counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt2_rx_cdrlock_counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt2_rx_cdrlock_counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt2_rx_cdrlock_counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt2_rx_cdrlock_counter_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt2_rx_cdrlock_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt2_rx_cdrlock_counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \gt3_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gt3_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair28";
  attribute ADDER_THRESHOLD of \gt3_rx_cdrlock_counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt3_rx_cdrlock_counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt3_rx_cdrlock_counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt3_rx_cdrlock_counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt3_rx_cdrlock_counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt3_rx_cdrlock_counter_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt3_rx_cdrlock_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt3_rx_cdrlock_counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \gt4_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gt4_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair29";
  attribute ADDER_THRESHOLD of \gt4_rx_cdrlock_counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt4_rx_cdrlock_counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt4_rx_cdrlock_counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt4_rx_cdrlock_counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt4_rx_cdrlock_counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt4_rx_cdrlock_counter_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt4_rx_cdrlock_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt4_rx_cdrlock_counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \gt5_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gt5_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair30";
  attribute ADDER_THRESHOLD of \gt5_rx_cdrlock_counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt5_rx_cdrlock_counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt5_rx_cdrlock_counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt5_rx_cdrlock_counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt5_rx_cdrlock_counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt5_rx_cdrlock_counter_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt5_rx_cdrlock_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt5_rx_cdrlock_counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \gt6_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gt6_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair31";
  attribute ADDER_THRESHOLD of \gt6_rx_cdrlock_counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt6_rx_cdrlock_counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt6_rx_cdrlock_counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt6_rx_cdrlock_counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt6_rx_cdrlock_counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt6_rx_cdrlock_counter_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt6_rx_cdrlock_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt6_rx_cdrlock_counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \gt7_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gt7_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair32";
  attribute ADDER_THRESHOLD of \gt7_rx_cdrlock_counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt7_rx_cdrlock_counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt7_rx_cdrlock_counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt7_rx_cdrlock_counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt7_rx_cdrlock_counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt7_rx_cdrlock_counter_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt7_rx_cdrlock_counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt7_rx_cdrlock_counter_reg[8]_i_2\ : label is 35;
begin
  gt0_cpllfbclklost_out <= \<const0>\;
  gt0_dmonitorout_out(7) <= \<const0>\;
  gt0_dmonitorout_out(6) <= \<const0>\;
  gt0_dmonitorout_out(5) <= \<const0>\;
  gt0_dmonitorout_out(4) <= \<const0>\;
  gt0_dmonitorout_out(3) <= \<const0>\;
  gt0_dmonitorout_out(2) <= \<const0>\;
  gt0_dmonitorout_out(1) <= \<const0>\;
  gt0_dmonitorout_out(0) <= \<const0>\;
  gt0_drpdo_out(15) <= \<const0>\;
  gt0_drpdo_out(14) <= \<const0>\;
  gt0_drpdo_out(13) <= \<const0>\;
  gt0_drpdo_out(12) <= \<const0>\;
  gt0_drpdo_out(11) <= \<const0>\;
  gt0_drpdo_out(10) <= \<const0>\;
  gt0_drpdo_out(9) <= \<const0>\;
  gt0_drpdo_out(8) <= \<const0>\;
  gt0_drpdo_out(7) <= \<const0>\;
  gt0_drpdo_out(6) <= \<const0>\;
  gt0_drpdo_out(5) <= \<const0>\;
  gt0_drpdo_out(4) <= \<const0>\;
  gt0_drpdo_out(3) <= \<const0>\;
  gt0_drpdo_out(2) <= \<const0>\;
  gt0_drpdo_out(1) <= \<const0>\;
  gt0_drpdo_out(0) <= \<const0>\;
  gt0_drprdy_out <= \<const0>\;
  gt0_eyescandataerror_out <= \<const0>\;
  gt0_rxbufstatus_out(2) <= \<const0>\;
  gt0_rxbufstatus_out(1) <= \<const0>\;
  gt0_rxbufstatus_out(0) <= \<const0>\;
  gt0_rxbyteisaligned_out <= \<const0>\;
  gt0_rxbyterealign_out <= \<const0>\;
  gt0_rxchariscomma_out(3) <= \<const0>\;
  gt0_rxchariscomma_out(2) <= \<const0>\;
  gt0_rxchariscomma_out(1) <= \<const0>\;
  gt0_rxchariscomma_out(0) <= \<const0>\;
  gt0_rxcommadet_out <= \<const0>\;
  gt0_rxmonitorout_out(6) <= \<const0>\;
  gt0_rxmonitorout_out(5) <= \<const0>\;
  gt0_rxmonitorout_out(4) <= \<const0>\;
  gt0_rxmonitorout_out(3) <= \<const0>\;
  gt0_rxmonitorout_out(2) <= \<const0>\;
  gt0_rxmonitorout_out(1) <= \<const0>\;
  gt0_rxmonitorout_out(0) <= \<const0>\;
  gt0_rxoutclkfabric_out <= \<const0>\;
  gt0_rxprbserr_out <= \<const0>\;
  gt0_rxstatus_out(2) <= \<const0>\;
  gt0_rxstatus_out(1) <= \<const0>\;
  gt0_rxstatus_out(0) <= \<const0>\;
  gt0_txbufstatus_out(1) <= \<const0>\;
  gt0_txbufstatus_out(0) <= \<const0>\;
  gt0_txoutclkfabric_out <= \<const0>\;
  gt0_txoutclkpcs_out <= \<const0>\;
  gt1_cpllfbclklost_out <= \<const0>\;
  gt1_dmonitorout_out(7) <= \<const0>\;
  gt1_dmonitorout_out(6) <= \<const0>\;
  gt1_dmonitorout_out(5) <= \<const0>\;
  gt1_dmonitorout_out(4) <= \<const0>\;
  gt1_dmonitorout_out(3) <= \<const0>\;
  gt1_dmonitorout_out(2) <= \<const0>\;
  gt1_dmonitorout_out(1) <= \<const0>\;
  gt1_dmonitorout_out(0) <= \<const0>\;
  gt1_drpdo_out(15) <= \<const0>\;
  gt1_drpdo_out(14) <= \<const0>\;
  gt1_drpdo_out(13) <= \<const0>\;
  gt1_drpdo_out(12) <= \<const0>\;
  gt1_drpdo_out(11) <= \<const0>\;
  gt1_drpdo_out(10) <= \<const0>\;
  gt1_drpdo_out(9) <= \<const0>\;
  gt1_drpdo_out(8) <= \<const0>\;
  gt1_drpdo_out(7) <= \<const0>\;
  gt1_drpdo_out(6) <= \<const0>\;
  gt1_drpdo_out(5) <= \<const0>\;
  gt1_drpdo_out(4) <= \<const0>\;
  gt1_drpdo_out(3) <= \<const0>\;
  gt1_drpdo_out(2) <= \<const0>\;
  gt1_drpdo_out(1) <= \<const0>\;
  gt1_drpdo_out(0) <= \<const0>\;
  gt1_drprdy_out <= \<const0>\;
  gt1_eyescandataerror_out <= \<const0>\;
  gt1_rxbufstatus_out(2) <= \<const0>\;
  gt1_rxbufstatus_out(1) <= \<const0>\;
  gt1_rxbufstatus_out(0) <= \<const0>\;
  gt1_rxbyteisaligned_out <= \<const0>\;
  gt1_rxbyterealign_out <= \<const0>\;
  gt1_rxchariscomma_out(3) <= \<const0>\;
  gt1_rxchariscomma_out(2) <= \<const0>\;
  gt1_rxchariscomma_out(1) <= \<const0>\;
  gt1_rxchariscomma_out(0) <= \<const0>\;
  gt1_rxcommadet_out <= \<const0>\;
  gt1_rxmonitorout_out(6) <= \<const0>\;
  gt1_rxmonitorout_out(5) <= \<const0>\;
  gt1_rxmonitorout_out(4) <= \<const0>\;
  gt1_rxmonitorout_out(3) <= \<const0>\;
  gt1_rxmonitorout_out(2) <= \<const0>\;
  gt1_rxmonitorout_out(1) <= \<const0>\;
  gt1_rxmonitorout_out(0) <= \<const0>\;
  gt1_rxoutclk_out <= \<const0>\;
  gt1_rxoutclkfabric_out <= \<const0>\;
  gt1_rxprbserr_out <= \<const0>\;
  gt1_rxstatus_out(2) <= \<const0>\;
  gt1_rxstatus_out(1) <= \<const0>\;
  gt1_rxstatus_out(0) <= \<const0>\;
  gt1_txbufstatus_out(1) <= \<const0>\;
  gt1_txbufstatus_out(0) <= \<const0>\;
  gt1_txoutclk_out <= \<const0>\;
  gt1_txoutclkfabric_out <= \<const0>\;
  gt1_txoutclkpcs_out <= \<const0>\;
  gt2_cpllfbclklost_out <= \<const0>\;
  gt2_dmonitorout_out(7) <= \<const0>\;
  gt2_dmonitorout_out(6) <= \<const0>\;
  gt2_dmonitorout_out(5) <= \<const0>\;
  gt2_dmonitorout_out(4) <= \<const0>\;
  gt2_dmonitorout_out(3) <= \<const0>\;
  gt2_dmonitorout_out(2) <= \<const0>\;
  gt2_dmonitorout_out(1) <= \<const0>\;
  gt2_dmonitorout_out(0) <= \<const0>\;
  gt2_drpdo_out(15) <= \<const0>\;
  gt2_drpdo_out(14) <= \<const0>\;
  gt2_drpdo_out(13) <= \<const0>\;
  gt2_drpdo_out(12) <= \<const0>\;
  gt2_drpdo_out(11) <= \<const0>\;
  gt2_drpdo_out(10) <= \<const0>\;
  gt2_drpdo_out(9) <= \<const0>\;
  gt2_drpdo_out(8) <= \<const0>\;
  gt2_drpdo_out(7) <= \<const0>\;
  gt2_drpdo_out(6) <= \<const0>\;
  gt2_drpdo_out(5) <= \<const0>\;
  gt2_drpdo_out(4) <= \<const0>\;
  gt2_drpdo_out(3) <= \<const0>\;
  gt2_drpdo_out(2) <= \<const0>\;
  gt2_drpdo_out(1) <= \<const0>\;
  gt2_drpdo_out(0) <= \<const0>\;
  gt2_drprdy_out <= \<const0>\;
  gt2_eyescandataerror_out <= \<const0>\;
  gt2_rxbufstatus_out(2) <= \<const0>\;
  gt2_rxbufstatus_out(1) <= \<const0>\;
  gt2_rxbufstatus_out(0) <= \<const0>\;
  gt2_rxbyteisaligned_out <= \<const0>\;
  gt2_rxbyterealign_out <= \<const0>\;
  gt2_rxchariscomma_out(3) <= \<const0>\;
  gt2_rxchariscomma_out(2) <= \<const0>\;
  gt2_rxchariscomma_out(1) <= \<const0>\;
  gt2_rxchariscomma_out(0) <= \<const0>\;
  gt2_rxcommadet_out <= \<const0>\;
  gt2_rxmonitorout_out(6) <= \<const0>\;
  gt2_rxmonitorout_out(5) <= \<const0>\;
  gt2_rxmonitorout_out(4) <= \<const0>\;
  gt2_rxmonitorout_out(3) <= \<const0>\;
  gt2_rxmonitorout_out(2) <= \<const0>\;
  gt2_rxmonitorout_out(1) <= \<const0>\;
  gt2_rxmonitorout_out(0) <= \<const0>\;
  gt2_rxoutclk_out <= \<const0>\;
  gt2_rxoutclkfabric_out <= \<const0>\;
  gt2_rxprbserr_out <= \<const0>\;
  gt2_rxstatus_out(2) <= \<const0>\;
  gt2_rxstatus_out(1) <= \<const0>\;
  gt2_rxstatus_out(0) <= \<const0>\;
  gt2_txbufstatus_out(1) <= \<const0>\;
  gt2_txbufstatus_out(0) <= \<const0>\;
  gt2_txoutclk_out <= \<const0>\;
  gt2_txoutclkfabric_out <= \<const0>\;
  gt2_txoutclkpcs_out <= \<const0>\;
  gt3_cpllfbclklost_out <= \<const0>\;
  gt3_dmonitorout_out(7) <= \<const0>\;
  gt3_dmonitorout_out(6) <= \<const0>\;
  gt3_dmonitorout_out(5) <= \<const0>\;
  gt3_dmonitorout_out(4) <= \<const0>\;
  gt3_dmonitorout_out(3) <= \<const0>\;
  gt3_dmonitorout_out(2) <= \<const0>\;
  gt3_dmonitorout_out(1) <= \<const0>\;
  gt3_dmonitorout_out(0) <= \<const0>\;
  gt3_drpdo_out(15) <= \<const0>\;
  gt3_drpdo_out(14) <= \<const0>\;
  gt3_drpdo_out(13) <= \<const0>\;
  gt3_drpdo_out(12) <= \<const0>\;
  gt3_drpdo_out(11) <= \<const0>\;
  gt3_drpdo_out(10) <= \<const0>\;
  gt3_drpdo_out(9) <= \<const0>\;
  gt3_drpdo_out(8) <= \<const0>\;
  gt3_drpdo_out(7) <= \<const0>\;
  gt3_drpdo_out(6) <= \<const0>\;
  gt3_drpdo_out(5) <= \<const0>\;
  gt3_drpdo_out(4) <= \<const0>\;
  gt3_drpdo_out(3) <= \<const0>\;
  gt3_drpdo_out(2) <= \<const0>\;
  gt3_drpdo_out(1) <= \<const0>\;
  gt3_drpdo_out(0) <= \<const0>\;
  gt3_drprdy_out <= \<const0>\;
  gt3_eyescandataerror_out <= \<const0>\;
  gt3_rxbufstatus_out(2) <= \<const0>\;
  gt3_rxbufstatus_out(1) <= \<const0>\;
  gt3_rxbufstatus_out(0) <= \<const0>\;
  gt3_rxbyteisaligned_out <= \<const0>\;
  gt3_rxbyterealign_out <= \<const0>\;
  gt3_rxchariscomma_out(3) <= \<const0>\;
  gt3_rxchariscomma_out(2) <= \<const0>\;
  gt3_rxchariscomma_out(1) <= \<const0>\;
  gt3_rxchariscomma_out(0) <= \<const0>\;
  gt3_rxcommadet_out <= \<const0>\;
  gt3_rxmonitorout_out(6) <= \<const0>\;
  gt3_rxmonitorout_out(5) <= \<const0>\;
  gt3_rxmonitorout_out(4) <= \<const0>\;
  gt3_rxmonitorout_out(3) <= \<const0>\;
  gt3_rxmonitorout_out(2) <= \<const0>\;
  gt3_rxmonitorout_out(1) <= \<const0>\;
  gt3_rxmonitorout_out(0) <= \<const0>\;
  gt3_rxoutclk_out <= \<const0>\;
  gt3_rxoutclkfabric_out <= \<const0>\;
  gt3_rxprbserr_out <= \<const0>\;
  gt3_rxstatus_out(2) <= \<const0>\;
  gt3_rxstatus_out(1) <= \<const0>\;
  gt3_rxstatus_out(0) <= \<const0>\;
  gt3_txbufstatus_out(1) <= \<const0>\;
  gt3_txbufstatus_out(0) <= \<const0>\;
  gt3_txoutclk_out <= \<const0>\;
  gt3_txoutclkfabric_out <= \<const0>\;
  gt3_txoutclkpcs_out <= \<const0>\;
  gt4_cpllfbclklost_out <= \<const0>\;
  gt4_dmonitorout_out(7) <= \<const0>\;
  gt4_dmonitorout_out(6) <= \<const0>\;
  gt4_dmonitorout_out(5) <= \<const0>\;
  gt4_dmonitorout_out(4) <= \<const0>\;
  gt4_dmonitorout_out(3) <= \<const0>\;
  gt4_dmonitorout_out(2) <= \<const0>\;
  gt4_dmonitorout_out(1) <= \<const0>\;
  gt4_dmonitorout_out(0) <= \<const0>\;
  gt4_drpdo_out(15) <= \<const0>\;
  gt4_drpdo_out(14) <= \<const0>\;
  gt4_drpdo_out(13) <= \<const0>\;
  gt4_drpdo_out(12) <= \<const0>\;
  gt4_drpdo_out(11) <= \<const0>\;
  gt4_drpdo_out(10) <= \<const0>\;
  gt4_drpdo_out(9) <= \<const0>\;
  gt4_drpdo_out(8) <= \<const0>\;
  gt4_drpdo_out(7) <= \<const0>\;
  gt4_drpdo_out(6) <= \<const0>\;
  gt4_drpdo_out(5) <= \<const0>\;
  gt4_drpdo_out(4) <= \<const0>\;
  gt4_drpdo_out(3) <= \<const0>\;
  gt4_drpdo_out(2) <= \<const0>\;
  gt4_drpdo_out(1) <= \<const0>\;
  gt4_drpdo_out(0) <= \<const0>\;
  gt4_drprdy_out <= \<const0>\;
  gt4_eyescandataerror_out <= \<const0>\;
  gt4_rxbufstatus_out(2) <= \<const0>\;
  gt4_rxbufstatus_out(1) <= \<const0>\;
  gt4_rxbufstatus_out(0) <= \<const0>\;
  gt4_rxbyteisaligned_out <= \<const0>\;
  gt4_rxbyterealign_out <= \<const0>\;
  gt4_rxchariscomma_out(3) <= \<const0>\;
  gt4_rxchariscomma_out(2) <= \<const0>\;
  gt4_rxchariscomma_out(1) <= \<const0>\;
  gt4_rxchariscomma_out(0) <= \<const0>\;
  gt4_rxcommadet_out <= \<const0>\;
  gt4_rxmonitorout_out(6) <= \<const0>\;
  gt4_rxmonitorout_out(5) <= \<const0>\;
  gt4_rxmonitorout_out(4) <= \<const0>\;
  gt4_rxmonitorout_out(3) <= \<const0>\;
  gt4_rxmonitorout_out(2) <= \<const0>\;
  gt4_rxmonitorout_out(1) <= \<const0>\;
  gt4_rxmonitorout_out(0) <= \<const0>\;
  gt4_rxoutclk_out <= \<const0>\;
  gt4_rxoutclkfabric_out <= \<const0>\;
  gt4_rxprbserr_out <= \<const0>\;
  gt4_rxstatus_out(2) <= \<const0>\;
  gt4_rxstatus_out(1) <= \<const0>\;
  gt4_rxstatus_out(0) <= \<const0>\;
  gt4_txbufstatus_out(1) <= \<const0>\;
  gt4_txbufstatus_out(0) <= \<const0>\;
  gt4_txoutclk_out <= \<const0>\;
  gt4_txoutclkfabric_out <= \<const0>\;
  gt4_txoutclkpcs_out <= \<const0>\;
  gt5_cpllfbclklost_out <= \<const0>\;
  gt5_dmonitorout_out(7) <= \<const0>\;
  gt5_dmonitorout_out(6) <= \<const0>\;
  gt5_dmonitorout_out(5) <= \<const0>\;
  gt5_dmonitorout_out(4) <= \<const0>\;
  gt5_dmonitorout_out(3) <= \<const0>\;
  gt5_dmonitorout_out(2) <= \<const0>\;
  gt5_dmonitorout_out(1) <= \<const0>\;
  gt5_dmonitorout_out(0) <= \<const0>\;
  gt5_drpdo_out(15) <= \<const0>\;
  gt5_drpdo_out(14) <= \<const0>\;
  gt5_drpdo_out(13) <= \<const0>\;
  gt5_drpdo_out(12) <= \<const0>\;
  gt5_drpdo_out(11) <= \<const0>\;
  gt5_drpdo_out(10) <= \<const0>\;
  gt5_drpdo_out(9) <= \<const0>\;
  gt5_drpdo_out(8) <= \<const0>\;
  gt5_drpdo_out(7) <= \<const0>\;
  gt5_drpdo_out(6) <= \<const0>\;
  gt5_drpdo_out(5) <= \<const0>\;
  gt5_drpdo_out(4) <= \<const0>\;
  gt5_drpdo_out(3) <= \<const0>\;
  gt5_drpdo_out(2) <= \<const0>\;
  gt5_drpdo_out(1) <= \<const0>\;
  gt5_drpdo_out(0) <= \<const0>\;
  gt5_drprdy_out <= \<const0>\;
  gt5_eyescandataerror_out <= \<const0>\;
  gt5_rxbufstatus_out(2) <= \<const0>\;
  gt5_rxbufstatus_out(1) <= \<const0>\;
  gt5_rxbufstatus_out(0) <= \<const0>\;
  gt5_rxbyteisaligned_out <= \<const0>\;
  gt5_rxbyterealign_out <= \<const0>\;
  gt5_rxchariscomma_out(3) <= \<const0>\;
  gt5_rxchariscomma_out(2) <= \<const0>\;
  gt5_rxchariscomma_out(1) <= \<const0>\;
  gt5_rxchariscomma_out(0) <= \<const0>\;
  gt5_rxcommadet_out <= \<const0>\;
  gt5_rxmonitorout_out(6) <= \<const0>\;
  gt5_rxmonitorout_out(5) <= \<const0>\;
  gt5_rxmonitorout_out(4) <= \<const0>\;
  gt5_rxmonitorout_out(3) <= \<const0>\;
  gt5_rxmonitorout_out(2) <= \<const0>\;
  gt5_rxmonitorout_out(1) <= \<const0>\;
  gt5_rxmonitorout_out(0) <= \<const0>\;
  gt5_rxoutclk_out <= \<const0>\;
  gt5_rxoutclkfabric_out <= \<const0>\;
  gt5_rxprbserr_out <= \<const0>\;
  gt5_rxstatus_out(2) <= \<const0>\;
  gt5_rxstatus_out(1) <= \<const0>\;
  gt5_rxstatus_out(0) <= \<const0>\;
  gt5_txbufstatus_out(1) <= \<const0>\;
  gt5_txbufstatus_out(0) <= \<const0>\;
  gt5_txoutclk_out <= \<const0>\;
  gt5_txoutclkfabric_out <= \<const0>\;
  gt5_txoutclkpcs_out <= \<const0>\;
  gt6_cpllfbclklost_out <= \<const0>\;
  gt6_dmonitorout_out(7) <= \<const0>\;
  gt6_dmonitorout_out(6) <= \<const0>\;
  gt6_dmonitorout_out(5) <= \<const0>\;
  gt6_dmonitorout_out(4) <= \<const0>\;
  gt6_dmonitorout_out(3) <= \<const0>\;
  gt6_dmonitorout_out(2) <= \<const0>\;
  gt6_dmonitorout_out(1) <= \<const0>\;
  gt6_dmonitorout_out(0) <= \<const0>\;
  gt6_drpdo_out(15) <= \<const0>\;
  gt6_drpdo_out(14) <= \<const0>\;
  gt6_drpdo_out(13) <= \<const0>\;
  gt6_drpdo_out(12) <= \<const0>\;
  gt6_drpdo_out(11) <= \<const0>\;
  gt6_drpdo_out(10) <= \<const0>\;
  gt6_drpdo_out(9) <= \<const0>\;
  gt6_drpdo_out(8) <= \<const0>\;
  gt6_drpdo_out(7) <= \<const0>\;
  gt6_drpdo_out(6) <= \<const0>\;
  gt6_drpdo_out(5) <= \<const0>\;
  gt6_drpdo_out(4) <= \<const0>\;
  gt6_drpdo_out(3) <= \<const0>\;
  gt6_drpdo_out(2) <= \<const0>\;
  gt6_drpdo_out(1) <= \<const0>\;
  gt6_drpdo_out(0) <= \<const0>\;
  gt6_drprdy_out <= \<const0>\;
  gt6_eyescandataerror_out <= \<const0>\;
  gt6_rxbufstatus_out(2) <= \<const0>\;
  gt6_rxbufstatus_out(1) <= \<const0>\;
  gt6_rxbufstatus_out(0) <= \<const0>\;
  gt6_rxbyteisaligned_out <= \<const0>\;
  gt6_rxbyterealign_out <= \<const0>\;
  gt6_rxchariscomma_out(3) <= \<const0>\;
  gt6_rxchariscomma_out(2) <= \<const0>\;
  gt6_rxchariscomma_out(1) <= \<const0>\;
  gt6_rxchariscomma_out(0) <= \<const0>\;
  gt6_rxcommadet_out <= \<const0>\;
  gt6_rxmonitorout_out(6) <= \<const0>\;
  gt6_rxmonitorout_out(5) <= \<const0>\;
  gt6_rxmonitorout_out(4) <= \<const0>\;
  gt6_rxmonitorout_out(3) <= \<const0>\;
  gt6_rxmonitorout_out(2) <= \<const0>\;
  gt6_rxmonitorout_out(1) <= \<const0>\;
  gt6_rxmonitorout_out(0) <= \<const0>\;
  gt6_rxoutclk_out <= \<const0>\;
  gt6_rxoutclkfabric_out <= \<const0>\;
  gt6_rxprbserr_out <= \<const0>\;
  gt6_rxstatus_out(2) <= \<const0>\;
  gt6_rxstatus_out(1) <= \<const0>\;
  gt6_rxstatus_out(0) <= \<const0>\;
  gt6_txbufstatus_out(1) <= \<const0>\;
  gt6_txbufstatus_out(0) <= \<const0>\;
  gt6_txoutclk_out <= \<const0>\;
  gt6_txoutclkfabric_out <= \<const0>\;
  gt6_txoutclkpcs_out <= \<const0>\;
  gt7_cpllfbclklost_out <= \<const0>\;
  gt7_dmonitorout_out(7) <= \<const0>\;
  gt7_dmonitorout_out(6) <= \<const0>\;
  gt7_dmonitorout_out(5) <= \<const0>\;
  gt7_dmonitorout_out(4) <= \<const0>\;
  gt7_dmonitorout_out(3) <= \<const0>\;
  gt7_dmonitorout_out(2) <= \<const0>\;
  gt7_dmonitorout_out(1) <= \<const0>\;
  gt7_dmonitorout_out(0) <= \<const0>\;
  gt7_drpdo_out(15) <= \<const0>\;
  gt7_drpdo_out(14) <= \<const0>\;
  gt7_drpdo_out(13) <= \<const0>\;
  gt7_drpdo_out(12) <= \<const0>\;
  gt7_drpdo_out(11) <= \<const0>\;
  gt7_drpdo_out(10) <= \<const0>\;
  gt7_drpdo_out(9) <= \<const0>\;
  gt7_drpdo_out(8) <= \<const0>\;
  gt7_drpdo_out(7) <= \<const0>\;
  gt7_drpdo_out(6) <= \<const0>\;
  gt7_drpdo_out(5) <= \<const0>\;
  gt7_drpdo_out(4) <= \<const0>\;
  gt7_drpdo_out(3) <= \<const0>\;
  gt7_drpdo_out(2) <= \<const0>\;
  gt7_drpdo_out(1) <= \<const0>\;
  gt7_drpdo_out(0) <= \<const0>\;
  gt7_drprdy_out <= \<const0>\;
  gt7_eyescandataerror_out <= \<const0>\;
  gt7_rxbufstatus_out(2) <= \<const0>\;
  gt7_rxbufstatus_out(1) <= \<const0>\;
  gt7_rxbufstatus_out(0) <= \<const0>\;
  gt7_rxbyteisaligned_out <= \<const0>\;
  gt7_rxbyterealign_out <= \<const0>\;
  gt7_rxchariscomma_out(3) <= \<const0>\;
  gt7_rxchariscomma_out(2) <= \<const0>\;
  gt7_rxchariscomma_out(1) <= \<const0>\;
  gt7_rxchariscomma_out(0) <= \<const0>\;
  gt7_rxcommadet_out <= \<const0>\;
  gt7_rxmonitorout_out(6) <= \<const0>\;
  gt7_rxmonitorout_out(5) <= \<const0>\;
  gt7_rxmonitorout_out(4) <= \<const0>\;
  gt7_rxmonitorout_out(3) <= \<const0>\;
  gt7_rxmonitorout_out(2) <= \<const0>\;
  gt7_rxmonitorout_out(1) <= \<const0>\;
  gt7_rxmonitorout_out(0) <= \<const0>\;
  gt7_rxoutclk_out <= \<const0>\;
  gt7_rxoutclkfabric_out <= \<const0>\;
  gt7_rxprbserr_out <= \<const0>\;
  gt7_rxstatus_out(2) <= \<const0>\;
  gt7_rxstatus_out(1) <= \<const0>\;
  gt7_rxstatus_out(0) <= \<const0>\;
  gt7_txbufstatus_out(1) <= \<const0>\;
  gt7_txbufstatus_out(0) <= \<const0>\;
  gt7_txoutclk_out <= \<const0>\;
  gt7_txoutclkfabric_out <= \<const0>\;
  gt7_txoutclkpcs_out <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
design_1_jesd204_phy_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_multi_gt
     port map (
      SR(0) => gt0_gtrxreset_i,
      data_in => gt_cplllock_i,
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_gtxrxn_in => gt0_gtxrxn_in,
      gt0_gtxrxp_in => gt0_gtxrxp_in,
      gt0_gtxtxn_out => gt0_gtxtxn_out,
      gt0_gtxtxp_out => gt0_gtxtxp_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxdata_out(31 downto 0) => gt0_rxdata_out(31 downto 0),
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxoutclk_out => gt0_rxoutclk_out,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txcharisk_in(3 downto 0) => gt0_txcharisk_in(3 downto 0),
      gt0_txdata_in(31 downto 0) => gt0_txdata_in(31 downto 0),
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_cplllock_out => gt1_cplllock_out,
      gt1_gtxrxn_in => gt1_gtxrxn_in,
      gt1_gtxrxp_in => gt1_gtxrxp_in,
      gt1_gtxtxn_out => gt1_gtxtxn_out,
      gt1_gtxtxp_out => gt1_gtxtxp_out,
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt1_rxcharisk_out(3 downto 0) => gt1_rxcharisk_out(3 downto 0),
      gt1_rxdata_out(31 downto 0) => gt1_rxdata_out(31 downto 0),
      gt1_rxdisperr_out(3 downto 0) => gt1_rxdisperr_out(3 downto 0),
      gt1_rxnotintable_out(3 downto 0) => gt1_rxnotintable_out(3 downto 0),
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      gt1_txcharisk_in(3 downto 0) => gt1_txcharisk_in(3 downto 0),
      gt1_txdata_in(31 downto 0) => gt1_txdata_in(31 downto 0),
      gt1_txresetdone_out => gt1_txresetdone_out,
      gt2_cplllock_out => gt2_cplllock_out,
      gt2_gtxrxn_in => gt2_gtxrxn_in,
      gt2_gtxrxp_in => gt2_gtxrxp_in,
      gt2_gtxtxn_out => gt2_gtxtxn_out,
      gt2_gtxtxp_out => gt2_gtxtxp_out,
      gt2_rxcharisk_out(3 downto 0) => gt2_rxcharisk_out(3 downto 0),
      gt2_rxdata_out(31 downto 0) => gt2_rxdata_out(31 downto 0),
      gt2_rxdisperr_out(3 downto 0) => gt2_rxdisperr_out(3 downto 0),
      gt2_rxnotintable_out(3 downto 0) => gt2_rxnotintable_out(3 downto 0),
      gt2_rxresetdone_out => gt2_rxresetdone_out,
      gt2_txcharisk_in(3 downto 0) => gt2_txcharisk_in(3 downto 0),
      gt2_txdata_in(31 downto 0) => gt2_txdata_in(31 downto 0),
      gt2_txresetdone_out => gt2_txresetdone_out,
      gt3_cplllock_out => gt3_cplllock_out,
      gt3_gtxrxn_in => gt3_gtxrxn_in,
      gt3_gtxrxp_in => gt3_gtxrxp_in,
      gt3_gtxtxn_out => gt3_gtxtxn_out,
      gt3_gtxtxp_out => gt3_gtxtxp_out,
      gt3_rxcharisk_out(3 downto 0) => gt3_rxcharisk_out(3 downto 0),
      gt3_rxdata_out(31 downto 0) => gt3_rxdata_out(31 downto 0),
      gt3_rxdisperr_out(3 downto 0) => gt3_rxdisperr_out(3 downto 0),
      gt3_rxnotintable_out(3 downto 0) => gt3_rxnotintable_out(3 downto 0),
      gt3_rxresetdone_out => gt3_rxresetdone_out,
      gt3_txcharisk_in(3 downto 0) => gt3_txcharisk_in(3 downto 0),
      gt3_txdata_in(31 downto 0) => gt3_txdata_in(31 downto 0),
      gt3_txresetdone_out => gt3_txresetdone_out,
      gt4_cplllock_out => gt4_cplllock_out,
      gt4_gtxrxn_in => gt4_gtxrxn_in,
      gt4_gtxrxp_in => gt4_gtxrxp_in,
      gt4_gtxtxn_out => gt4_gtxtxn_out,
      gt4_gtxtxp_out => gt4_gtxtxp_out,
      gt4_rxcharisk_out(3 downto 0) => gt4_rxcharisk_out(3 downto 0),
      gt4_rxdata_out(31 downto 0) => gt4_rxdata_out(31 downto 0),
      gt4_rxdisperr_out(3 downto 0) => gt4_rxdisperr_out(3 downto 0),
      gt4_rxnotintable_out(3 downto 0) => gt4_rxnotintable_out(3 downto 0),
      gt4_rxresetdone_out => gt4_rxresetdone_out,
      gt4_txcharisk_in(3 downto 0) => gt4_txcharisk_in(3 downto 0),
      gt4_txdata_in(31 downto 0) => gt4_txdata_in(31 downto 0),
      gt4_txresetdone_out => gt4_txresetdone_out,
      gt5_cplllock_out => gt5_cplllock_out,
      gt5_gtxrxn_in => gt5_gtxrxn_in,
      gt5_gtxrxp_in => gt5_gtxrxp_in,
      gt5_gtxtxn_out => gt5_gtxtxn_out,
      gt5_gtxtxp_out => gt5_gtxtxp_out,
      gt5_rxcharisk_out(3 downto 0) => gt5_rxcharisk_out(3 downto 0),
      gt5_rxdata_out(31 downto 0) => gt5_rxdata_out(31 downto 0),
      gt5_rxdisperr_out(3 downto 0) => gt5_rxdisperr_out(3 downto 0),
      gt5_rxnotintable_out(3 downto 0) => gt5_rxnotintable_out(3 downto 0),
      gt5_rxresetdone_out => gt5_rxresetdone_out,
      gt5_txcharisk_in(3 downto 0) => gt5_txcharisk_in(3 downto 0),
      gt5_txdata_in(31 downto 0) => gt5_txdata_in(31 downto 0),
      gt5_txresetdone_out => gt5_txresetdone_out,
      gt6_cplllock_out => gt6_cplllock_out,
      gt6_gtxrxn_in => gt6_gtxrxn_in,
      gt6_gtxrxp_in => gt6_gtxrxp_in,
      gt6_gtxtxn_out => gt6_gtxtxn_out,
      gt6_gtxtxp_out => gt6_gtxtxp_out,
      gt6_rxcharisk_out(3 downto 0) => gt6_rxcharisk_out(3 downto 0),
      gt6_rxdata_out(31 downto 0) => gt6_rxdata_out(31 downto 0),
      gt6_rxdisperr_out(3 downto 0) => gt6_rxdisperr_out(3 downto 0),
      gt6_rxnotintable_out(3 downto 0) => gt6_rxnotintable_out(3 downto 0),
      gt6_rxresetdone_out => gt6_rxresetdone_out,
      gt6_txcharisk_in(3 downto 0) => gt6_txcharisk_in(3 downto 0),
      gt6_txdata_in(31 downto 0) => gt6_txdata_in(31 downto 0),
      gt6_txresetdone_out => gt6_txresetdone_out,
      gt7_cplllock_out => gt7_cplllock_out,
      gt7_gtxrxn_in => gt7_gtxrxn_in,
      gt7_gtxrxp_in => gt7_gtxrxp_in,
      gt7_gtxtxn_out => gt7_gtxtxn_out,
      gt7_gtxtxp_out => gt7_gtxtxp_out,
      gt7_rxcharisk_out(3 downto 0) => gt7_rxcharisk_out(3 downto 0),
      gt7_rxdata_out(31 downto 0) => gt7_rxdata_out(31 downto 0),
      gt7_rxdisperr_out(3 downto 0) => gt7_rxdisperr_out(3 downto 0),
      gt7_rxnotintable_out(3 downto 0) => gt7_rxnotintable_out(3 downto 0),
      gt7_rxresetdone_out => gt7_rxresetdone_out,
      gt7_txcharisk_in(3 downto 0) => gt7_txcharisk_in(3 downto 0),
      gt7_txdata_in(31 downto 0) => gt7_txdata_in(31 downto 0),
      gt7_txresetdone_out => gt7_txresetdone_out,
      gt_rx_cpllreset_t => gt_rx_cpllreset_t,
      gt_rxuserrdy_t => gt_rxuserrdy_t,
      gt_tx_cpllreset_t => gt_tx_cpllreset_t,
      gt_txuserrdy_t => gt_txuserrdy_t,
      gtxe2_i => gt_txresetdone_i,
      gtxe2_i_0 => gt_rxresetdone_i
    );
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      O => gt0_rx_cdrlock_counter(0)
    );
\gt0_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O => gt0_rx_cdrlock_counter(10)
    );
\gt0_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter(11)
    );
\gt0_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O => gt0_rx_cdrlock_counter(12)
    );
\gt0_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt0_rx_cdrlock_counter(13)
    );
\gt0_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt0_rx_cdrlock_counter(14)
    );
\gt0_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt0_rx_cdrlock_counter(15)
    );
\gt0_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt0_rx_cdrlock_counter(16)
    );
\gt0_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt0_rx_cdrlock_counter(17)
    );
\gt0_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt0_rx_cdrlock_counter(18)
    );
\gt0_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt0_rx_cdrlock_counter(19)
    );
\gt0_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter(1)
    );
\gt0_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt0_rx_cdrlock_counter(20)
    );
\gt0_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt0_rx_cdrlock_counter(21)
    );
\gt0_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt0_rx_cdrlock_counter(22)
    );
\gt0_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt0_rx_cdrlock_counter(23)
    );
\gt0_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt0_rx_cdrlock_counter(24)
    );
\gt0_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt0_rx_cdrlock_counter(25)
    );
\gt0_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt0_rx_cdrlock_counter(26)
    );
\gt0_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt0_rx_cdrlock_counter(27)
    );
\gt0_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt0_rx_cdrlock_counter(28)
    );
\gt0_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      O => gt0_rx_cdrlock_counter(29)
    );
\gt0_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O => gt0_rx_cdrlock_counter(2)
    );
\gt0_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O => gt0_rx_cdrlock_counter(30)
    );
\gt0_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O => gt0_rx_cdrlock_counter(31)
    );
\gt0_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[27]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[26]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[29]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[28]\,
      O => \gt0_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[10]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[11]\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[4]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[5]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[2]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[3]\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_8_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_9_n_0\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[30]\,
      I4 => \gt0_rx_cdrlock_counter_reg_n_0_[1]\,
      I5 => \gt0_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[15]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[14]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[17]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[16]\,
      O => \gt0_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[7]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[6]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[8]\,
      O => \gt0_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[23]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[22]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[25]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[24]\,
      O => \gt0_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[19]\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[18]\,
      I2 => \gt0_rx_cdrlock_counter_reg_n_0_[21]\,
      I3 => \gt0_rx_cdrlock_counter_reg_n_0_[20]\,
      O => \gt0_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt0_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt0_rx_cdrlock_counter(3)
    );
\gt0_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt0_rx_cdrlock_counter(4)
    );
\gt0_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter(5)
    );
\gt0_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt0_rx_cdrlock_counter(6)
    );
\gt0_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O => gt0_rx_cdrlock_counter(7)
    );
\gt0_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt0_rx_cdrlock_counter(8)
    );
\gt0_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      O => gt0_rx_cdrlock_counter(9)
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(0),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(10),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(11),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(12),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(13),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(14),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(15),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(16),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt0_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(17),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(18),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(19),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(1),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(20),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt0_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(21),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(22),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(23),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(24),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt0_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(25),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(26),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(27),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(28),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt0_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(29),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(2),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(30),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(31),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt0_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt0_rx_cdrlock_counter_reg[31]_i_5_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt0_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \gt0_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      S(3) => '0',
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(3),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(4),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(5),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(6),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(7),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(8),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt0_gtrxreset_i
    );
\gt0_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt0_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt0_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt0_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt0_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt0_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlock_counter(9),
      Q => \gt0_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt0_gtrxreset_i
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => \gt0_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      O => gt1_rx_cdrlock_counter(0)
    );
\gt1_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(10),
      O => gt1_rx_cdrlock_counter(10)
    );
\gt1_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => data0(11),
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt1_rx_cdrlock_counter(11)
    );
\gt1_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(12),
      O => gt1_rx_cdrlock_counter(12)
    );
\gt1_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(13),
      O => gt1_rx_cdrlock_counter(13)
    );
\gt1_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(14),
      O => gt1_rx_cdrlock_counter(14)
    );
\gt1_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(15),
      O => gt1_rx_cdrlock_counter(15)
    );
\gt1_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(16),
      O => gt1_rx_cdrlock_counter(16)
    );
\gt1_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(17),
      O => gt1_rx_cdrlock_counter(17)
    );
\gt1_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(18),
      O => gt1_rx_cdrlock_counter(18)
    );
\gt1_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(19),
      O => gt1_rx_cdrlock_counter(19)
    );
\gt1_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => data0(1),
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt1_rx_cdrlock_counter(1)
    );
\gt1_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(20),
      O => gt1_rx_cdrlock_counter(20)
    );
\gt1_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(21),
      O => gt1_rx_cdrlock_counter(21)
    );
\gt1_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(22),
      O => gt1_rx_cdrlock_counter(22)
    );
\gt1_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(23),
      O => gt1_rx_cdrlock_counter(23)
    );
\gt1_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(24),
      O => gt1_rx_cdrlock_counter(24)
    );
\gt1_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(25),
      O => gt1_rx_cdrlock_counter(25)
    );
\gt1_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(26),
      O => gt1_rx_cdrlock_counter(26)
    );
\gt1_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(27),
      O => gt1_rx_cdrlock_counter(27)
    );
\gt1_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(28),
      O => gt1_rx_cdrlock_counter(28)
    );
\gt1_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(29),
      O => gt1_rx_cdrlock_counter(29)
    );
\gt1_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(2),
      O => gt1_rx_cdrlock_counter(2)
    );
\gt1_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(30),
      O => gt1_rx_cdrlock_counter(30)
    );
\gt1_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(31),
      O => gt1_rx_cdrlock_counter(31)
    );
\gt1_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[27]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[26]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[29]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[28]\,
      O => \gt1_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[10]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[11]\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[4]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[5]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[2]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[3]\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter[31]_i_8_n_0\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_9_n_0\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[30]\,
      I4 => \gt1_rx_cdrlock_counter_reg_n_0_[1]\,
      I5 => \gt1_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt1_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[15]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[14]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[17]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[16]\,
      O => \gt1_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[7]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[6]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[8]\,
      O => \gt1_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[23]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[22]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[25]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[24]\,
      O => \gt1_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt1_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[19]\,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[18]\,
      I2 => \gt1_rx_cdrlock_counter_reg_n_0_[21]\,
      I3 => \gt1_rx_cdrlock_counter_reg_n_0_[20]\,
      O => \gt1_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt1_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(3),
      O => gt1_rx_cdrlock_counter(3)
    );
\gt1_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(4),
      O => gt1_rx_cdrlock_counter(4)
    );
\gt1_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => data0(5),
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt1_rx_cdrlock_counter(5)
    );
\gt1_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(6),
      O => gt1_rx_cdrlock_counter(6)
    );
\gt1_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(7),
      O => gt1_rx_cdrlock_counter(7)
    );
\gt1_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(8),
      O => gt1_rx_cdrlock_counter(8)
    );
\gt1_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(9),
      O => gt1_rx_cdrlock_counter(9)
    );
\gt1_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(0),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(10),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(11),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(12),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt1_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(13),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(14),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(15),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(16),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt1_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(17),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(18),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(19),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(1),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(20),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt1_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(21),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(22),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(23),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(24),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt1_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(25),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(26),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(27),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(28),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt1_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(29),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(2),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(30),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(31),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt1_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt1_rx_cdrlock_counter_reg[31]_i_5_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt1_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt1_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(3),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(4),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt1_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(5),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(6),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(7),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(8),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt0_gtrxreset_i
    );
\gt1_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt1_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt1_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \gt1_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt1_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt1_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt1_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt1_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlock_counter(9),
      Q => \gt1_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt0_gtrxreset_i
    );
gt1_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => gt1_rx_cdrlocked_reg_n_0,
      I1 => \gt1_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt1_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt1_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt1_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt1_rx_cdrlocked_i_1_n_0
    );
gt1_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt1_rx_cdrlocked_i_1_n_0,
      Q => gt1_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      O => gt2_rx_cdrlock_counter(0)
    );
\gt2_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(10)
    );
\gt2_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt2_rx_cdrlock_counter(11)
    );
\gt2_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(12)
    );
\gt2_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(13)
    );
\gt2_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(14)
    );
\gt2_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(15)
    );
\gt2_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(16)
    );
\gt2_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(17)
    );
\gt2_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(18)
    );
\gt2_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(19)
    );
\gt2_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt2_rx_cdrlock_counter(1)
    );
\gt2_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(20)
    );
\gt2_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(21)
    );
\gt2_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(22)
    );
\gt2_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(23)
    );
\gt2_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(24)
    );
\gt2_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(25)
    );
\gt2_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(26)
    );
\gt2_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(27)
    );
\gt2_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(28)
    );
\gt2_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      O => gt2_rx_cdrlock_counter(29)
    );
\gt2_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(2)
    );
\gt2_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O => gt2_rx_cdrlock_counter(30)
    );
\gt2_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O => gt2_rx_cdrlock_counter(31)
    );
\gt2_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[27]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[26]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[29]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[28]\,
      O => \gt2_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[10]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[11]\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt2_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[4]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[5]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[2]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[3]\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt2_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter[31]_i_8_n_0\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_9_n_0\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[30]\,
      I4 => \gt2_rx_cdrlock_counter_reg_n_0_[1]\,
      I5 => \gt2_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt2_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[15]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[14]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[17]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[16]\,
      O => \gt2_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[7]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[6]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[8]\,
      O => \gt2_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[23]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[22]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[25]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[24]\,
      O => \gt2_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt2_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[19]\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[18]\,
      I2 => \gt2_rx_cdrlock_counter_reg_n_0_[21]\,
      I3 => \gt2_rx_cdrlock_counter_reg_n_0_[20]\,
      O => \gt2_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt2_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(3)
    );
\gt2_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(4)
    );
\gt2_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt2_rx_cdrlock_counter(5)
    );
\gt2_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt2_rx_cdrlock_counter(6)
    );
\gt2_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O => gt2_rx_cdrlock_counter(7)
    );
\gt2_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt2_rx_cdrlock_counter(8)
    );
\gt2_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      O => gt2_rx_cdrlock_counter(9)
    );
\gt2_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(0),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(10),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(11),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(12),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt2_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(13),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(14),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(15),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(16),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt2_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(17),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(18),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(19),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(1),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(20),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt2_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(21),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(22),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(23),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(24),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt2_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(25),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(26),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(27),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(28),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt2_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(29),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(2),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(30),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(31),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt2_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt2_rx_cdrlock_counter_reg[31]_i_5_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt2_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \gt2_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      S(3) => '0',
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt2_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(3),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(4),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt2_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(5),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(6),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(7),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(8),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt0_gtrxreset_i
    );
\gt2_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt2_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt2_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt2_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt2_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt2_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt2_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt2_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlock_counter(9),
      Q => \gt2_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt0_gtrxreset_i
    );
gt2_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => gt2_rx_cdrlocked_reg_n_0,
      I1 => \gt2_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt2_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt2_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt2_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt2_rx_cdrlocked_i_1_n_0
    );
gt2_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt2_rx_cdrlocked_i_1_n_0,
      Q => gt2_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      O => gt3_rx_cdrlock_counter(0)
    );
\gt3_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(10)
    );
\gt3_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt3_rx_cdrlock_counter(11)
    );
\gt3_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(12)
    );
\gt3_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(13)
    );
\gt3_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(14)
    );
\gt3_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(15)
    );
\gt3_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(16)
    );
\gt3_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(17)
    );
\gt3_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(18)
    );
\gt3_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(19)
    );
\gt3_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt3_rx_cdrlock_counter(1)
    );
\gt3_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(20)
    );
\gt3_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(21)
    );
\gt3_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(22)
    );
\gt3_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(23)
    );
\gt3_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(24)
    );
\gt3_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(25)
    );
\gt3_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(26)
    );
\gt3_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(27)
    );
\gt3_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(28)
    );
\gt3_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      O => gt3_rx_cdrlock_counter(29)
    );
\gt3_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(2)
    );
\gt3_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O => gt3_rx_cdrlock_counter(30)
    );
\gt3_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O => gt3_rx_cdrlock_counter(31)
    );
\gt3_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[27]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[26]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[29]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[28]\,
      O => \gt3_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[10]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[11]\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt3_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[4]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[5]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[2]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[3]\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt3_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter[31]_i_8_n_0\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_9_n_0\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[30]\,
      I4 => \gt3_rx_cdrlock_counter_reg_n_0_[1]\,
      I5 => \gt3_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt3_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[15]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[14]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[17]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[16]\,
      O => \gt3_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[7]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[6]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[8]\,
      O => \gt3_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[23]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[22]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[25]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[24]\,
      O => \gt3_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt3_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[19]\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[18]\,
      I2 => \gt3_rx_cdrlock_counter_reg_n_0_[21]\,
      I3 => \gt3_rx_cdrlock_counter_reg_n_0_[20]\,
      O => \gt3_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt3_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(3)
    );
\gt3_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(4)
    );
\gt3_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt3_rx_cdrlock_counter(5)
    );
\gt3_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt3_rx_cdrlock_counter(6)
    );
\gt3_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O => gt3_rx_cdrlock_counter(7)
    );
\gt3_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt3_rx_cdrlock_counter(8)
    );
\gt3_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      O => gt3_rx_cdrlock_counter(9)
    );
\gt3_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(0),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(10),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(11),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(12),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt3_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(13),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(14),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(15),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(16),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt3_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(17),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(18),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(19),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(1),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(20),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt3_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(21),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(22),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(23),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(24),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt3_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(25),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(26),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(27),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(28),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt3_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(29),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(2),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(30),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(31),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt3_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt3_rx_cdrlock_counter_reg[31]_i_5_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt3_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \gt3_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      S(3) => '0',
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt3_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(3),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(4),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt3_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(5),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(6),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(7),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(8),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt0_gtrxreset_i
    );
\gt3_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt3_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt3_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt3_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt3_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt3_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt3_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt3_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlock_counter(9),
      Q => \gt3_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt0_gtrxreset_i
    );
gt3_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => gt3_rx_cdrlocked_reg_n_0,
      I1 => \gt3_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt3_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt3_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt3_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt3_rx_cdrlocked_i_1_n_0
    );
gt3_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt3_rx_cdrlocked_i_1_n_0,
      Q => gt3_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      O => gt4_rx_cdrlock_counter(0)
    );
\gt4_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(10)
    );
\gt4_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt4_rx_cdrlock_counter(11)
    );
\gt4_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(12)
    );
\gt4_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(13)
    );
\gt4_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(14)
    );
\gt4_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(15)
    );
\gt4_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(16)
    );
\gt4_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(17)
    );
\gt4_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(18)
    );
\gt4_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(19)
    );
\gt4_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt4_rx_cdrlock_counter(1)
    );
\gt4_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(20)
    );
\gt4_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(21)
    );
\gt4_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(22)
    );
\gt4_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(23)
    );
\gt4_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(24)
    );
\gt4_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(25)
    );
\gt4_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(26)
    );
\gt4_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(27)
    );
\gt4_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(28)
    );
\gt4_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      O => gt4_rx_cdrlock_counter(29)
    );
\gt4_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(2)
    );
\gt4_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O => gt4_rx_cdrlock_counter(30)
    );
\gt4_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O => gt4_rx_cdrlock_counter(31)
    );
\gt4_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[27]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[26]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[29]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[28]\,
      O => \gt4_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[10]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[11]\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt4_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[4]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[5]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[2]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[3]\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt4_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter[31]_i_8_n_0\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_9_n_0\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[30]\,
      I4 => \gt4_rx_cdrlock_counter_reg_n_0_[1]\,
      I5 => \gt4_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt4_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[15]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[14]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[17]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[16]\,
      O => \gt4_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[7]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[6]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[8]\,
      O => \gt4_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[23]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[22]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[25]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[24]\,
      O => \gt4_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt4_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[19]\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[18]\,
      I2 => \gt4_rx_cdrlock_counter_reg_n_0_[21]\,
      I3 => \gt4_rx_cdrlock_counter_reg_n_0_[20]\,
      O => \gt4_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt4_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(3)
    );
\gt4_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(4)
    );
\gt4_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt4_rx_cdrlock_counter(5)
    );
\gt4_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt4_rx_cdrlock_counter(6)
    );
\gt4_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O => gt4_rx_cdrlock_counter(7)
    );
\gt4_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt4_rx_cdrlock_counter(8)
    );
\gt4_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      O => gt4_rx_cdrlock_counter(9)
    );
\gt4_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(0),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(10),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(11),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(12),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt4_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(13),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(14),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(15),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(16),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt4_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(17),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(18),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(19),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(1),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(20),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt4_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(21),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(22),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(23),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(24),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt4_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(25),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(26),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(27),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(28),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt4_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(29),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(2),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(30),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(31),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt4_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt4_rx_cdrlock_counter_reg[31]_i_5_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt4_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \gt4_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      S(3) => '0',
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt4_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(3),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(4),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt4_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(5),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(6),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(7),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(8),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt0_gtrxreset_i
    );
\gt4_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt4_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt4_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt4_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt4_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt4_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt4_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt4_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlock_counter(9),
      Q => \gt4_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt0_gtrxreset_i
    );
gt4_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => gt4_rx_cdrlocked_reg_n_0,
      I1 => \gt4_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt4_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt4_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt4_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt4_rx_cdrlocked_i_1_n_0
    );
gt4_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt4_rx_cdrlocked_i_1_n_0,
      Q => gt4_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      O => gt5_rx_cdrlock_counter(0)
    );
\gt5_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(10)
    );
\gt5_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt5_rx_cdrlock_counter(11)
    );
\gt5_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(12)
    );
\gt5_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(13)
    );
\gt5_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(14)
    );
\gt5_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(15)
    );
\gt5_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(16)
    );
\gt5_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(17)
    );
\gt5_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(18)
    );
\gt5_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(19)
    );
\gt5_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt5_rx_cdrlock_counter(1)
    );
\gt5_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(20)
    );
\gt5_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(21)
    );
\gt5_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(22)
    );
\gt5_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(23)
    );
\gt5_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(24)
    );
\gt5_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(25)
    );
\gt5_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(26)
    );
\gt5_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(27)
    );
\gt5_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(28)
    );
\gt5_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      O => gt5_rx_cdrlock_counter(29)
    );
\gt5_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(2)
    );
\gt5_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O => gt5_rx_cdrlock_counter(30)
    );
\gt5_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O => gt5_rx_cdrlock_counter(31)
    );
\gt5_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[27]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[26]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[29]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[28]\,
      O => \gt5_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[10]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[11]\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt5_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[4]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[5]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[2]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[3]\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt5_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter[31]_i_8_n_0\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_9_n_0\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[30]\,
      I4 => \gt5_rx_cdrlock_counter_reg_n_0_[1]\,
      I5 => \gt5_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt5_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[15]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[14]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[17]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[16]\,
      O => \gt5_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[7]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[6]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[8]\,
      O => \gt5_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[23]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[22]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[25]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[24]\,
      O => \gt5_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt5_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[19]\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[18]\,
      I2 => \gt5_rx_cdrlock_counter_reg_n_0_[21]\,
      I3 => \gt5_rx_cdrlock_counter_reg_n_0_[20]\,
      O => \gt5_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt5_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(3)
    );
\gt5_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(4)
    );
\gt5_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt5_rx_cdrlock_counter(5)
    );
\gt5_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt5_rx_cdrlock_counter(6)
    );
\gt5_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O => gt5_rx_cdrlock_counter(7)
    );
\gt5_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt5_rx_cdrlock_counter(8)
    );
\gt5_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      O => gt5_rx_cdrlock_counter(9)
    );
\gt5_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(0),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(10),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(11),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(12),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt5_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(13),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(14),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(15),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(16),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt5_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(17),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(18),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(19),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(1),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(20),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt5_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(21),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(22),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(23),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(24),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt5_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(25),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(26),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(27),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(28),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt5_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(29),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(2),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(30),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(31),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt5_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt5_rx_cdrlock_counter_reg[31]_i_5_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt5_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \gt5_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      S(3) => '0',
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt5_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(3),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(4),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt5_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(5),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(6),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(7),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(8),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt0_gtrxreset_i
    );
\gt5_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt5_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt5_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt5_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt5_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt5_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt5_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt5_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlock_counter(9),
      Q => \gt5_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt0_gtrxreset_i
    );
gt5_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => gt5_rx_cdrlocked_reg_n_0,
      I1 => \gt5_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt5_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt5_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt5_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt5_rx_cdrlocked_i_1_n_0
    );
gt5_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt5_rx_cdrlocked_i_1_n_0,
      Q => gt5_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      O => gt6_rx_cdrlock_counter(0)
    );
\gt6_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(10)
    );
\gt6_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt6_rx_cdrlock_counter(11)
    );
\gt6_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(12)
    );
\gt6_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(13)
    );
\gt6_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(14)
    );
\gt6_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(15)
    );
\gt6_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(16)
    );
\gt6_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(17)
    );
\gt6_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(18)
    );
\gt6_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(19)
    );
\gt6_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt6_rx_cdrlock_counter(1)
    );
\gt6_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(20)
    );
\gt6_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(21)
    );
\gt6_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(22)
    );
\gt6_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(23)
    );
\gt6_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(24)
    );
\gt6_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(25)
    );
\gt6_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(26)
    );
\gt6_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(27)
    );
\gt6_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(28)
    );
\gt6_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      O => gt6_rx_cdrlock_counter(29)
    );
\gt6_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(2)
    );
\gt6_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O => gt6_rx_cdrlock_counter(30)
    );
\gt6_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O => gt6_rx_cdrlock_counter(31)
    );
\gt6_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[27]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[26]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[29]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[28]\,
      O => \gt6_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[10]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[11]\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt6_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[4]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[5]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[2]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[3]\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt6_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter[31]_i_8_n_0\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_9_n_0\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[30]\,
      I4 => \gt6_rx_cdrlock_counter_reg_n_0_[1]\,
      I5 => \gt6_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt6_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[15]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[14]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[17]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[16]\,
      O => \gt6_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[7]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[6]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[8]\,
      O => \gt6_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[23]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[22]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[25]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[24]\,
      O => \gt6_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt6_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[19]\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[18]\,
      I2 => \gt6_rx_cdrlock_counter_reg_n_0_[21]\,
      I3 => \gt6_rx_cdrlock_counter_reg_n_0_[20]\,
      O => \gt6_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt6_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(3)
    );
\gt6_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(4)
    );
\gt6_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt6_rx_cdrlock_counter(5)
    );
\gt6_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt6_rx_cdrlock_counter(6)
    );
\gt6_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O => gt6_rx_cdrlock_counter(7)
    );
\gt6_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt6_rx_cdrlock_counter(8)
    );
\gt6_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      O => gt6_rx_cdrlock_counter(9)
    );
\gt6_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(0),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(10),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(11),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(12),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt6_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(13),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(14),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(15),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(16),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt6_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(17),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(18),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(19),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(1),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(20),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt6_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(21),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(22),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(23),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(24),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt6_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(25),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(26),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(27),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(28),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt6_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(29),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(2),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(30),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(31),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt6_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt6_rx_cdrlock_counter_reg[31]_i_5_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt6_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \gt6_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      S(3) => '0',
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt6_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(3),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(4),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt6_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(5),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(6),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(7),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(8),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt0_gtrxreset_i
    );
\gt6_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt6_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt6_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt6_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt6_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt6_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt6_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt6_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlock_counter(9),
      Q => \gt6_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt0_gtrxreset_i
    );
gt6_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => gt6_rx_cdrlocked_reg_n_0,
      I1 => \gt6_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt6_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt6_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt6_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt6_rx_cdrlocked_i_1_n_0
    );
gt6_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt6_rx_cdrlocked_i_1_n_0,
      Q => gt6_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      O => gt7_rx_cdrlock_counter(0)
    );
\gt7_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O => gt7_rx_cdrlock_counter(10)
    );
\gt7_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt7_rx_cdrlock_counter(11)
    );
\gt7_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O => gt7_rx_cdrlock_counter(12)
    );
\gt7_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      O => gt7_rx_cdrlock_counter(13)
    );
\gt7_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O => gt7_rx_cdrlock_counter(14)
    );
\gt7_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O => gt7_rx_cdrlock_counter(15)
    );
\gt7_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O => gt7_rx_cdrlock_counter(16)
    );
\gt7_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      O => gt7_rx_cdrlock_counter(17)
    );
\gt7_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O => gt7_rx_cdrlock_counter(18)
    );
\gt7_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O => gt7_rx_cdrlock_counter(19)
    );
\gt7_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt7_rx_cdrlock_counter(1)
    );
\gt7_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O => gt7_rx_cdrlock_counter(20)
    );
\gt7_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      O => gt7_rx_cdrlock_counter(21)
    );
\gt7_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O => gt7_rx_cdrlock_counter(22)
    );
\gt7_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O => gt7_rx_cdrlock_counter(23)
    );
\gt7_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O => gt7_rx_cdrlock_counter(24)
    );
\gt7_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      O => gt7_rx_cdrlock_counter(25)
    );
\gt7_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O => gt7_rx_cdrlock_counter(26)
    );
\gt7_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O => gt7_rx_cdrlock_counter(27)
    );
\gt7_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O => gt7_rx_cdrlock_counter(28)
    );
\gt7_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      O => gt7_rx_cdrlock_counter(29)
    );
\gt7_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O => gt7_rx_cdrlock_counter(2)
    );
\gt7_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O => gt7_rx_cdrlock_counter(30)
    );
\gt7_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O => gt7_rx_cdrlock_counter(31)
    );
\gt7_rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[27]\,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[26]\,
      I2 => \gt7_rx_cdrlock_counter_reg_n_0_[29]\,
      I3 => \gt7_rx_cdrlock_counter_reg_n_0_[28]\,
      O => \gt7_rx_cdrlock_counter[31]_i_10_n_0\
    );
\gt7_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \gt7_rx_cdrlock_counter_reg_n_0_[10]\,
      I3 => \gt7_rx_cdrlock_counter_reg_n_0_[11]\,
      I4 => \gt7_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt7_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt7_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[4]\,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[5]\,
      I2 => \gt7_rx_cdrlock_counter_reg_n_0_[2]\,
      I3 => \gt7_rx_cdrlock_counter_reg_n_0_[3]\,
      I4 => \gt7_rx_cdrlock_counter[31]_i_7_n_0\,
      O => \gt7_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt7_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter[31]_i_8_n_0\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_9_n_0\,
      I2 => \gt7_rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \gt7_rx_cdrlock_counter_reg_n_0_[30]\,
      I4 => \gt7_rx_cdrlock_counter_reg_n_0_[1]\,
      I5 => \gt7_rx_cdrlock_counter[31]_i_10_n_0\,
      O => \gt7_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt7_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[15]\,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[14]\,
      I2 => \gt7_rx_cdrlock_counter_reg_n_0_[17]\,
      I3 => \gt7_rx_cdrlock_counter_reg_n_0_[16]\,
      O => \gt7_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt7_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[7]\,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[6]\,
      I2 => \gt7_rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \gt7_rx_cdrlock_counter_reg_n_0_[8]\,
      O => \gt7_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt7_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[23]\,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[22]\,
      I2 => \gt7_rx_cdrlock_counter_reg_n_0_[25]\,
      I3 => \gt7_rx_cdrlock_counter_reg_n_0_[24]\,
      O => \gt7_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt7_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[19]\,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[18]\,
      I2 => \gt7_rx_cdrlock_counter_reg_n_0_[21]\,
      I3 => \gt7_rx_cdrlock_counter_reg_n_0_[20]\,
      O => \gt7_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt7_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O => gt7_rx_cdrlock_counter(3)
    );
\gt7_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O => gt7_rx_cdrlock_counter(4)
    );
\gt7_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt7_rx_cdrlock_counter(5)
    );
\gt7_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O => gt7_rx_cdrlock_counter(6)
    );
\gt7_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O => gt7_rx_cdrlock_counter(7)
    );
\gt7_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O => gt7_rx_cdrlock_counter(8)
    );
\gt7_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I1 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      O => gt7_rx_cdrlock_counter(9)
    );
\gt7_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(0),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(10),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(11),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(12),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_4\,
      O(2) => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_5\,
      O(1) => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_6\,
      O(0) => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_7\,
      S(3) => \gt7_rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \gt7_rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \gt7_rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \gt7_rx_cdrlock_counter_reg_n_0_[9]\
    );
\gt7_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(13),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(14),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(15),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(16),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt7_rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_4\,
      O(2) => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_5\,
      O(1) => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_6\,
      O(0) => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_7\,
      S(3) => \gt7_rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \gt7_rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \gt7_rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \gt7_rx_cdrlock_counter_reg_n_0_[13]\
    );
\gt7_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(17),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(18),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(19),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(1),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(20),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt7_rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_4\,
      O(2) => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_5\,
      O(1) => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_6\,
      O(0) => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_7\,
      S(3) => \gt7_rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \gt7_rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \gt7_rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \gt7_rx_cdrlock_counter_reg_n_0_[17]\
    );
\gt7_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(21),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(22),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(23),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(24),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt7_rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_4\,
      O(2) => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_5\,
      O(1) => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_6\,
      O(0) => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_7\,
      S(3) => \gt7_rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \gt7_rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \gt7_rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \gt7_rx_cdrlock_counter_reg_n_0_[21]\
    );
\gt7_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(25),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(26),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(27),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(28),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt7_rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_4\,
      O(2) => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_5\,
      O(1) => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_6\,
      O(0) => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_7\,
      S(3) => \gt7_rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \gt7_rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \gt7_rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \gt7_rx_cdrlock_counter_reg_n_0_[25]\
    );
\gt7_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(29),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(2),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(30),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(31),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt7_rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_gt7_rx_cdrlock_counter_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt7_rx_cdrlock_counter_reg[31]_i_5_n_2\,
      CO(0) => \gt7_rx_cdrlock_counter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt7_rx_cdrlock_counter_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \gt7_rx_cdrlock_counter_reg[31]_i_5_n_5\,
      O(1) => \gt7_rx_cdrlock_counter_reg[31]_i_5_n_6\,
      O(0) => \gt7_rx_cdrlock_counter_reg[31]_i_5_n_7\,
      S(3) => '0',
      S(2) => \gt7_rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \gt7_rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \gt7_rx_cdrlock_counter_reg_n_0_[29]\
    );
\gt7_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(3),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(4),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_4\,
      O(2) => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_5\,
      O(1) => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_6\,
      O(0) => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_7\,
      S(3) => \gt7_rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \gt7_rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \gt7_rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \gt7_rx_cdrlock_counter_reg_n_0_[1]\
    );
\gt7_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(5),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(6),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(7),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(8),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt0_gtrxreset_i
    );
\gt7_rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt7_rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_4\,
      O(2) => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_5\,
      O(1) => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_6\,
      O(0) => \gt7_rx_cdrlock_counter_reg[8]_i_2_n_7\,
      S(3) => \gt7_rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \gt7_rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \gt7_rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \gt7_rx_cdrlock_counter_reg_n_0_[5]\
    );
\gt7_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlock_counter(9),
      Q => \gt7_rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt0_gtrxreset_i
    );
gt7_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => gt7_rx_cdrlocked_reg_n_0,
      I1 => \gt7_rx_cdrlock_counter_reg_n_0_[0]\,
      I2 => \gt7_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt7_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt7_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt7_rx_cdrlocked_i_1_n_0
    );
gt7_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => gt0_drpclk_in,
      CE => '1',
      D => gt7_rx_cdrlocked_i_1_n_0,
      Q => gt7_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_i
    );
gt_rxresetfsm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_RX_STARTUP_FSM
     port map (
      SR(0) => gt0_gtrxreset_i,
      data_in => gt_rxresetdone_i,
      data_sync_reg1 => gt_cplllock_i,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt_rx_cpllreset_t => gt_rx_cpllreset_t,
      gt_rx_fsm_reset_done_out => gt_rx_fsm_reset_done_out,
      gt_rxuserrdy_t => gt_rxuserrdy_t,
      reset_time_out_i_5_0 => gt4_rx_cdrlocked_reg_n_0,
      reset_time_out_i_5_1 => gt2_rx_cdrlocked_reg_n_0,
      reset_time_out_i_5_2 => gt7_rx_cdrlocked_reg_n_0,
      reset_time_out_i_5_3 => gt5_rx_cdrlocked_reg_n_0,
      reset_time_out_i_5_4 => gt0_rx_cdrlocked_reg_n_0,
      reset_time_out_i_5_5 => gt6_rx_cdrlocked_reg_n_0,
      reset_time_out_i_5_6 => gt3_rx_cdrlocked_reg_n_0,
      reset_time_out_i_5_7 => gt1_rx_cdrlocked_reg_n_0,
      soft_reset_rx_in => soft_reset_rx_in
    );
gt_txresetfsm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_TX_STARTUP_FSM
     port map (
      data_in => gt_txresetdone_i,
      data_sync_reg1 => gt_cplllock_i,
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt_tx_cpllreset_t => gt_tx_cpllreset_t,
      gt_tx_fsm_reset_done_out => gt_tx_fsm_reset_done_out,
      gt_txuserrdy_t => gt_txuserrdy_t,
      soft_reset_tx_in => soft_reset_tx_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt is
  port (
    sysclk_in : in STD_LOGIC;
    soft_reset_tx_in : in STD_LOGIC;
    soft_reset_rx_in : in STD_LOGIC;
    dont_reset_on_data_error_in : in STD_LOGIC;
    gt_tx_fsm_reset_done_out : out STD_LOGIC;
    gt_rx_fsm_reset_done_out : out STD_LOGIC;
    gt0_data_valid_in : in STD_LOGIC;
    gt1_data_valid_in : in STD_LOGIC;
    gt2_data_valid_in : in STD_LOGIC;
    gt3_data_valid_in : in STD_LOGIC;
    gt4_data_valid_in : in STD_LOGIC;
    gt5_data_valid_in : in STD_LOGIC;
    gt6_data_valid_in : in STD_LOGIC;
    gt7_data_valid_in : in STD_LOGIC;
    gt0_cpllfbclklost_out : out STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_cplllockdetclk_in : in STD_LOGIC;
    gt0_cpllpd_in : in STD_LOGIC;
    gt0_cpllreset_in : in STD_LOGIC;
    gt0_gtnorthrefclk0_in : in STD_LOGIC;
    gt0_gtnorthrefclk1_in : in STD_LOGIC;
    gt0_gtrefclk0_in : in STD_LOGIC;
    gt0_gtrefclk1_in : in STD_LOGIC;
    gt0_gtsouthrefclk0_in : in STD_LOGIC;
    gt0_gtsouthrefclk1_in : in STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_gtxrxp_in : in STD_LOGIC;
    gt0_gtxrxn_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_rxmcommaalignen_in : in STD_LOGIC;
    gt0_rxpcommaalignen_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxoutclk_out : out STD_LOGIC;
    gt0_rxoutclkfabric_out : out STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_gtxtxn_out : out STD_LOGIC;
    gt0_gtxtxp_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_cpllfbclklost_out : out STD_LOGIC;
    gt1_cplllock_out : out STD_LOGIC;
    gt1_cplllockdetclk_in : in STD_LOGIC;
    gt1_cpllpd_in : in STD_LOGIC;
    gt1_cpllreset_in : in STD_LOGIC;
    gt1_gtnorthrefclk0_in : in STD_LOGIC;
    gt1_gtnorthrefclk1_in : in STD_LOGIC;
    gt1_gtrefclk0_in : in STD_LOGIC;
    gt1_gtrefclk1_in : in STD_LOGIC;
    gt1_gtsouthrefclk0_in : in STD_LOGIC;
    gt1_gtsouthrefclk1_in : in STD_LOGIC;
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpen_in : in STD_LOGIC;
    gt1_drprdy_out : out STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_gtxrxp_in : in STD_LOGIC;
    gt1_gtxrxn_in : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxbyteisaligned_out : out STD_LOGIC;
    gt1_rxbyterealign_out : out STD_LOGIC;
    gt1_rxcommadet_out : out STD_LOGIC;
    gt1_rxmcommaalignen_in : in STD_LOGIC;
    gt1_rxpcommaalignen_in : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxoutclk_out : out STD_LOGIC;
    gt1_rxoutclkfabric_out : out STD_LOGIC;
    gt1_gtrxreset_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxlpmen_in : in STD_LOGIC;
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_gttxreset_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txinhibit_in : in STD_LOGIC;
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_gtxtxn_out : out STD_LOGIC;
    gt1_gtxtxp_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_cpllfbclklost_out : out STD_LOGIC;
    gt2_cplllock_out : out STD_LOGIC;
    gt2_cplllockdetclk_in : in STD_LOGIC;
    gt2_cpllpd_in : in STD_LOGIC;
    gt2_cpllreset_in : in STD_LOGIC;
    gt2_gtnorthrefclk0_in : in STD_LOGIC;
    gt2_gtnorthrefclk1_in : in STD_LOGIC;
    gt2_gtrefclk0_in : in STD_LOGIC;
    gt2_gtrefclk1_in : in STD_LOGIC;
    gt2_gtsouthrefclk0_in : in STD_LOGIC;
    gt2_gtsouthrefclk1_in : in STD_LOGIC;
    gt2_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpclk_in : in STD_LOGIC;
    gt2_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpen_in : in STD_LOGIC;
    gt2_drprdy_out : out STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gt2_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_rxuserrdy_in : in STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_rxcdrhold_in : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    gt2_rxusrclk2_in : in STD_LOGIC;
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt2_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_gtxrxp_in : in STD_LOGIC;
    gt2_gtxrxn_in : in STD_LOGIC;
    gt2_rxbufreset_in : in STD_LOGIC;
    gt2_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxbyteisaligned_out : out STD_LOGIC;
    gt2_rxbyterealign_out : out STD_LOGIC;
    gt2_rxcommadet_out : out STD_LOGIC;
    gt2_rxmcommaalignen_in : in STD_LOGIC;
    gt2_rxpcommaalignen_in : in STD_LOGIC;
    gt2_rxdfelpmreset_in : in STD_LOGIC;
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxoutclk_out : out STD_LOGIC;
    gt2_rxoutclkfabric_out : out STD_LOGIC;
    gt2_gtrxreset_in : in STD_LOGIC;
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    gt2_rxlpmen_in : in STD_LOGIC;
    gt2_rxpolarity_in : in STD_LOGIC;
    gt2_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_gttxreset_in : in STD_LOGIC;
    gt2_txuserrdy_in : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC;
    gt2_txusrclk2_in : in STD_LOGIC;
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txinhibit_in : in STD_LOGIC;
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_gtxtxn_out : out STD_LOGIC;
    gt2_gtxtxp_out : out STD_LOGIC;
    gt2_txoutclk_out : out STD_LOGIC;
    gt2_txoutclkfabric_out : out STD_LOGIC;
    gt2_txoutclkpcs_out : out STD_LOGIC;
    gt2_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txpmareset_in : in STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_cpllfbclklost_out : out STD_LOGIC;
    gt3_cplllock_out : out STD_LOGIC;
    gt3_cplllockdetclk_in : in STD_LOGIC;
    gt3_cpllpd_in : in STD_LOGIC;
    gt3_cpllreset_in : in STD_LOGIC;
    gt3_gtnorthrefclk0_in : in STD_LOGIC;
    gt3_gtnorthrefclk1_in : in STD_LOGIC;
    gt3_gtrefclk0_in : in STD_LOGIC;
    gt3_gtrefclk1_in : in STD_LOGIC;
    gt3_gtsouthrefclk0_in : in STD_LOGIC;
    gt3_gtsouthrefclk1_in : in STD_LOGIC;
    gt3_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpclk_in : in STD_LOGIC;
    gt3_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpen_in : in STD_LOGIC;
    gt3_drprdy_out : out STD_LOGIC;
    gt3_drpwe_in : in STD_LOGIC;
    gt3_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_rxuserrdy_in : in STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_rxcdrhold_in : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    gt3_rxusrclk2_in : in STD_LOGIC;
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_gtxrxp_in : in STD_LOGIC;
    gt3_gtxrxn_in : in STD_LOGIC;
    gt3_rxbufreset_in : in STD_LOGIC;
    gt3_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxbyteisaligned_out : out STD_LOGIC;
    gt3_rxbyterealign_out : out STD_LOGIC;
    gt3_rxcommadet_out : out STD_LOGIC;
    gt3_rxmcommaalignen_in : in STD_LOGIC;
    gt3_rxpcommaalignen_in : in STD_LOGIC;
    gt3_rxdfelpmreset_in : in STD_LOGIC;
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxoutclk_out : out STD_LOGIC;
    gt3_rxoutclkfabric_out : out STD_LOGIC;
    gt3_gtrxreset_in : in STD_LOGIC;
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    gt3_rxlpmen_in : in STD_LOGIC;
    gt3_rxpolarity_in : in STD_LOGIC;
    gt3_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_gttxreset_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC;
    gt3_txusrclk2_in : in STD_LOGIC;
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txinhibit_in : in STD_LOGIC;
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_gtxtxn_out : out STD_LOGIC;
    gt3_gtxtxp_out : out STD_LOGIC;
    gt3_txoutclk_out : out STD_LOGIC;
    gt3_txoutclkfabric_out : out STD_LOGIC;
    gt3_txoutclkpcs_out : out STD_LOGIC;
    gt3_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txpmareset_in : in STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_cpllfbclklost_out : out STD_LOGIC;
    gt4_cplllock_out : out STD_LOGIC;
    gt4_cplllockdetclk_in : in STD_LOGIC;
    gt4_cpllpd_in : in STD_LOGIC;
    gt4_cpllreset_in : in STD_LOGIC;
    gt4_gtnorthrefclk0_in : in STD_LOGIC;
    gt4_gtnorthrefclk1_in : in STD_LOGIC;
    gt4_gtrefclk0_in : in STD_LOGIC;
    gt4_gtrefclk1_in : in STD_LOGIC;
    gt4_gtsouthrefclk0_in : in STD_LOGIC;
    gt4_gtsouthrefclk1_in : in STD_LOGIC;
    gt4_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt4_drpclk_in : in STD_LOGIC;
    gt4_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_drpen_in : in STD_LOGIC;
    gt4_drprdy_out : out STD_LOGIC;
    gt4_drpwe_in : in STD_LOGIC;
    gt4_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt4_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_eyescanreset_in : in STD_LOGIC;
    gt4_rxuserrdy_in : in STD_LOGIC;
    gt4_eyescandataerror_out : out STD_LOGIC;
    gt4_eyescantrigger_in : in STD_LOGIC;
    gt4_rxcdrhold_in : in STD_LOGIC;
    gt4_rxusrclk_in : in STD_LOGIC;
    gt4_rxusrclk2_in : in STD_LOGIC;
    gt4_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_rxprbserr_out : out STD_LOGIC;
    gt4_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxprbscntreset_in : in STD_LOGIC;
    gt4_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_gtxrxp_in : in STD_LOGIC;
    gt4_gtxrxn_in : in STD_LOGIC;
    gt4_rxbufreset_in : in STD_LOGIC;
    gt4_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxbyteisaligned_out : out STD_LOGIC;
    gt4_rxbyterealign_out : out STD_LOGIC;
    gt4_rxcommadet_out : out STD_LOGIC;
    gt4_rxmcommaalignen_in : in STD_LOGIC;
    gt4_rxpcommaalignen_in : in STD_LOGIC;
    gt4_rxdfelpmreset_in : in STD_LOGIC;
    gt4_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt4_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_rxoutclk_out : out STD_LOGIC;
    gt4_rxoutclkfabric_out : out STD_LOGIC;
    gt4_gtrxreset_in : in STD_LOGIC;
    gt4_rxpcsreset_in : in STD_LOGIC;
    gt4_rxpmareset_in : in STD_LOGIC;
    gt4_rxlpmen_in : in STD_LOGIC;
    gt4_rxpolarity_in : in STD_LOGIC;
    gt4_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxresetdone_out : out STD_LOGIC;
    gt4_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt4_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt4_gttxreset_in : in STD_LOGIC;
    gt4_txuserrdy_in : in STD_LOGIC;
    gt4_txusrclk_in : in STD_LOGIC;
    gt4_txusrclk2_in : in STD_LOGIC;
    gt4_txprbsforceerr_in : in STD_LOGIC;
    gt4_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_txinhibit_in : in STD_LOGIC;
    gt4_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_gtxtxn_out : out STD_LOGIC;
    gt4_gtxtxp_out : out STD_LOGIC;
    gt4_txoutclk_out : out STD_LOGIC;
    gt4_txoutclkfabric_out : out STD_LOGIC;
    gt4_txoutclkpcs_out : out STD_LOGIC;
    gt4_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_txpcsreset_in : in STD_LOGIC;
    gt4_txpmareset_in : in STD_LOGIC;
    gt4_txresetdone_out : out STD_LOGIC;
    gt4_txpolarity_in : in STD_LOGIC;
    gt4_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_cpllfbclklost_out : out STD_LOGIC;
    gt5_cplllock_out : out STD_LOGIC;
    gt5_cplllockdetclk_in : in STD_LOGIC;
    gt5_cpllpd_in : in STD_LOGIC;
    gt5_cpllreset_in : in STD_LOGIC;
    gt5_gtnorthrefclk0_in : in STD_LOGIC;
    gt5_gtnorthrefclk1_in : in STD_LOGIC;
    gt5_gtrefclk0_in : in STD_LOGIC;
    gt5_gtrefclk1_in : in STD_LOGIC;
    gt5_gtsouthrefclk0_in : in STD_LOGIC;
    gt5_gtsouthrefclk1_in : in STD_LOGIC;
    gt5_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt5_drpclk_in : in STD_LOGIC;
    gt5_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_drpen_in : in STD_LOGIC;
    gt5_drprdy_out : out STD_LOGIC;
    gt5_drpwe_in : in STD_LOGIC;
    gt5_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt5_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_eyescanreset_in : in STD_LOGIC;
    gt5_rxuserrdy_in : in STD_LOGIC;
    gt5_eyescandataerror_out : out STD_LOGIC;
    gt5_eyescantrigger_in : in STD_LOGIC;
    gt5_rxcdrhold_in : in STD_LOGIC;
    gt5_rxusrclk_in : in STD_LOGIC;
    gt5_rxusrclk2_in : in STD_LOGIC;
    gt5_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_rxprbserr_out : out STD_LOGIC;
    gt5_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxprbscntreset_in : in STD_LOGIC;
    gt5_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_gtxrxp_in : in STD_LOGIC;
    gt5_gtxrxn_in : in STD_LOGIC;
    gt5_rxbufreset_in : in STD_LOGIC;
    gt5_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxbyteisaligned_out : out STD_LOGIC;
    gt5_rxbyterealign_out : out STD_LOGIC;
    gt5_rxcommadet_out : out STD_LOGIC;
    gt5_rxmcommaalignen_in : in STD_LOGIC;
    gt5_rxpcommaalignen_in : in STD_LOGIC;
    gt5_rxdfelpmreset_in : in STD_LOGIC;
    gt5_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt5_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_rxoutclk_out : out STD_LOGIC;
    gt5_rxoutclkfabric_out : out STD_LOGIC;
    gt5_gtrxreset_in : in STD_LOGIC;
    gt5_rxpcsreset_in : in STD_LOGIC;
    gt5_rxpmareset_in : in STD_LOGIC;
    gt5_rxlpmen_in : in STD_LOGIC;
    gt5_rxpolarity_in : in STD_LOGIC;
    gt5_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxresetdone_out : out STD_LOGIC;
    gt5_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt5_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt5_gttxreset_in : in STD_LOGIC;
    gt5_txuserrdy_in : in STD_LOGIC;
    gt5_txusrclk_in : in STD_LOGIC;
    gt5_txusrclk2_in : in STD_LOGIC;
    gt5_txprbsforceerr_in : in STD_LOGIC;
    gt5_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_txinhibit_in : in STD_LOGIC;
    gt5_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_gtxtxn_out : out STD_LOGIC;
    gt5_gtxtxp_out : out STD_LOGIC;
    gt5_txoutclk_out : out STD_LOGIC;
    gt5_txoutclkfabric_out : out STD_LOGIC;
    gt5_txoutclkpcs_out : out STD_LOGIC;
    gt5_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_txpcsreset_in : in STD_LOGIC;
    gt5_txpmareset_in : in STD_LOGIC;
    gt5_txresetdone_out : out STD_LOGIC;
    gt5_txpolarity_in : in STD_LOGIC;
    gt5_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_cpllfbclklost_out : out STD_LOGIC;
    gt6_cplllock_out : out STD_LOGIC;
    gt6_cplllockdetclk_in : in STD_LOGIC;
    gt6_cpllpd_in : in STD_LOGIC;
    gt6_cpllreset_in : in STD_LOGIC;
    gt6_gtnorthrefclk0_in : in STD_LOGIC;
    gt6_gtnorthrefclk1_in : in STD_LOGIC;
    gt6_gtrefclk0_in : in STD_LOGIC;
    gt6_gtrefclk1_in : in STD_LOGIC;
    gt6_gtsouthrefclk0_in : in STD_LOGIC;
    gt6_gtsouthrefclk1_in : in STD_LOGIC;
    gt6_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt6_drpclk_in : in STD_LOGIC;
    gt6_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_drpen_in : in STD_LOGIC;
    gt6_drprdy_out : out STD_LOGIC;
    gt6_drpwe_in : in STD_LOGIC;
    gt6_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt6_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_eyescanreset_in : in STD_LOGIC;
    gt6_rxuserrdy_in : in STD_LOGIC;
    gt6_eyescandataerror_out : out STD_LOGIC;
    gt6_eyescantrigger_in : in STD_LOGIC;
    gt6_rxcdrhold_in : in STD_LOGIC;
    gt6_rxusrclk_in : in STD_LOGIC;
    gt6_rxusrclk2_in : in STD_LOGIC;
    gt6_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_rxprbserr_out : out STD_LOGIC;
    gt6_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxprbscntreset_in : in STD_LOGIC;
    gt6_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_gtxrxp_in : in STD_LOGIC;
    gt6_gtxrxn_in : in STD_LOGIC;
    gt6_rxbufreset_in : in STD_LOGIC;
    gt6_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxbyteisaligned_out : out STD_LOGIC;
    gt6_rxbyterealign_out : out STD_LOGIC;
    gt6_rxcommadet_out : out STD_LOGIC;
    gt6_rxmcommaalignen_in : in STD_LOGIC;
    gt6_rxpcommaalignen_in : in STD_LOGIC;
    gt6_rxdfelpmreset_in : in STD_LOGIC;
    gt6_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt6_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_rxoutclk_out : out STD_LOGIC;
    gt6_rxoutclkfabric_out : out STD_LOGIC;
    gt6_gtrxreset_in : in STD_LOGIC;
    gt6_rxpcsreset_in : in STD_LOGIC;
    gt6_rxpmareset_in : in STD_LOGIC;
    gt6_rxlpmen_in : in STD_LOGIC;
    gt6_rxpolarity_in : in STD_LOGIC;
    gt6_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxresetdone_out : out STD_LOGIC;
    gt6_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt6_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt6_gttxreset_in : in STD_LOGIC;
    gt6_txuserrdy_in : in STD_LOGIC;
    gt6_txusrclk_in : in STD_LOGIC;
    gt6_txusrclk2_in : in STD_LOGIC;
    gt6_txprbsforceerr_in : in STD_LOGIC;
    gt6_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_txinhibit_in : in STD_LOGIC;
    gt6_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_gtxtxn_out : out STD_LOGIC;
    gt6_gtxtxp_out : out STD_LOGIC;
    gt6_txoutclk_out : out STD_LOGIC;
    gt6_txoutclkfabric_out : out STD_LOGIC;
    gt6_txoutclkpcs_out : out STD_LOGIC;
    gt6_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_txpcsreset_in : in STD_LOGIC;
    gt6_txpmareset_in : in STD_LOGIC;
    gt6_txresetdone_out : out STD_LOGIC;
    gt6_txpolarity_in : in STD_LOGIC;
    gt6_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_cpllfbclklost_out : out STD_LOGIC;
    gt7_cplllock_out : out STD_LOGIC;
    gt7_cplllockdetclk_in : in STD_LOGIC;
    gt7_cpllpd_in : in STD_LOGIC;
    gt7_cpllreset_in : in STD_LOGIC;
    gt7_gtnorthrefclk0_in : in STD_LOGIC;
    gt7_gtnorthrefclk1_in : in STD_LOGIC;
    gt7_gtrefclk0_in : in STD_LOGIC;
    gt7_gtrefclk1_in : in STD_LOGIC;
    gt7_gtsouthrefclk0_in : in STD_LOGIC;
    gt7_gtsouthrefclk1_in : in STD_LOGIC;
    gt7_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt7_drpclk_in : in STD_LOGIC;
    gt7_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt7_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt7_drpen_in : in STD_LOGIC;
    gt7_drprdy_out : out STD_LOGIC;
    gt7_drpwe_in : in STD_LOGIC;
    gt7_rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt7_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_eyescanreset_in : in STD_LOGIC;
    gt7_rxuserrdy_in : in STD_LOGIC;
    gt7_eyescandataerror_out : out STD_LOGIC;
    gt7_eyescantrigger_in : in STD_LOGIC;
    gt7_rxcdrhold_in : in STD_LOGIC;
    gt7_rxusrclk_in : in STD_LOGIC;
    gt7_rxusrclk2_in : in STD_LOGIC;
    gt7_rxdata_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_rxprbserr_out : out STD_LOGIC;
    gt7_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxprbscntreset_in : in STD_LOGIC;
    gt7_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_gtxrxp_in : in STD_LOGIC;
    gt7_gtxrxn_in : in STD_LOGIC;
    gt7_rxbufreset_in : in STD_LOGIC;
    gt7_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxbyteisaligned_out : out STD_LOGIC;
    gt7_rxbyterealign_out : out STD_LOGIC;
    gt7_rxcommadet_out : out STD_LOGIC;
    gt7_rxmcommaalignen_in : in STD_LOGIC;
    gt7_rxpcommaalignen_in : in STD_LOGIC;
    gt7_rxdfelpmreset_in : in STD_LOGIC;
    gt7_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt7_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_rxoutclk_out : out STD_LOGIC;
    gt7_rxoutclkfabric_out : out STD_LOGIC;
    gt7_gtrxreset_in : in STD_LOGIC;
    gt7_rxpcsreset_in : in STD_LOGIC;
    gt7_rxpmareset_in : in STD_LOGIC;
    gt7_rxlpmen_in : in STD_LOGIC;
    gt7_rxpolarity_in : in STD_LOGIC;
    gt7_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxresetdone_out : out STD_LOGIC;
    gt7_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt7_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt7_gttxreset_in : in STD_LOGIC;
    gt7_txuserrdy_in : in STD_LOGIC;
    gt7_txusrclk_in : in STD_LOGIC;
    gt7_txusrclk2_in : in STD_LOGIC;
    gt7_txprbsforceerr_in : in STD_LOGIC;
    gt7_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_txinhibit_in : in STD_LOGIC;
    gt7_txdata_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_gtxtxn_out : out STD_LOGIC;
    gt7_gtxtxp_out : out STD_LOGIC;
    gt7_txoutclk_out : out STD_LOGIC;
    gt7_txoutclkfabric_out : out STD_LOGIC;
    gt7_txoutclkpcs_out : out STD_LOGIC;
    gt7_txcharisk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_txpcsreset_in : in STD_LOGIC;
    gt7_txpmareset_in : in STD_LOGIC;
    gt7_txresetdone_out : out STD_LOGIC;
    gt7_txpolarity_in : in STD_LOGIC;
    gt7_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt1_qplloutclk_in : in STD_LOGIC;
    gt1_qplloutrefclk_in : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt : entity is "design_1_jesd204_phy_0_0_gt,gtwizard_v3_6_13,{protocol_file=JESD204}";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_gt0_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt0_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt0_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt0_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gt0_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt0_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt0_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt1_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt1_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt1_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt1_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gt1_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt1_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt1_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt2_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt2_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt2_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt2_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gt2_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt2_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt2_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt3_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt3_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt3_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt3_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gt3_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt3_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt3_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt4_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt4_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt4_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt4_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gt4_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt4_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt4_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt5_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt5_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt5_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt5_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gt5_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt5_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt5_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt6_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt6_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt6_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt6_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gt6_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt6_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt6_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt7_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt7_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt7_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt7_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_gt7_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt7_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt7_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP : string;
  attribute EXAMPLE_SIM_GTRESET_SPEEDUP of inst : label is "TRUE";
  attribute EXAMPLE_USE_CHIPSCOPE : integer;
  attribute EXAMPLE_USE_CHIPSCOPE of inst : label is 1;
  attribute RX_CDRLOCK_TIME : string;
  attribute RX_CDRLOCK_TIME of inst : label is "20833.333333";
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of inst : label is 10;
  attribute USE_BUFG : integer;
  attribute USE_BUFG of inst : label is 0;
  attribute WAIT_TIME_CDRLOCK : integer;
  attribute WAIT_TIME_CDRLOCK of inst : label is 2083;
begin
  gt0_cpllfbclklost_out <= \<const0>\;
  gt0_dmonitorout_out(7) <= \<const0>\;
  gt0_dmonitorout_out(6) <= \<const0>\;
  gt0_dmonitorout_out(5) <= \<const0>\;
  gt0_dmonitorout_out(4) <= \<const0>\;
  gt0_dmonitorout_out(3) <= \<const0>\;
  gt0_dmonitorout_out(2) <= \<const0>\;
  gt0_dmonitorout_out(1) <= \<const0>\;
  gt0_dmonitorout_out(0) <= \<const0>\;
  gt0_drpdo_out(15) <= \<const0>\;
  gt0_drpdo_out(14) <= \<const0>\;
  gt0_drpdo_out(13) <= \<const0>\;
  gt0_drpdo_out(12) <= \<const0>\;
  gt0_drpdo_out(11) <= \<const0>\;
  gt0_drpdo_out(10) <= \<const0>\;
  gt0_drpdo_out(9) <= \<const0>\;
  gt0_drpdo_out(8) <= \<const0>\;
  gt0_drpdo_out(7) <= \<const0>\;
  gt0_drpdo_out(6) <= \<const0>\;
  gt0_drpdo_out(5) <= \<const0>\;
  gt0_drpdo_out(4) <= \<const0>\;
  gt0_drpdo_out(3) <= \<const0>\;
  gt0_drpdo_out(2) <= \<const0>\;
  gt0_drpdo_out(1) <= \<const0>\;
  gt0_drpdo_out(0) <= \<const0>\;
  gt0_drprdy_out <= \<const0>\;
  gt0_eyescandataerror_out <= \<const0>\;
  gt0_rxbufstatus_out(2) <= \<const0>\;
  gt0_rxbufstatus_out(1) <= \<const0>\;
  gt0_rxbufstatus_out(0) <= \<const0>\;
  gt0_rxbyteisaligned_out <= \<const0>\;
  gt0_rxbyterealign_out <= \<const0>\;
  gt0_rxchariscomma_out(3) <= \<const0>\;
  gt0_rxchariscomma_out(2) <= \<const0>\;
  gt0_rxchariscomma_out(1) <= \<const0>\;
  gt0_rxchariscomma_out(0) <= \<const0>\;
  gt0_rxcommadet_out <= \<const0>\;
  gt0_rxmonitorout_out(6) <= \<const0>\;
  gt0_rxmonitorout_out(5) <= \<const0>\;
  gt0_rxmonitorout_out(4) <= \<const0>\;
  gt0_rxmonitorout_out(3) <= \<const0>\;
  gt0_rxmonitorout_out(2) <= \<const0>\;
  gt0_rxmonitorout_out(1) <= \<const0>\;
  gt0_rxmonitorout_out(0) <= \<const0>\;
  gt0_rxoutclkfabric_out <= \<const0>\;
  gt0_rxprbserr_out <= \<const0>\;
  gt0_rxstatus_out(2) <= \<const0>\;
  gt0_rxstatus_out(1) <= \<const0>\;
  gt0_rxstatus_out(0) <= \<const0>\;
  gt0_txbufstatus_out(1) <= \<const0>\;
  gt0_txbufstatus_out(0) <= \<const0>\;
  gt0_txoutclkfabric_out <= \<const0>\;
  gt0_txoutclkpcs_out <= \<const0>\;
  gt1_cpllfbclklost_out <= \<const0>\;
  gt1_dmonitorout_out(7) <= \<const0>\;
  gt1_dmonitorout_out(6) <= \<const0>\;
  gt1_dmonitorout_out(5) <= \<const0>\;
  gt1_dmonitorout_out(4) <= \<const0>\;
  gt1_dmonitorout_out(3) <= \<const0>\;
  gt1_dmonitorout_out(2) <= \<const0>\;
  gt1_dmonitorout_out(1) <= \<const0>\;
  gt1_dmonitorout_out(0) <= \<const0>\;
  gt1_drpdo_out(15) <= \<const0>\;
  gt1_drpdo_out(14) <= \<const0>\;
  gt1_drpdo_out(13) <= \<const0>\;
  gt1_drpdo_out(12) <= \<const0>\;
  gt1_drpdo_out(11) <= \<const0>\;
  gt1_drpdo_out(10) <= \<const0>\;
  gt1_drpdo_out(9) <= \<const0>\;
  gt1_drpdo_out(8) <= \<const0>\;
  gt1_drpdo_out(7) <= \<const0>\;
  gt1_drpdo_out(6) <= \<const0>\;
  gt1_drpdo_out(5) <= \<const0>\;
  gt1_drpdo_out(4) <= \<const0>\;
  gt1_drpdo_out(3) <= \<const0>\;
  gt1_drpdo_out(2) <= \<const0>\;
  gt1_drpdo_out(1) <= \<const0>\;
  gt1_drpdo_out(0) <= \<const0>\;
  gt1_drprdy_out <= \<const0>\;
  gt1_eyescandataerror_out <= \<const0>\;
  gt1_rxbufstatus_out(2) <= \<const0>\;
  gt1_rxbufstatus_out(1) <= \<const0>\;
  gt1_rxbufstatus_out(0) <= \<const0>\;
  gt1_rxbyteisaligned_out <= \<const0>\;
  gt1_rxbyterealign_out <= \<const0>\;
  gt1_rxchariscomma_out(3) <= \<const0>\;
  gt1_rxchariscomma_out(2) <= \<const0>\;
  gt1_rxchariscomma_out(1) <= \<const0>\;
  gt1_rxchariscomma_out(0) <= \<const0>\;
  gt1_rxcommadet_out <= \<const0>\;
  gt1_rxmonitorout_out(6) <= \<const0>\;
  gt1_rxmonitorout_out(5) <= \<const0>\;
  gt1_rxmonitorout_out(4) <= \<const0>\;
  gt1_rxmonitorout_out(3) <= \<const0>\;
  gt1_rxmonitorout_out(2) <= \<const0>\;
  gt1_rxmonitorout_out(1) <= \<const0>\;
  gt1_rxmonitorout_out(0) <= \<const0>\;
  gt1_rxoutclk_out <= \<const0>\;
  gt1_rxoutclkfabric_out <= \<const0>\;
  gt1_rxprbserr_out <= \<const0>\;
  gt1_rxstatus_out(2) <= \<const0>\;
  gt1_rxstatus_out(1) <= \<const0>\;
  gt1_rxstatus_out(0) <= \<const0>\;
  gt1_txbufstatus_out(1) <= \<const0>\;
  gt1_txbufstatus_out(0) <= \<const0>\;
  gt1_txoutclk_out <= \<const0>\;
  gt1_txoutclkfabric_out <= \<const0>\;
  gt1_txoutclkpcs_out <= \<const0>\;
  gt2_cpllfbclklost_out <= \<const0>\;
  gt2_dmonitorout_out(7) <= \<const0>\;
  gt2_dmonitorout_out(6) <= \<const0>\;
  gt2_dmonitorout_out(5) <= \<const0>\;
  gt2_dmonitorout_out(4) <= \<const0>\;
  gt2_dmonitorout_out(3) <= \<const0>\;
  gt2_dmonitorout_out(2) <= \<const0>\;
  gt2_dmonitorout_out(1) <= \<const0>\;
  gt2_dmonitorout_out(0) <= \<const0>\;
  gt2_drpdo_out(15) <= \<const0>\;
  gt2_drpdo_out(14) <= \<const0>\;
  gt2_drpdo_out(13) <= \<const0>\;
  gt2_drpdo_out(12) <= \<const0>\;
  gt2_drpdo_out(11) <= \<const0>\;
  gt2_drpdo_out(10) <= \<const0>\;
  gt2_drpdo_out(9) <= \<const0>\;
  gt2_drpdo_out(8) <= \<const0>\;
  gt2_drpdo_out(7) <= \<const0>\;
  gt2_drpdo_out(6) <= \<const0>\;
  gt2_drpdo_out(5) <= \<const0>\;
  gt2_drpdo_out(4) <= \<const0>\;
  gt2_drpdo_out(3) <= \<const0>\;
  gt2_drpdo_out(2) <= \<const0>\;
  gt2_drpdo_out(1) <= \<const0>\;
  gt2_drpdo_out(0) <= \<const0>\;
  gt2_drprdy_out <= \<const0>\;
  gt2_eyescandataerror_out <= \<const0>\;
  gt2_rxbufstatus_out(2) <= \<const0>\;
  gt2_rxbufstatus_out(1) <= \<const0>\;
  gt2_rxbufstatus_out(0) <= \<const0>\;
  gt2_rxbyteisaligned_out <= \<const0>\;
  gt2_rxbyterealign_out <= \<const0>\;
  gt2_rxchariscomma_out(3) <= \<const0>\;
  gt2_rxchariscomma_out(2) <= \<const0>\;
  gt2_rxchariscomma_out(1) <= \<const0>\;
  gt2_rxchariscomma_out(0) <= \<const0>\;
  gt2_rxcommadet_out <= \<const0>\;
  gt2_rxmonitorout_out(6) <= \<const0>\;
  gt2_rxmonitorout_out(5) <= \<const0>\;
  gt2_rxmonitorout_out(4) <= \<const0>\;
  gt2_rxmonitorout_out(3) <= \<const0>\;
  gt2_rxmonitorout_out(2) <= \<const0>\;
  gt2_rxmonitorout_out(1) <= \<const0>\;
  gt2_rxmonitorout_out(0) <= \<const0>\;
  gt2_rxoutclk_out <= \<const0>\;
  gt2_rxoutclkfabric_out <= \<const0>\;
  gt2_rxprbserr_out <= \<const0>\;
  gt2_rxstatus_out(2) <= \<const0>\;
  gt2_rxstatus_out(1) <= \<const0>\;
  gt2_rxstatus_out(0) <= \<const0>\;
  gt2_txbufstatus_out(1) <= \<const0>\;
  gt2_txbufstatus_out(0) <= \<const0>\;
  gt2_txoutclk_out <= \<const0>\;
  gt2_txoutclkfabric_out <= \<const0>\;
  gt2_txoutclkpcs_out <= \<const0>\;
  gt3_cpllfbclklost_out <= \<const0>\;
  gt3_dmonitorout_out(7) <= \<const0>\;
  gt3_dmonitorout_out(6) <= \<const0>\;
  gt3_dmonitorout_out(5) <= \<const0>\;
  gt3_dmonitorout_out(4) <= \<const0>\;
  gt3_dmonitorout_out(3) <= \<const0>\;
  gt3_dmonitorout_out(2) <= \<const0>\;
  gt3_dmonitorout_out(1) <= \<const0>\;
  gt3_dmonitorout_out(0) <= \<const0>\;
  gt3_drpdo_out(15) <= \<const0>\;
  gt3_drpdo_out(14) <= \<const0>\;
  gt3_drpdo_out(13) <= \<const0>\;
  gt3_drpdo_out(12) <= \<const0>\;
  gt3_drpdo_out(11) <= \<const0>\;
  gt3_drpdo_out(10) <= \<const0>\;
  gt3_drpdo_out(9) <= \<const0>\;
  gt3_drpdo_out(8) <= \<const0>\;
  gt3_drpdo_out(7) <= \<const0>\;
  gt3_drpdo_out(6) <= \<const0>\;
  gt3_drpdo_out(5) <= \<const0>\;
  gt3_drpdo_out(4) <= \<const0>\;
  gt3_drpdo_out(3) <= \<const0>\;
  gt3_drpdo_out(2) <= \<const0>\;
  gt3_drpdo_out(1) <= \<const0>\;
  gt3_drpdo_out(0) <= \<const0>\;
  gt3_drprdy_out <= \<const0>\;
  gt3_eyescandataerror_out <= \<const0>\;
  gt3_rxbufstatus_out(2) <= \<const0>\;
  gt3_rxbufstatus_out(1) <= \<const0>\;
  gt3_rxbufstatus_out(0) <= \<const0>\;
  gt3_rxbyteisaligned_out <= \<const0>\;
  gt3_rxbyterealign_out <= \<const0>\;
  gt3_rxchariscomma_out(3) <= \<const0>\;
  gt3_rxchariscomma_out(2) <= \<const0>\;
  gt3_rxchariscomma_out(1) <= \<const0>\;
  gt3_rxchariscomma_out(0) <= \<const0>\;
  gt3_rxcommadet_out <= \<const0>\;
  gt3_rxmonitorout_out(6) <= \<const0>\;
  gt3_rxmonitorout_out(5) <= \<const0>\;
  gt3_rxmonitorout_out(4) <= \<const0>\;
  gt3_rxmonitorout_out(3) <= \<const0>\;
  gt3_rxmonitorout_out(2) <= \<const0>\;
  gt3_rxmonitorout_out(1) <= \<const0>\;
  gt3_rxmonitorout_out(0) <= \<const0>\;
  gt3_rxoutclk_out <= \<const0>\;
  gt3_rxoutclkfabric_out <= \<const0>\;
  gt3_rxprbserr_out <= \<const0>\;
  gt3_rxstatus_out(2) <= \<const0>\;
  gt3_rxstatus_out(1) <= \<const0>\;
  gt3_rxstatus_out(0) <= \<const0>\;
  gt3_txbufstatus_out(1) <= \<const0>\;
  gt3_txbufstatus_out(0) <= \<const0>\;
  gt3_txoutclk_out <= \<const0>\;
  gt3_txoutclkfabric_out <= \<const0>\;
  gt3_txoutclkpcs_out <= \<const0>\;
  gt4_cpllfbclklost_out <= \<const0>\;
  gt4_dmonitorout_out(7) <= \<const0>\;
  gt4_dmonitorout_out(6) <= \<const0>\;
  gt4_dmonitorout_out(5) <= \<const0>\;
  gt4_dmonitorout_out(4) <= \<const0>\;
  gt4_dmonitorout_out(3) <= \<const0>\;
  gt4_dmonitorout_out(2) <= \<const0>\;
  gt4_dmonitorout_out(1) <= \<const0>\;
  gt4_dmonitorout_out(0) <= \<const0>\;
  gt4_drpdo_out(15) <= \<const0>\;
  gt4_drpdo_out(14) <= \<const0>\;
  gt4_drpdo_out(13) <= \<const0>\;
  gt4_drpdo_out(12) <= \<const0>\;
  gt4_drpdo_out(11) <= \<const0>\;
  gt4_drpdo_out(10) <= \<const0>\;
  gt4_drpdo_out(9) <= \<const0>\;
  gt4_drpdo_out(8) <= \<const0>\;
  gt4_drpdo_out(7) <= \<const0>\;
  gt4_drpdo_out(6) <= \<const0>\;
  gt4_drpdo_out(5) <= \<const0>\;
  gt4_drpdo_out(4) <= \<const0>\;
  gt4_drpdo_out(3) <= \<const0>\;
  gt4_drpdo_out(2) <= \<const0>\;
  gt4_drpdo_out(1) <= \<const0>\;
  gt4_drpdo_out(0) <= \<const0>\;
  gt4_drprdy_out <= \<const0>\;
  gt4_eyescandataerror_out <= \<const0>\;
  gt4_rxbufstatus_out(2) <= \<const0>\;
  gt4_rxbufstatus_out(1) <= \<const0>\;
  gt4_rxbufstatus_out(0) <= \<const0>\;
  gt4_rxbyteisaligned_out <= \<const0>\;
  gt4_rxbyterealign_out <= \<const0>\;
  gt4_rxchariscomma_out(3) <= \<const0>\;
  gt4_rxchariscomma_out(2) <= \<const0>\;
  gt4_rxchariscomma_out(1) <= \<const0>\;
  gt4_rxchariscomma_out(0) <= \<const0>\;
  gt4_rxcommadet_out <= \<const0>\;
  gt4_rxmonitorout_out(6) <= \<const0>\;
  gt4_rxmonitorout_out(5) <= \<const0>\;
  gt4_rxmonitorout_out(4) <= \<const0>\;
  gt4_rxmonitorout_out(3) <= \<const0>\;
  gt4_rxmonitorout_out(2) <= \<const0>\;
  gt4_rxmonitorout_out(1) <= \<const0>\;
  gt4_rxmonitorout_out(0) <= \<const0>\;
  gt4_rxoutclk_out <= \<const0>\;
  gt4_rxoutclkfabric_out <= \<const0>\;
  gt4_rxprbserr_out <= \<const0>\;
  gt4_rxstatus_out(2) <= \<const0>\;
  gt4_rxstatus_out(1) <= \<const0>\;
  gt4_rxstatus_out(0) <= \<const0>\;
  gt4_txbufstatus_out(1) <= \<const0>\;
  gt4_txbufstatus_out(0) <= \<const0>\;
  gt4_txoutclk_out <= \<const0>\;
  gt4_txoutclkfabric_out <= \<const0>\;
  gt4_txoutclkpcs_out <= \<const0>\;
  gt5_cpllfbclklost_out <= \<const0>\;
  gt5_dmonitorout_out(7) <= \<const0>\;
  gt5_dmonitorout_out(6) <= \<const0>\;
  gt5_dmonitorout_out(5) <= \<const0>\;
  gt5_dmonitorout_out(4) <= \<const0>\;
  gt5_dmonitorout_out(3) <= \<const0>\;
  gt5_dmonitorout_out(2) <= \<const0>\;
  gt5_dmonitorout_out(1) <= \<const0>\;
  gt5_dmonitorout_out(0) <= \<const0>\;
  gt5_drpdo_out(15) <= \<const0>\;
  gt5_drpdo_out(14) <= \<const0>\;
  gt5_drpdo_out(13) <= \<const0>\;
  gt5_drpdo_out(12) <= \<const0>\;
  gt5_drpdo_out(11) <= \<const0>\;
  gt5_drpdo_out(10) <= \<const0>\;
  gt5_drpdo_out(9) <= \<const0>\;
  gt5_drpdo_out(8) <= \<const0>\;
  gt5_drpdo_out(7) <= \<const0>\;
  gt5_drpdo_out(6) <= \<const0>\;
  gt5_drpdo_out(5) <= \<const0>\;
  gt5_drpdo_out(4) <= \<const0>\;
  gt5_drpdo_out(3) <= \<const0>\;
  gt5_drpdo_out(2) <= \<const0>\;
  gt5_drpdo_out(1) <= \<const0>\;
  gt5_drpdo_out(0) <= \<const0>\;
  gt5_drprdy_out <= \<const0>\;
  gt5_eyescandataerror_out <= \<const0>\;
  gt5_rxbufstatus_out(2) <= \<const0>\;
  gt5_rxbufstatus_out(1) <= \<const0>\;
  gt5_rxbufstatus_out(0) <= \<const0>\;
  gt5_rxbyteisaligned_out <= \<const0>\;
  gt5_rxbyterealign_out <= \<const0>\;
  gt5_rxchariscomma_out(3) <= \<const0>\;
  gt5_rxchariscomma_out(2) <= \<const0>\;
  gt5_rxchariscomma_out(1) <= \<const0>\;
  gt5_rxchariscomma_out(0) <= \<const0>\;
  gt5_rxcommadet_out <= \<const0>\;
  gt5_rxmonitorout_out(6) <= \<const0>\;
  gt5_rxmonitorout_out(5) <= \<const0>\;
  gt5_rxmonitorout_out(4) <= \<const0>\;
  gt5_rxmonitorout_out(3) <= \<const0>\;
  gt5_rxmonitorout_out(2) <= \<const0>\;
  gt5_rxmonitorout_out(1) <= \<const0>\;
  gt5_rxmonitorout_out(0) <= \<const0>\;
  gt5_rxoutclk_out <= \<const0>\;
  gt5_rxoutclkfabric_out <= \<const0>\;
  gt5_rxprbserr_out <= \<const0>\;
  gt5_rxstatus_out(2) <= \<const0>\;
  gt5_rxstatus_out(1) <= \<const0>\;
  gt5_rxstatus_out(0) <= \<const0>\;
  gt5_txbufstatus_out(1) <= \<const0>\;
  gt5_txbufstatus_out(0) <= \<const0>\;
  gt5_txoutclk_out <= \<const0>\;
  gt5_txoutclkfabric_out <= \<const0>\;
  gt5_txoutclkpcs_out <= \<const0>\;
  gt6_cpllfbclklost_out <= \<const0>\;
  gt6_dmonitorout_out(7) <= \<const0>\;
  gt6_dmonitorout_out(6) <= \<const0>\;
  gt6_dmonitorout_out(5) <= \<const0>\;
  gt6_dmonitorout_out(4) <= \<const0>\;
  gt6_dmonitorout_out(3) <= \<const0>\;
  gt6_dmonitorout_out(2) <= \<const0>\;
  gt6_dmonitorout_out(1) <= \<const0>\;
  gt6_dmonitorout_out(0) <= \<const0>\;
  gt6_drpdo_out(15) <= \<const0>\;
  gt6_drpdo_out(14) <= \<const0>\;
  gt6_drpdo_out(13) <= \<const0>\;
  gt6_drpdo_out(12) <= \<const0>\;
  gt6_drpdo_out(11) <= \<const0>\;
  gt6_drpdo_out(10) <= \<const0>\;
  gt6_drpdo_out(9) <= \<const0>\;
  gt6_drpdo_out(8) <= \<const0>\;
  gt6_drpdo_out(7) <= \<const0>\;
  gt6_drpdo_out(6) <= \<const0>\;
  gt6_drpdo_out(5) <= \<const0>\;
  gt6_drpdo_out(4) <= \<const0>\;
  gt6_drpdo_out(3) <= \<const0>\;
  gt6_drpdo_out(2) <= \<const0>\;
  gt6_drpdo_out(1) <= \<const0>\;
  gt6_drpdo_out(0) <= \<const0>\;
  gt6_drprdy_out <= \<const0>\;
  gt6_eyescandataerror_out <= \<const0>\;
  gt6_rxbufstatus_out(2) <= \<const0>\;
  gt6_rxbufstatus_out(1) <= \<const0>\;
  gt6_rxbufstatus_out(0) <= \<const0>\;
  gt6_rxbyteisaligned_out <= \<const0>\;
  gt6_rxbyterealign_out <= \<const0>\;
  gt6_rxchariscomma_out(3) <= \<const0>\;
  gt6_rxchariscomma_out(2) <= \<const0>\;
  gt6_rxchariscomma_out(1) <= \<const0>\;
  gt6_rxchariscomma_out(0) <= \<const0>\;
  gt6_rxcommadet_out <= \<const0>\;
  gt6_rxmonitorout_out(6) <= \<const0>\;
  gt6_rxmonitorout_out(5) <= \<const0>\;
  gt6_rxmonitorout_out(4) <= \<const0>\;
  gt6_rxmonitorout_out(3) <= \<const0>\;
  gt6_rxmonitorout_out(2) <= \<const0>\;
  gt6_rxmonitorout_out(1) <= \<const0>\;
  gt6_rxmonitorout_out(0) <= \<const0>\;
  gt6_rxoutclk_out <= \<const0>\;
  gt6_rxoutclkfabric_out <= \<const0>\;
  gt6_rxprbserr_out <= \<const0>\;
  gt6_rxstatus_out(2) <= \<const0>\;
  gt6_rxstatus_out(1) <= \<const0>\;
  gt6_rxstatus_out(0) <= \<const0>\;
  gt6_txbufstatus_out(1) <= \<const0>\;
  gt6_txbufstatus_out(0) <= \<const0>\;
  gt6_txoutclk_out <= \<const0>\;
  gt6_txoutclkfabric_out <= \<const0>\;
  gt6_txoutclkpcs_out <= \<const0>\;
  gt7_cpllfbclklost_out <= \<const0>\;
  gt7_dmonitorout_out(7) <= \<const0>\;
  gt7_dmonitorout_out(6) <= \<const0>\;
  gt7_dmonitorout_out(5) <= \<const0>\;
  gt7_dmonitorout_out(4) <= \<const0>\;
  gt7_dmonitorout_out(3) <= \<const0>\;
  gt7_dmonitorout_out(2) <= \<const0>\;
  gt7_dmonitorout_out(1) <= \<const0>\;
  gt7_dmonitorout_out(0) <= \<const0>\;
  gt7_drpdo_out(15) <= \<const0>\;
  gt7_drpdo_out(14) <= \<const0>\;
  gt7_drpdo_out(13) <= \<const0>\;
  gt7_drpdo_out(12) <= \<const0>\;
  gt7_drpdo_out(11) <= \<const0>\;
  gt7_drpdo_out(10) <= \<const0>\;
  gt7_drpdo_out(9) <= \<const0>\;
  gt7_drpdo_out(8) <= \<const0>\;
  gt7_drpdo_out(7) <= \<const0>\;
  gt7_drpdo_out(6) <= \<const0>\;
  gt7_drpdo_out(5) <= \<const0>\;
  gt7_drpdo_out(4) <= \<const0>\;
  gt7_drpdo_out(3) <= \<const0>\;
  gt7_drpdo_out(2) <= \<const0>\;
  gt7_drpdo_out(1) <= \<const0>\;
  gt7_drpdo_out(0) <= \<const0>\;
  gt7_drprdy_out <= \<const0>\;
  gt7_eyescandataerror_out <= \<const0>\;
  gt7_rxbufstatus_out(2) <= \<const0>\;
  gt7_rxbufstatus_out(1) <= \<const0>\;
  gt7_rxbufstatus_out(0) <= \<const0>\;
  gt7_rxbyteisaligned_out <= \<const0>\;
  gt7_rxbyterealign_out <= \<const0>\;
  gt7_rxchariscomma_out(3) <= \<const0>\;
  gt7_rxchariscomma_out(2) <= \<const0>\;
  gt7_rxchariscomma_out(1) <= \<const0>\;
  gt7_rxchariscomma_out(0) <= \<const0>\;
  gt7_rxcommadet_out <= \<const0>\;
  gt7_rxmonitorout_out(6) <= \<const0>\;
  gt7_rxmonitorout_out(5) <= \<const0>\;
  gt7_rxmonitorout_out(4) <= \<const0>\;
  gt7_rxmonitorout_out(3) <= \<const0>\;
  gt7_rxmonitorout_out(2) <= \<const0>\;
  gt7_rxmonitorout_out(1) <= \<const0>\;
  gt7_rxmonitorout_out(0) <= \<const0>\;
  gt7_rxoutclk_out <= \<const0>\;
  gt7_rxoutclkfabric_out <= \<const0>\;
  gt7_rxprbserr_out <= \<const0>\;
  gt7_rxstatus_out(2) <= \<const0>\;
  gt7_rxstatus_out(1) <= \<const0>\;
  gt7_rxstatus_out(0) <= \<const0>\;
  gt7_txbufstatus_out(1) <= \<const0>\;
  gt7_txbufstatus_out(0) <= \<const0>\;
  gt7_txoutclk_out <= \<const0>\;
  gt7_txoutclkfabric_out <= \<const0>\;
  gt7_txoutclkpcs_out <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_init
     port map (
      dont_reset_on_data_error_in => '0',
      gt0_cpllfbclklost_out => NLW_inst_gt0_cpllfbclklost_out_UNCONNECTED,
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_cplllockdetclk_in => '0',
      gt0_cpllpd_in => '0',
      gt0_cpllreset_in => '0',
      gt0_data_valid_in => '1',
      gt0_dmonitorout_out(7 downto 0) => NLW_inst_gt0_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => B"000000000",
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => B"0000000000000000",
      gt0_drpdo_out(15 downto 0) => NLW_inst_gt0_drpdo_out_UNCONNECTED(15 downto 0),
      gt0_drpen_in => '0',
      gt0_drprdy_out => NLW_inst_gt0_drprdy_out_UNCONNECTED,
      gt0_drpwe_in => '0',
      gt0_eyescandataerror_out => NLW_inst_gt0_eyescandataerror_out_UNCONNECTED,
      gt0_eyescanreset_in => '0',
      gt0_eyescantrigger_in => '0',
      gt0_gtnorthrefclk0_in => '0',
      gt0_gtnorthrefclk1_in => '0',
      gt0_gtrefclk0_in => gt0_gtrefclk0_in,
      gt0_gtrefclk1_in => '0',
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gtsouthrefclk0_in => '0',
      gt0_gtsouthrefclk1_in => '0',
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_gtxrxn_in => gt0_gtxrxn_in,
      gt0_gtxrxp_in => gt0_gtxrxp_in,
      gt0_gtxtxn_out => gt0_gtxtxn_out,
      gt0_gtxtxp_out => gt0_gtxtxp_out,
      gt0_loopback_in(2 downto 0) => B"000",
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => '0',
      gt0_rxbufstatus_out(2 downto 0) => NLW_inst_gt0_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt0_rxbyteisaligned_out => NLW_inst_gt0_rxbyteisaligned_out_UNCONNECTED,
      gt0_rxbyterealign_out => NLW_inst_gt0_rxbyterealign_out_UNCONNECTED,
      gt0_rxcdrhold_in => '0',
      gt0_rxchariscomma_out(3 downto 0) => NLW_inst_gt0_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => NLW_inst_gt0_rxcommadet_out_UNCONNECTED,
      gt0_rxdata_out(31 downto 0) => gt0_rxdata_out(31 downto 0),
      gt0_rxdfelpmreset_in => '0',
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => '1',
      gt0_rxmcommaalignen_in => gt0_rxmcommaalignen_in,
      gt0_rxmonitorout_out(6 downto 0) => NLW_inst_gt0_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => B"00",
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxoutclk_out => gt0_rxoutclk_out,
      gt0_rxoutclkfabric_out => NLW_inst_gt0_rxoutclkfabric_out_UNCONNECTED,
      gt0_rxpcommaalignen_in => '0',
      gt0_rxpcsreset_in => '0',
      gt0_rxpd_in(1 downto 0) => B"00",
      gt0_rxpmareset_in => '0',
      gt0_rxpolarity_in => '0',
      gt0_rxprbscntreset_in => '0',
      gt0_rxprbserr_out => NLW_inst_gt0_rxprbserr_out_UNCONNECTED,
      gt0_rxprbssel_in(2 downto 0) => B"000",
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_rxstatus_out(2 downto 0) => NLW_inst_gt0_rxstatus_out_UNCONNECTED(2 downto 0),
      gt0_rxsysclksel_in(1 downto 0) => B"00",
      gt0_rxuserrdy_in => '1',
      gt0_rxusrclk2_in => '0',
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txbufstatus_out(1 downto 0) => NLW_inst_gt0_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt0_txcharisk_in(3 downto 0) => gt0_txcharisk_in(3 downto 0),
      gt0_txdata_in(31 downto 0) => gt0_txdata_in(31 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => B"1000",
      gt0_txinhibit_in => '0',
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txoutclkfabric_out => NLW_inst_gt0_txoutclkfabric_out_UNCONNECTED,
      gt0_txoutclkpcs_out => NLW_inst_gt0_txoutclkpcs_out_UNCONNECTED,
      gt0_txpcsreset_in => '0',
      gt0_txpd_in(1 downto 0) => B"00",
      gt0_txpmareset_in => '0',
      gt0_txpolarity_in => '0',
      gt0_txpostcursor_in(4 downto 0) => B"00000",
      gt0_txprbsforceerr_in => '0',
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => B"00000",
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt0_txsysclksel_in(1 downto 0) => B"00",
      gt0_txuserrdy_in => '1',
      gt0_txusrclk2_in => '0',
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_cpllfbclklost_out => NLW_inst_gt1_cpllfbclklost_out_UNCONNECTED,
      gt1_cplllock_out => gt1_cplllock_out,
      gt1_cplllockdetclk_in => '0',
      gt1_cpllpd_in => '0',
      gt1_cpllreset_in => '0',
      gt1_data_valid_in => '1',
      gt1_dmonitorout_out(7 downto 0) => NLW_inst_gt1_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt1_drpaddr_in(8 downto 0) => B"000000000",
      gt1_drpclk_in => '0',
      gt1_drpdi_in(15 downto 0) => B"0000000000000000",
      gt1_drpdo_out(15 downto 0) => NLW_inst_gt1_drpdo_out_UNCONNECTED(15 downto 0),
      gt1_drpen_in => '0',
      gt1_drprdy_out => NLW_inst_gt1_drprdy_out_UNCONNECTED,
      gt1_drpwe_in => '0',
      gt1_eyescandataerror_out => NLW_inst_gt1_eyescandataerror_out_UNCONNECTED,
      gt1_eyescanreset_in => '0',
      gt1_eyescantrigger_in => '0',
      gt1_gtnorthrefclk0_in => '0',
      gt1_gtnorthrefclk1_in => '0',
      gt1_gtrefclk0_in => '0',
      gt1_gtrefclk1_in => '0',
      gt1_gtrxreset_in => '0',
      gt1_gtsouthrefclk0_in => '0',
      gt1_gtsouthrefclk1_in => '0',
      gt1_gttxreset_in => '0',
      gt1_gtxrxn_in => gt1_gtxrxn_in,
      gt1_gtxrxp_in => gt1_gtxrxp_in,
      gt1_gtxtxn_out => gt1_gtxtxn_out,
      gt1_gtxtxp_out => gt1_gtxtxp_out,
      gt1_loopback_in(2 downto 0) => B"000",
      gt1_qplloutclk_in => gt1_qplloutclk_in,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_in,
      gt1_rxbufreset_in => '0',
      gt1_rxbufstatus_out(2 downto 0) => NLW_inst_gt1_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt1_rxbyteisaligned_out => NLW_inst_gt1_rxbyteisaligned_out_UNCONNECTED,
      gt1_rxbyterealign_out => NLW_inst_gt1_rxbyterealign_out_UNCONNECTED,
      gt1_rxcdrhold_in => '0',
      gt1_rxchariscomma_out(3 downto 0) => NLW_inst_gt1_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt1_rxcharisk_out(3 downto 0) => gt1_rxcharisk_out(3 downto 0),
      gt1_rxcommadet_out => NLW_inst_gt1_rxcommadet_out_UNCONNECTED,
      gt1_rxdata_out(31 downto 0) => gt1_rxdata_out(31 downto 0),
      gt1_rxdfelpmreset_in => '0',
      gt1_rxdisperr_out(3 downto 0) => gt1_rxdisperr_out(3 downto 0),
      gt1_rxlpmen_in => '1',
      gt1_rxmcommaalignen_in => '0',
      gt1_rxmonitorout_out(6 downto 0) => NLW_inst_gt1_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => B"00",
      gt1_rxnotintable_out(3 downto 0) => gt1_rxnotintable_out(3 downto 0),
      gt1_rxoutclk_out => NLW_inst_gt1_rxoutclk_out_UNCONNECTED,
      gt1_rxoutclkfabric_out => NLW_inst_gt1_rxoutclkfabric_out_UNCONNECTED,
      gt1_rxpcommaalignen_in => '0',
      gt1_rxpcsreset_in => '0',
      gt1_rxpd_in(1 downto 0) => B"00",
      gt1_rxpmareset_in => '0',
      gt1_rxpolarity_in => '0',
      gt1_rxprbscntreset_in => '0',
      gt1_rxprbserr_out => NLW_inst_gt1_rxprbserr_out_UNCONNECTED,
      gt1_rxprbssel_in(2 downto 0) => B"000",
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      gt1_rxstatus_out(2 downto 0) => NLW_inst_gt1_rxstatus_out_UNCONNECTED(2 downto 0),
      gt1_rxsysclksel_in(1 downto 0) => B"00",
      gt1_rxuserrdy_in => '1',
      gt1_rxusrclk2_in => '0',
      gt1_rxusrclk_in => '0',
      gt1_txbufstatus_out(1 downto 0) => NLW_inst_gt1_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt1_txcharisk_in(3 downto 0) => gt1_txcharisk_in(3 downto 0),
      gt1_txdata_in(31 downto 0) => gt1_txdata_in(31 downto 0),
      gt1_txdiffctrl_in(3 downto 0) => B"1000",
      gt1_txinhibit_in => '0',
      gt1_txoutclk_out => NLW_inst_gt1_txoutclk_out_UNCONNECTED,
      gt1_txoutclkfabric_out => NLW_inst_gt1_txoutclkfabric_out_UNCONNECTED,
      gt1_txoutclkpcs_out => NLW_inst_gt1_txoutclkpcs_out_UNCONNECTED,
      gt1_txpcsreset_in => '0',
      gt1_txpd_in(1 downto 0) => B"00",
      gt1_txpmareset_in => '0',
      gt1_txpolarity_in => '0',
      gt1_txpostcursor_in(4 downto 0) => B"00000",
      gt1_txprbsforceerr_in => '0',
      gt1_txprbssel_in(2 downto 0) => B"000",
      gt1_txprecursor_in(4 downto 0) => B"00000",
      gt1_txresetdone_out => gt1_txresetdone_out,
      gt1_txsysclksel_in(1 downto 0) => B"00",
      gt1_txuserrdy_in => '1',
      gt1_txusrclk2_in => '0',
      gt1_txusrclk_in => '0',
      gt2_cpllfbclklost_out => NLW_inst_gt2_cpllfbclklost_out_UNCONNECTED,
      gt2_cplllock_out => gt2_cplllock_out,
      gt2_cplllockdetclk_in => '0',
      gt2_cpllpd_in => '0',
      gt2_cpllreset_in => '0',
      gt2_data_valid_in => '1',
      gt2_dmonitorout_out(7 downto 0) => NLW_inst_gt2_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt2_drpaddr_in(8 downto 0) => B"000000000",
      gt2_drpclk_in => '0',
      gt2_drpdi_in(15 downto 0) => B"0000000000000000",
      gt2_drpdo_out(15 downto 0) => NLW_inst_gt2_drpdo_out_UNCONNECTED(15 downto 0),
      gt2_drpen_in => '0',
      gt2_drprdy_out => NLW_inst_gt2_drprdy_out_UNCONNECTED,
      gt2_drpwe_in => '0',
      gt2_eyescandataerror_out => NLW_inst_gt2_eyescandataerror_out_UNCONNECTED,
      gt2_eyescanreset_in => '0',
      gt2_eyescantrigger_in => '0',
      gt2_gtnorthrefclk0_in => '0',
      gt2_gtnorthrefclk1_in => '0',
      gt2_gtrefclk0_in => '0',
      gt2_gtrefclk1_in => '0',
      gt2_gtrxreset_in => '0',
      gt2_gtsouthrefclk0_in => '0',
      gt2_gtsouthrefclk1_in => '0',
      gt2_gttxreset_in => '0',
      gt2_gtxrxn_in => gt2_gtxrxn_in,
      gt2_gtxrxp_in => gt2_gtxrxp_in,
      gt2_gtxtxn_out => gt2_gtxtxn_out,
      gt2_gtxtxp_out => gt2_gtxtxp_out,
      gt2_loopback_in(2 downto 0) => B"000",
      gt2_rxbufreset_in => '0',
      gt2_rxbufstatus_out(2 downto 0) => NLW_inst_gt2_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt2_rxbyteisaligned_out => NLW_inst_gt2_rxbyteisaligned_out_UNCONNECTED,
      gt2_rxbyterealign_out => NLW_inst_gt2_rxbyterealign_out_UNCONNECTED,
      gt2_rxcdrhold_in => '0',
      gt2_rxchariscomma_out(3 downto 0) => NLW_inst_gt2_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt2_rxcharisk_out(3 downto 0) => gt2_rxcharisk_out(3 downto 0),
      gt2_rxcommadet_out => NLW_inst_gt2_rxcommadet_out_UNCONNECTED,
      gt2_rxdata_out(31 downto 0) => gt2_rxdata_out(31 downto 0),
      gt2_rxdfelpmreset_in => '0',
      gt2_rxdisperr_out(3 downto 0) => gt2_rxdisperr_out(3 downto 0),
      gt2_rxlpmen_in => '1',
      gt2_rxmcommaalignen_in => '0',
      gt2_rxmonitorout_out(6 downto 0) => NLW_inst_gt2_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt2_rxmonitorsel_in(1 downto 0) => B"00",
      gt2_rxnotintable_out(3 downto 0) => gt2_rxnotintable_out(3 downto 0),
      gt2_rxoutclk_out => NLW_inst_gt2_rxoutclk_out_UNCONNECTED,
      gt2_rxoutclkfabric_out => NLW_inst_gt2_rxoutclkfabric_out_UNCONNECTED,
      gt2_rxpcommaalignen_in => '0',
      gt2_rxpcsreset_in => '0',
      gt2_rxpd_in(1 downto 0) => B"00",
      gt2_rxpmareset_in => '0',
      gt2_rxpolarity_in => '0',
      gt2_rxprbscntreset_in => '0',
      gt2_rxprbserr_out => NLW_inst_gt2_rxprbserr_out_UNCONNECTED,
      gt2_rxprbssel_in(2 downto 0) => B"000",
      gt2_rxresetdone_out => gt2_rxresetdone_out,
      gt2_rxstatus_out(2 downto 0) => NLW_inst_gt2_rxstatus_out_UNCONNECTED(2 downto 0),
      gt2_rxsysclksel_in(1 downto 0) => B"00",
      gt2_rxuserrdy_in => '1',
      gt2_rxusrclk2_in => '0',
      gt2_rxusrclk_in => '0',
      gt2_txbufstatus_out(1 downto 0) => NLW_inst_gt2_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt2_txcharisk_in(3 downto 0) => gt2_txcharisk_in(3 downto 0),
      gt2_txdata_in(31 downto 0) => gt2_txdata_in(31 downto 0),
      gt2_txdiffctrl_in(3 downto 0) => B"1000",
      gt2_txinhibit_in => '0',
      gt2_txoutclk_out => NLW_inst_gt2_txoutclk_out_UNCONNECTED,
      gt2_txoutclkfabric_out => NLW_inst_gt2_txoutclkfabric_out_UNCONNECTED,
      gt2_txoutclkpcs_out => NLW_inst_gt2_txoutclkpcs_out_UNCONNECTED,
      gt2_txpcsreset_in => '0',
      gt2_txpd_in(1 downto 0) => B"00",
      gt2_txpmareset_in => '0',
      gt2_txpolarity_in => '0',
      gt2_txpostcursor_in(4 downto 0) => B"00000",
      gt2_txprbsforceerr_in => '0',
      gt2_txprbssel_in(2 downto 0) => B"000",
      gt2_txprecursor_in(4 downto 0) => B"00000",
      gt2_txresetdone_out => gt2_txresetdone_out,
      gt2_txsysclksel_in(1 downto 0) => B"00",
      gt2_txuserrdy_in => '1',
      gt2_txusrclk2_in => '0',
      gt2_txusrclk_in => '0',
      gt3_cpllfbclklost_out => NLW_inst_gt3_cpllfbclklost_out_UNCONNECTED,
      gt3_cplllock_out => gt3_cplllock_out,
      gt3_cplllockdetclk_in => '0',
      gt3_cpllpd_in => '0',
      gt3_cpllreset_in => '0',
      gt3_data_valid_in => '1',
      gt3_dmonitorout_out(7 downto 0) => NLW_inst_gt3_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt3_drpaddr_in(8 downto 0) => B"000000000",
      gt3_drpclk_in => '0',
      gt3_drpdi_in(15 downto 0) => B"0000000000000000",
      gt3_drpdo_out(15 downto 0) => NLW_inst_gt3_drpdo_out_UNCONNECTED(15 downto 0),
      gt3_drpen_in => '0',
      gt3_drprdy_out => NLW_inst_gt3_drprdy_out_UNCONNECTED,
      gt3_drpwe_in => '0',
      gt3_eyescandataerror_out => NLW_inst_gt3_eyescandataerror_out_UNCONNECTED,
      gt3_eyescanreset_in => '0',
      gt3_eyescantrigger_in => '0',
      gt3_gtnorthrefclk0_in => '0',
      gt3_gtnorthrefclk1_in => '0',
      gt3_gtrefclk0_in => '0',
      gt3_gtrefclk1_in => '0',
      gt3_gtrxreset_in => '0',
      gt3_gtsouthrefclk0_in => '0',
      gt3_gtsouthrefclk1_in => '0',
      gt3_gttxreset_in => '0',
      gt3_gtxrxn_in => gt3_gtxrxn_in,
      gt3_gtxrxp_in => gt3_gtxrxp_in,
      gt3_gtxtxn_out => gt3_gtxtxn_out,
      gt3_gtxtxp_out => gt3_gtxtxp_out,
      gt3_loopback_in(2 downto 0) => B"000",
      gt3_rxbufreset_in => '0',
      gt3_rxbufstatus_out(2 downto 0) => NLW_inst_gt3_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt3_rxbyteisaligned_out => NLW_inst_gt3_rxbyteisaligned_out_UNCONNECTED,
      gt3_rxbyterealign_out => NLW_inst_gt3_rxbyterealign_out_UNCONNECTED,
      gt3_rxcdrhold_in => '0',
      gt3_rxchariscomma_out(3 downto 0) => NLW_inst_gt3_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt3_rxcharisk_out(3 downto 0) => gt3_rxcharisk_out(3 downto 0),
      gt3_rxcommadet_out => NLW_inst_gt3_rxcommadet_out_UNCONNECTED,
      gt3_rxdata_out(31 downto 0) => gt3_rxdata_out(31 downto 0),
      gt3_rxdfelpmreset_in => '0',
      gt3_rxdisperr_out(3 downto 0) => gt3_rxdisperr_out(3 downto 0),
      gt3_rxlpmen_in => '1',
      gt3_rxmcommaalignen_in => '0',
      gt3_rxmonitorout_out(6 downto 0) => NLW_inst_gt3_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt3_rxmonitorsel_in(1 downto 0) => B"00",
      gt3_rxnotintable_out(3 downto 0) => gt3_rxnotintable_out(3 downto 0),
      gt3_rxoutclk_out => NLW_inst_gt3_rxoutclk_out_UNCONNECTED,
      gt3_rxoutclkfabric_out => NLW_inst_gt3_rxoutclkfabric_out_UNCONNECTED,
      gt3_rxpcommaalignen_in => '0',
      gt3_rxpcsreset_in => '0',
      gt3_rxpd_in(1 downto 0) => B"00",
      gt3_rxpmareset_in => '0',
      gt3_rxpolarity_in => '0',
      gt3_rxprbscntreset_in => '0',
      gt3_rxprbserr_out => NLW_inst_gt3_rxprbserr_out_UNCONNECTED,
      gt3_rxprbssel_in(2 downto 0) => B"000",
      gt3_rxresetdone_out => gt3_rxresetdone_out,
      gt3_rxstatus_out(2 downto 0) => NLW_inst_gt3_rxstatus_out_UNCONNECTED(2 downto 0),
      gt3_rxsysclksel_in(1 downto 0) => B"00",
      gt3_rxuserrdy_in => '1',
      gt3_rxusrclk2_in => '0',
      gt3_rxusrclk_in => '0',
      gt3_txbufstatus_out(1 downto 0) => NLW_inst_gt3_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt3_txcharisk_in(3 downto 0) => gt3_txcharisk_in(3 downto 0),
      gt3_txdata_in(31 downto 0) => gt3_txdata_in(31 downto 0),
      gt3_txdiffctrl_in(3 downto 0) => B"1000",
      gt3_txinhibit_in => '0',
      gt3_txoutclk_out => NLW_inst_gt3_txoutclk_out_UNCONNECTED,
      gt3_txoutclkfabric_out => NLW_inst_gt3_txoutclkfabric_out_UNCONNECTED,
      gt3_txoutclkpcs_out => NLW_inst_gt3_txoutclkpcs_out_UNCONNECTED,
      gt3_txpcsreset_in => '0',
      gt3_txpd_in(1 downto 0) => B"00",
      gt3_txpmareset_in => '0',
      gt3_txpolarity_in => '0',
      gt3_txpostcursor_in(4 downto 0) => B"00000",
      gt3_txprbsforceerr_in => '0',
      gt3_txprbssel_in(2 downto 0) => B"000",
      gt3_txprecursor_in(4 downto 0) => B"00000",
      gt3_txresetdone_out => gt3_txresetdone_out,
      gt3_txsysclksel_in(1 downto 0) => B"00",
      gt3_txuserrdy_in => '1',
      gt3_txusrclk2_in => '0',
      gt3_txusrclk_in => '0',
      gt4_cpllfbclklost_out => NLW_inst_gt4_cpllfbclklost_out_UNCONNECTED,
      gt4_cplllock_out => gt4_cplllock_out,
      gt4_cplllockdetclk_in => '0',
      gt4_cpllpd_in => '0',
      gt4_cpllreset_in => '0',
      gt4_data_valid_in => '1',
      gt4_dmonitorout_out(7 downto 0) => NLW_inst_gt4_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt4_drpaddr_in(8 downto 0) => B"000000000",
      gt4_drpclk_in => '0',
      gt4_drpdi_in(15 downto 0) => B"0000000000000000",
      gt4_drpdo_out(15 downto 0) => NLW_inst_gt4_drpdo_out_UNCONNECTED(15 downto 0),
      gt4_drpen_in => '0',
      gt4_drprdy_out => NLW_inst_gt4_drprdy_out_UNCONNECTED,
      gt4_drpwe_in => '0',
      gt4_eyescandataerror_out => NLW_inst_gt4_eyescandataerror_out_UNCONNECTED,
      gt4_eyescanreset_in => '0',
      gt4_eyescantrigger_in => '0',
      gt4_gtnorthrefclk0_in => '0',
      gt4_gtnorthrefclk1_in => '0',
      gt4_gtrefclk0_in => '0',
      gt4_gtrefclk1_in => '0',
      gt4_gtrxreset_in => '0',
      gt4_gtsouthrefclk0_in => '0',
      gt4_gtsouthrefclk1_in => '0',
      gt4_gttxreset_in => '0',
      gt4_gtxrxn_in => gt4_gtxrxn_in,
      gt4_gtxrxp_in => gt4_gtxrxp_in,
      gt4_gtxtxn_out => gt4_gtxtxn_out,
      gt4_gtxtxp_out => gt4_gtxtxp_out,
      gt4_loopback_in(2 downto 0) => B"000",
      gt4_rxbufreset_in => '0',
      gt4_rxbufstatus_out(2 downto 0) => NLW_inst_gt4_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt4_rxbyteisaligned_out => NLW_inst_gt4_rxbyteisaligned_out_UNCONNECTED,
      gt4_rxbyterealign_out => NLW_inst_gt4_rxbyterealign_out_UNCONNECTED,
      gt4_rxcdrhold_in => '0',
      gt4_rxchariscomma_out(3 downto 0) => NLW_inst_gt4_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt4_rxcharisk_out(3 downto 0) => gt4_rxcharisk_out(3 downto 0),
      gt4_rxcommadet_out => NLW_inst_gt4_rxcommadet_out_UNCONNECTED,
      gt4_rxdata_out(31 downto 0) => gt4_rxdata_out(31 downto 0),
      gt4_rxdfelpmreset_in => '0',
      gt4_rxdisperr_out(3 downto 0) => gt4_rxdisperr_out(3 downto 0),
      gt4_rxlpmen_in => '1',
      gt4_rxmcommaalignen_in => '0',
      gt4_rxmonitorout_out(6 downto 0) => NLW_inst_gt4_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt4_rxmonitorsel_in(1 downto 0) => B"00",
      gt4_rxnotintable_out(3 downto 0) => gt4_rxnotintable_out(3 downto 0),
      gt4_rxoutclk_out => NLW_inst_gt4_rxoutclk_out_UNCONNECTED,
      gt4_rxoutclkfabric_out => NLW_inst_gt4_rxoutclkfabric_out_UNCONNECTED,
      gt4_rxpcommaalignen_in => '0',
      gt4_rxpcsreset_in => '0',
      gt4_rxpd_in(1 downto 0) => B"00",
      gt4_rxpmareset_in => '0',
      gt4_rxpolarity_in => '0',
      gt4_rxprbscntreset_in => '0',
      gt4_rxprbserr_out => NLW_inst_gt4_rxprbserr_out_UNCONNECTED,
      gt4_rxprbssel_in(2 downto 0) => B"000",
      gt4_rxresetdone_out => gt4_rxresetdone_out,
      gt4_rxstatus_out(2 downto 0) => NLW_inst_gt4_rxstatus_out_UNCONNECTED(2 downto 0),
      gt4_rxsysclksel_in(1 downto 0) => B"00",
      gt4_rxuserrdy_in => '1',
      gt4_rxusrclk2_in => '0',
      gt4_rxusrclk_in => '0',
      gt4_txbufstatus_out(1 downto 0) => NLW_inst_gt4_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt4_txcharisk_in(3 downto 0) => gt4_txcharisk_in(3 downto 0),
      gt4_txdata_in(31 downto 0) => gt4_txdata_in(31 downto 0),
      gt4_txdiffctrl_in(3 downto 0) => B"1000",
      gt4_txinhibit_in => '0',
      gt4_txoutclk_out => NLW_inst_gt4_txoutclk_out_UNCONNECTED,
      gt4_txoutclkfabric_out => NLW_inst_gt4_txoutclkfabric_out_UNCONNECTED,
      gt4_txoutclkpcs_out => NLW_inst_gt4_txoutclkpcs_out_UNCONNECTED,
      gt4_txpcsreset_in => '0',
      gt4_txpd_in(1 downto 0) => B"00",
      gt4_txpmareset_in => '0',
      gt4_txpolarity_in => '0',
      gt4_txpostcursor_in(4 downto 0) => B"00000",
      gt4_txprbsforceerr_in => '0',
      gt4_txprbssel_in(2 downto 0) => B"000",
      gt4_txprecursor_in(4 downto 0) => B"00000",
      gt4_txresetdone_out => gt4_txresetdone_out,
      gt4_txsysclksel_in(1 downto 0) => B"00",
      gt4_txuserrdy_in => '1',
      gt4_txusrclk2_in => '0',
      gt4_txusrclk_in => '0',
      gt5_cpllfbclklost_out => NLW_inst_gt5_cpllfbclklost_out_UNCONNECTED,
      gt5_cplllock_out => gt5_cplllock_out,
      gt5_cplllockdetclk_in => '0',
      gt5_cpllpd_in => '0',
      gt5_cpllreset_in => '0',
      gt5_data_valid_in => '1',
      gt5_dmonitorout_out(7 downto 0) => NLW_inst_gt5_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt5_drpaddr_in(8 downto 0) => B"000000000",
      gt5_drpclk_in => '0',
      gt5_drpdi_in(15 downto 0) => B"0000000000000000",
      gt5_drpdo_out(15 downto 0) => NLW_inst_gt5_drpdo_out_UNCONNECTED(15 downto 0),
      gt5_drpen_in => '0',
      gt5_drprdy_out => NLW_inst_gt5_drprdy_out_UNCONNECTED,
      gt5_drpwe_in => '0',
      gt5_eyescandataerror_out => NLW_inst_gt5_eyescandataerror_out_UNCONNECTED,
      gt5_eyescanreset_in => '0',
      gt5_eyescantrigger_in => '0',
      gt5_gtnorthrefclk0_in => '0',
      gt5_gtnorthrefclk1_in => '0',
      gt5_gtrefclk0_in => '0',
      gt5_gtrefclk1_in => '0',
      gt5_gtrxreset_in => '0',
      gt5_gtsouthrefclk0_in => '0',
      gt5_gtsouthrefclk1_in => '0',
      gt5_gttxreset_in => '0',
      gt5_gtxrxn_in => gt5_gtxrxn_in,
      gt5_gtxrxp_in => gt5_gtxrxp_in,
      gt5_gtxtxn_out => gt5_gtxtxn_out,
      gt5_gtxtxp_out => gt5_gtxtxp_out,
      gt5_loopback_in(2 downto 0) => B"000",
      gt5_rxbufreset_in => '0',
      gt5_rxbufstatus_out(2 downto 0) => NLW_inst_gt5_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt5_rxbyteisaligned_out => NLW_inst_gt5_rxbyteisaligned_out_UNCONNECTED,
      gt5_rxbyterealign_out => NLW_inst_gt5_rxbyterealign_out_UNCONNECTED,
      gt5_rxcdrhold_in => '0',
      gt5_rxchariscomma_out(3 downto 0) => NLW_inst_gt5_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt5_rxcharisk_out(3 downto 0) => gt5_rxcharisk_out(3 downto 0),
      gt5_rxcommadet_out => NLW_inst_gt5_rxcommadet_out_UNCONNECTED,
      gt5_rxdata_out(31 downto 0) => gt5_rxdata_out(31 downto 0),
      gt5_rxdfelpmreset_in => '0',
      gt5_rxdisperr_out(3 downto 0) => gt5_rxdisperr_out(3 downto 0),
      gt5_rxlpmen_in => '1',
      gt5_rxmcommaalignen_in => '0',
      gt5_rxmonitorout_out(6 downto 0) => NLW_inst_gt5_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt5_rxmonitorsel_in(1 downto 0) => B"00",
      gt5_rxnotintable_out(3 downto 0) => gt5_rxnotintable_out(3 downto 0),
      gt5_rxoutclk_out => NLW_inst_gt5_rxoutclk_out_UNCONNECTED,
      gt5_rxoutclkfabric_out => NLW_inst_gt5_rxoutclkfabric_out_UNCONNECTED,
      gt5_rxpcommaalignen_in => '0',
      gt5_rxpcsreset_in => '0',
      gt5_rxpd_in(1 downto 0) => B"00",
      gt5_rxpmareset_in => '0',
      gt5_rxpolarity_in => '0',
      gt5_rxprbscntreset_in => '0',
      gt5_rxprbserr_out => NLW_inst_gt5_rxprbserr_out_UNCONNECTED,
      gt5_rxprbssel_in(2 downto 0) => B"000",
      gt5_rxresetdone_out => gt5_rxresetdone_out,
      gt5_rxstatus_out(2 downto 0) => NLW_inst_gt5_rxstatus_out_UNCONNECTED(2 downto 0),
      gt5_rxsysclksel_in(1 downto 0) => B"00",
      gt5_rxuserrdy_in => '1',
      gt5_rxusrclk2_in => '0',
      gt5_rxusrclk_in => '0',
      gt5_txbufstatus_out(1 downto 0) => NLW_inst_gt5_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt5_txcharisk_in(3 downto 0) => gt5_txcharisk_in(3 downto 0),
      gt5_txdata_in(31 downto 0) => gt5_txdata_in(31 downto 0),
      gt5_txdiffctrl_in(3 downto 0) => B"1000",
      gt5_txinhibit_in => '0',
      gt5_txoutclk_out => NLW_inst_gt5_txoutclk_out_UNCONNECTED,
      gt5_txoutclkfabric_out => NLW_inst_gt5_txoutclkfabric_out_UNCONNECTED,
      gt5_txoutclkpcs_out => NLW_inst_gt5_txoutclkpcs_out_UNCONNECTED,
      gt5_txpcsreset_in => '0',
      gt5_txpd_in(1 downto 0) => B"00",
      gt5_txpmareset_in => '0',
      gt5_txpolarity_in => '0',
      gt5_txpostcursor_in(4 downto 0) => B"00000",
      gt5_txprbsforceerr_in => '0',
      gt5_txprbssel_in(2 downto 0) => B"000",
      gt5_txprecursor_in(4 downto 0) => B"00000",
      gt5_txresetdone_out => gt5_txresetdone_out,
      gt5_txsysclksel_in(1 downto 0) => B"00",
      gt5_txuserrdy_in => '1',
      gt5_txusrclk2_in => '0',
      gt5_txusrclk_in => '0',
      gt6_cpllfbclklost_out => NLW_inst_gt6_cpllfbclklost_out_UNCONNECTED,
      gt6_cplllock_out => gt6_cplllock_out,
      gt6_cplllockdetclk_in => '0',
      gt6_cpllpd_in => '0',
      gt6_cpllreset_in => '0',
      gt6_data_valid_in => '1',
      gt6_dmonitorout_out(7 downto 0) => NLW_inst_gt6_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt6_drpaddr_in(8 downto 0) => B"000000000",
      gt6_drpclk_in => '0',
      gt6_drpdi_in(15 downto 0) => B"0000000000000000",
      gt6_drpdo_out(15 downto 0) => NLW_inst_gt6_drpdo_out_UNCONNECTED(15 downto 0),
      gt6_drpen_in => '0',
      gt6_drprdy_out => NLW_inst_gt6_drprdy_out_UNCONNECTED,
      gt6_drpwe_in => '0',
      gt6_eyescandataerror_out => NLW_inst_gt6_eyescandataerror_out_UNCONNECTED,
      gt6_eyescanreset_in => '0',
      gt6_eyescantrigger_in => '0',
      gt6_gtnorthrefclk0_in => '0',
      gt6_gtnorthrefclk1_in => '0',
      gt6_gtrefclk0_in => '0',
      gt6_gtrefclk1_in => '0',
      gt6_gtrxreset_in => '0',
      gt6_gtsouthrefclk0_in => '0',
      gt6_gtsouthrefclk1_in => '0',
      gt6_gttxreset_in => '0',
      gt6_gtxrxn_in => gt6_gtxrxn_in,
      gt6_gtxrxp_in => gt6_gtxrxp_in,
      gt6_gtxtxn_out => gt6_gtxtxn_out,
      gt6_gtxtxp_out => gt6_gtxtxp_out,
      gt6_loopback_in(2 downto 0) => B"000",
      gt6_rxbufreset_in => '0',
      gt6_rxbufstatus_out(2 downto 0) => NLW_inst_gt6_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt6_rxbyteisaligned_out => NLW_inst_gt6_rxbyteisaligned_out_UNCONNECTED,
      gt6_rxbyterealign_out => NLW_inst_gt6_rxbyterealign_out_UNCONNECTED,
      gt6_rxcdrhold_in => '0',
      gt6_rxchariscomma_out(3 downto 0) => NLW_inst_gt6_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt6_rxcharisk_out(3 downto 0) => gt6_rxcharisk_out(3 downto 0),
      gt6_rxcommadet_out => NLW_inst_gt6_rxcommadet_out_UNCONNECTED,
      gt6_rxdata_out(31 downto 0) => gt6_rxdata_out(31 downto 0),
      gt6_rxdfelpmreset_in => '0',
      gt6_rxdisperr_out(3 downto 0) => gt6_rxdisperr_out(3 downto 0),
      gt6_rxlpmen_in => '1',
      gt6_rxmcommaalignen_in => '0',
      gt6_rxmonitorout_out(6 downto 0) => NLW_inst_gt6_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt6_rxmonitorsel_in(1 downto 0) => B"00",
      gt6_rxnotintable_out(3 downto 0) => gt6_rxnotintable_out(3 downto 0),
      gt6_rxoutclk_out => NLW_inst_gt6_rxoutclk_out_UNCONNECTED,
      gt6_rxoutclkfabric_out => NLW_inst_gt6_rxoutclkfabric_out_UNCONNECTED,
      gt6_rxpcommaalignen_in => '0',
      gt6_rxpcsreset_in => '0',
      gt6_rxpd_in(1 downto 0) => B"00",
      gt6_rxpmareset_in => '0',
      gt6_rxpolarity_in => '0',
      gt6_rxprbscntreset_in => '0',
      gt6_rxprbserr_out => NLW_inst_gt6_rxprbserr_out_UNCONNECTED,
      gt6_rxprbssel_in(2 downto 0) => B"000",
      gt6_rxresetdone_out => gt6_rxresetdone_out,
      gt6_rxstatus_out(2 downto 0) => NLW_inst_gt6_rxstatus_out_UNCONNECTED(2 downto 0),
      gt6_rxsysclksel_in(1 downto 0) => B"00",
      gt6_rxuserrdy_in => '1',
      gt6_rxusrclk2_in => '0',
      gt6_rxusrclk_in => '0',
      gt6_txbufstatus_out(1 downto 0) => NLW_inst_gt6_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt6_txcharisk_in(3 downto 0) => gt6_txcharisk_in(3 downto 0),
      gt6_txdata_in(31 downto 0) => gt6_txdata_in(31 downto 0),
      gt6_txdiffctrl_in(3 downto 0) => B"1000",
      gt6_txinhibit_in => '0',
      gt6_txoutclk_out => NLW_inst_gt6_txoutclk_out_UNCONNECTED,
      gt6_txoutclkfabric_out => NLW_inst_gt6_txoutclkfabric_out_UNCONNECTED,
      gt6_txoutclkpcs_out => NLW_inst_gt6_txoutclkpcs_out_UNCONNECTED,
      gt6_txpcsreset_in => '0',
      gt6_txpd_in(1 downto 0) => B"00",
      gt6_txpmareset_in => '0',
      gt6_txpolarity_in => '0',
      gt6_txpostcursor_in(4 downto 0) => B"00000",
      gt6_txprbsforceerr_in => '0',
      gt6_txprbssel_in(2 downto 0) => B"000",
      gt6_txprecursor_in(4 downto 0) => B"00000",
      gt6_txresetdone_out => gt6_txresetdone_out,
      gt6_txsysclksel_in(1 downto 0) => B"00",
      gt6_txuserrdy_in => '1',
      gt6_txusrclk2_in => '0',
      gt6_txusrclk_in => '0',
      gt7_cpllfbclklost_out => NLW_inst_gt7_cpllfbclklost_out_UNCONNECTED,
      gt7_cplllock_out => gt7_cplllock_out,
      gt7_cplllockdetclk_in => '0',
      gt7_cpllpd_in => '0',
      gt7_cpllreset_in => '0',
      gt7_data_valid_in => '1',
      gt7_dmonitorout_out(7 downto 0) => NLW_inst_gt7_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt7_drpaddr_in(8 downto 0) => B"000000000",
      gt7_drpclk_in => '0',
      gt7_drpdi_in(15 downto 0) => B"0000000000000000",
      gt7_drpdo_out(15 downto 0) => NLW_inst_gt7_drpdo_out_UNCONNECTED(15 downto 0),
      gt7_drpen_in => '0',
      gt7_drprdy_out => NLW_inst_gt7_drprdy_out_UNCONNECTED,
      gt7_drpwe_in => '0',
      gt7_eyescandataerror_out => NLW_inst_gt7_eyescandataerror_out_UNCONNECTED,
      gt7_eyescanreset_in => '0',
      gt7_eyescantrigger_in => '0',
      gt7_gtnorthrefclk0_in => '0',
      gt7_gtnorthrefclk1_in => '0',
      gt7_gtrefclk0_in => '0',
      gt7_gtrefclk1_in => '0',
      gt7_gtrxreset_in => '0',
      gt7_gtsouthrefclk0_in => '0',
      gt7_gtsouthrefclk1_in => '0',
      gt7_gttxreset_in => '0',
      gt7_gtxrxn_in => gt7_gtxrxn_in,
      gt7_gtxrxp_in => gt7_gtxrxp_in,
      gt7_gtxtxn_out => gt7_gtxtxn_out,
      gt7_gtxtxp_out => gt7_gtxtxp_out,
      gt7_loopback_in(2 downto 0) => B"000",
      gt7_rxbufreset_in => '0',
      gt7_rxbufstatus_out(2 downto 0) => NLW_inst_gt7_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt7_rxbyteisaligned_out => NLW_inst_gt7_rxbyteisaligned_out_UNCONNECTED,
      gt7_rxbyterealign_out => NLW_inst_gt7_rxbyterealign_out_UNCONNECTED,
      gt7_rxcdrhold_in => '0',
      gt7_rxchariscomma_out(3 downto 0) => NLW_inst_gt7_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt7_rxcharisk_out(3 downto 0) => gt7_rxcharisk_out(3 downto 0),
      gt7_rxcommadet_out => NLW_inst_gt7_rxcommadet_out_UNCONNECTED,
      gt7_rxdata_out(31 downto 0) => gt7_rxdata_out(31 downto 0),
      gt7_rxdfelpmreset_in => '0',
      gt7_rxdisperr_out(3 downto 0) => gt7_rxdisperr_out(3 downto 0),
      gt7_rxlpmen_in => '1',
      gt7_rxmcommaalignen_in => '0',
      gt7_rxmonitorout_out(6 downto 0) => NLW_inst_gt7_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt7_rxmonitorsel_in(1 downto 0) => B"00",
      gt7_rxnotintable_out(3 downto 0) => gt7_rxnotintable_out(3 downto 0),
      gt7_rxoutclk_out => NLW_inst_gt7_rxoutclk_out_UNCONNECTED,
      gt7_rxoutclkfabric_out => NLW_inst_gt7_rxoutclkfabric_out_UNCONNECTED,
      gt7_rxpcommaalignen_in => '0',
      gt7_rxpcsreset_in => '0',
      gt7_rxpd_in(1 downto 0) => B"00",
      gt7_rxpmareset_in => '0',
      gt7_rxpolarity_in => '0',
      gt7_rxprbscntreset_in => '0',
      gt7_rxprbserr_out => NLW_inst_gt7_rxprbserr_out_UNCONNECTED,
      gt7_rxprbssel_in(2 downto 0) => B"000",
      gt7_rxresetdone_out => gt7_rxresetdone_out,
      gt7_rxstatus_out(2 downto 0) => NLW_inst_gt7_rxstatus_out_UNCONNECTED(2 downto 0),
      gt7_rxsysclksel_in(1 downto 0) => B"00",
      gt7_rxuserrdy_in => '1',
      gt7_rxusrclk2_in => '0',
      gt7_rxusrclk_in => '0',
      gt7_txbufstatus_out(1 downto 0) => NLW_inst_gt7_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt7_txcharisk_in(3 downto 0) => gt7_txcharisk_in(3 downto 0),
      gt7_txdata_in(31 downto 0) => gt7_txdata_in(31 downto 0),
      gt7_txdiffctrl_in(3 downto 0) => B"1000",
      gt7_txinhibit_in => '0',
      gt7_txoutclk_out => NLW_inst_gt7_txoutclk_out_UNCONNECTED,
      gt7_txoutclkfabric_out => NLW_inst_gt7_txoutclkfabric_out_UNCONNECTED,
      gt7_txoutclkpcs_out => NLW_inst_gt7_txoutclkpcs_out_UNCONNECTED,
      gt7_txpcsreset_in => '0',
      gt7_txpd_in(1 downto 0) => B"00",
      gt7_txpmareset_in => '0',
      gt7_txpolarity_in => '0',
      gt7_txpostcursor_in(4 downto 0) => B"00000",
      gt7_txprbsforceerr_in => '0',
      gt7_txprbssel_in(2 downto 0) => B"000",
      gt7_txprecursor_in(4 downto 0) => B"00000",
      gt7_txresetdone_out => gt7_txresetdone_out,
      gt7_txsysclksel_in(1 downto 0) => B"00",
      gt7_txuserrdy_in => '1',
      gt7_txusrclk2_in => '0',
      gt7_txusrclk_in => '0',
      gt_rx_fsm_reset_done_out => gt_rx_fsm_reset_done_out,
      gt_tx_fsm_reset_done_out => gt_tx_fsm_reset_done_out,
      soft_reset_rx_in => soft_reset_rx_in,
      soft_reset_tx_in => soft_reset_tx_in,
      sysclk_in => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_block is
  port (
    gt0_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxoutclk : out STD_LOGIC;
    gt0_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txn_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txp_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txoutclk : out STD_LOGIC;
    gt1_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_reset_done : out STD_LOGIC;
    rx_reset_done : out STD_LOGIC;
    tx_reset_gt : in STD_LOGIC;
    drpclk : in STD_LOGIC;
    rx_reset_gt : in STD_LOGIC;
    tx_sys_reset : in STD_LOGIC;
    rx_sys_reset : in STD_LOGIC;
    cpll_refclk : in STD_LOGIC;
    rx_core_clk : in STD_LOGIC;
    rxp_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxn_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxencommaalign : in STD_LOGIC;
    tx_core_clk : in STD_LOGIC;
    gt0_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_prbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_qplloutclk_out : in STD_LOGIC;
    gt0_qplloutrefclk_out : in STD_LOGIC;
    gt1_qplloutclk_out : in STD_LOGIC;
    gt1_qplloutrefclk_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_block is
  signal cpll_lock : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_105 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_107 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_201 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_209 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_211 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_3 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_305 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_313 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_315 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_409 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_417 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_419 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_513 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_521 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_523 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_617 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_625 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_627 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_721 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_729 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_731 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_825 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_833 : STD_LOGIC;
  signal design_1_jesd204_phy_0_0_gt_n_97 : STD_LOGIC;
  signal gt_rxfsmdone : STD_LOGIC;
  signal gt_rxreset : STD_LOGIC;
  signal gt_rxreset0 : STD_LOGIC;
  signal gt_txfsmdone : STD_LOGIC;
  signal gt_txreset : STD_LOGIC;
  signal gt_txreset0 : STD_LOGIC;
  signal rx_chan_rst_done : STD_LOGIC;
  signal rx_chan_rst_done_r : STD_LOGIC;
  signal rx_chan_rst_done_r_i_2_n_0 : STD_LOGIC;
  signal rx_pll_lock_i_i_2_n_0 : STD_LOGIC;
  signal rx_pll_lock_i_reg_n_0 : STD_LOGIC;
  signal rx_pll_lock_sync : STD_LOGIC;
  signal rx_reset_done_r0 : STD_LOGIC;
  signal rx_rst_all_sync : STD_LOGIC;
  signal rx_rst_gt_data_sync : STD_LOGIC;
  signal tx_chan_rst_done : STD_LOGIC;
  signal tx_chan_rst_done_r : STD_LOGIC;
  signal tx_chan_rst_done_r_i_2_n_0 : STD_LOGIC;
  signal tx_pll_lock_sync : STD_LOGIC;
  signal tx_reset_done_r0 : STD_LOGIC;
  signal tx_rst_all_sync : STD_LOGIC;
  signal tx_rst_gt_data_sync : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_cpllfbclklost_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_rxoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_txoutclkfabric_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_txoutclkpcs_out_UNCONNECTED : STD_LOGIC;
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt0_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt1_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt2_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt3_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt4_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt5_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt6_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_rxchariscomma_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_design_1_jesd204_phy_0_0_gt_gt7_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_jesd204_phy_0_0_gt : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_jesd204_phy_0_0_gt : label is "design_1_jesd204_phy_0_0_gt,gtwizard_v3_6_13,{protocol_file=JESD204}";
begin
design_1_jesd204_phy_0_0_gt: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt
     port map (
      dont_reset_on_data_error_in => '0',
      gt0_cpllfbclklost_out => NLW_design_1_jesd204_phy_0_0_gt_gt0_cpllfbclklost_out_UNCONNECTED,
      gt0_cplllock_out => design_1_jesd204_phy_0_0_gt_n_3,
      gt0_cplllockdetclk_in => '0',
      gt0_cpllpd_in => '0',
      gt0_cpllreset_in => '0',
      gt0_data_valid_in => '1',
      gt0_dmonitorout_out(7 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt0_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => B"000000000",
      gt0_drpclk_in => drpclk,
      gt0_drpdi_in(15 downto 0) => B"0000000000000000",
      gt0_drpdo_out(15 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt0_drpdo_out_UNCONNECTED(15 downto 0),
      gt0_drpen_in => '0',
      gt0_drprdy_out => NLW_design_1_jesd204_phy_0_0_gt_gt0_drprdy_out_UNCONNECTED,
      gt0_drpwe_in => '0',
      gt0_eyescandataerror_out => NLW_design_1_jesd204_phy_0_0_gt_gt0_eyescandataerror_out_UNCONNECTED,
      gt0_eyescanreset_in => '0',
      gt0_eyescantrigger_in => '0',
      gt0_gtnorthrefclk0_in => '0',
      gt0_gtnorthrefclk1_in => '0',
      gt0_gtrefclk0_in => cpll_refclk,
      gt0_gtrefclk1_in => '0',
      gt0_gtrxreset_in => rx_rst_gt_data_sync,
      gt0_gtsouthrefclk0_in => '0',
      gt0_gtsouthrefclk1_in => '0',
      gt0_gttxreset_in => tx_rst_gt_data_sync,
      gt0_gtxrxn_in => rxn_in(0),
      gt0_gtxrxp_in => rxp_in(0),
      gt0_gtxtxn_out => txn_out(0),
      gt0_gtxtxp_out => txp_out(0),
      gt0_loopback_in(2 downto 0) => B"000",
      gt0_qplloutclk_in => gt0_qplloutclk_out,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_out,
      gt0_rxbufreset_in => '0',
      gt0_rxbufstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt0_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt0_rxbyteisaligned_out => NLW_design_1_jesd204_phy_0_0_gt_gt0_rxbyteisaligned_out_UNCONNECTED,
      gt0_rxbyterealign_out => NLW_design_1_jesd204_phy_0_0_gt_gt0_rxbyterealign_out_UNCONNECTED,
      gt0_rxcdrhold_in => '0',
      gt0_rxchariscomma_out(3 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt0_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk(3 downto 0),
      gt0_rxcommadet_out => NLW_design_1_jesd204_phy_0_0_gt_gt0_rxcommadet_out_UNCONNECTED,
      gt0_rxdata_out(31 downto 0) => gt0_rxdata(31 downto 0),
      gt0_rxdfelpmreset_in => '0',
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr(3 downto 0),
      gt0_rxlpmen_in => '1',
      gt0_rxmcommaalignen_in => rxencommaalign,
      gt0_rxmonitorout_out(6 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt0_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => B"00",
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable(3 downto 0),
      gt0_rxoutclk_out => rxoutclk,
      gt0_rxoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt0_rxoutclkfabric_out_UNCONNECTED,
      gt0_rxpcommaalignen_in => '0',
      gt0_rxpcsreset_in => '0',
      gt0_rxpd_in(1 downto 0) => B"00",
      gt0_rxpmareset_in => '0',
      gt0_rxpolarity_in => '0',
      gt0_rxprbscntreset_in => '0',
      gt0_rxprbserr_out => NLW_design_1_jesd204_phy_0_0_gt_gt0_rxprbserr_out_UNCONNECTED,
      gt0_rxprbssel_in(2 downto 0) => B"000",
      gt0_rxresetdone_out => design_1_jesd204_phy_0_0_gt_n_97,
      gt0_rxstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt0_rxstatus_out_UNCONNECTED(2 downto 0),
      gt0_rxsysclksel_in(1 downto 0) => B"00",
      gt0_rxuserrdy_in => '1',
      gt0_rxusrclk2_in => '0',
      gt0_rxusrclk_in => rx_core_clk,
      gt0_txbufstatus_out(1 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt0_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt0_txcharisk_in(3 downto 0) => gt0_txcharisk(3 downto 0),
      gt0_txdata_in(31 downto 0) => gt0_txdata(31 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => B"1000",
      gt0_txinhibit_in => '0',
      gt0_txoutclk_out => txoutclk,
      gt0_txoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt0_txoutclkfabric_out_UNCONNECTED,
      gt0_txoutclkpcs_out => NLW_design_1_jesd204_phy_0_0_gt_gt0_txoutclkpcs_out_UNCONNECTED,
      gt0_txpcsreset_in => '0',
      gt0_txpd_in(1 downto 0) => B"00",
      gt0_txpmareset_in => '0',
      gt0_txpolarity_in => '0',
      gt0_txpostcursor_in(4 downto 0) => B"00000",
      gt0_txprbsforceerr_in => '0',
      gt0_txprbssel_in(2 downto 0) => gt_prbssel(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => B"00000",
      gt0_txresetdone_out => design_1_jesd204_phy_0_0_gt_n_105,
      gt0_txsysclksel_in(1 downto 0) => B"00",
      gt0_txuserrdy_in => '1',
      gt0_txusrclk2_in => '0',
      gt0_txusrclk_in => tx_core_clk,
      gt1_cpllfbclklost_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_cpllfbclklost_out_UNCONNECTED,
      gt1_cplllock_out => design_1_jesd204_phy_0_0_gt_n_107,
      gt1_cplllockdetclk_in => '0',
      gt1_cpllpd_in => '0',
      gt1_cpllreset_in => '0',
      gt1_data_valid_in => '1',
      gt1_dmonitorout_out(7 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt1_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt1_drpaddr_in(8 downto 0) => B"000000000",
      gt1_drpclk_in => '0',
      gt1_drpdi_in(15 downto 0) => B"0000000000000000",
      gt1_drpdo_out(15 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt1_drpdo_out_UNCONNECTED(15 downto 0),
      gt1_drpen_in => '0',
      gt1_drprdy_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_drprdy_out_UNCONNECTED,
      gt1_drpwe_in => '0',
      gt1_eyescandataerror_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_eyescandataerror_out_UNCONNECTED,
      gt1_eyescanreset_in => '0',
      gt1_eyescantrigger_in => '0',
      gt1_gtnorthrefclk0_in => '0',
      gt1_gtnorthrefclk1_in => '0',
      gt1_gtrefclk0_in => '0',
      gt1_gtrefclk1_in => '0',
      gt1_gtrxreset_in => '0',
      gt1_gtsouthrefclk0_in => '0',
      gt1_gtsouthrefclk1_in => '0',
      gt1_gttxreset_in => '0',
      gt1_gtxrxn_in => rxn_in(1),
      gt1_gtxrxp_in => rxp_in(1),
      gt1_gtxtxn_out => txn_out(1),
      gt1_gtxtxp_out => txp_out(1),
      gt1_loopback_in(2 downto 0) => B"000",
      gt1_qplloutclk_in => gt1_qplloutclk_out,
      gt1_qplloutrefclk_in => gt1_qplloutrefclk_out,
      gt1_rxbufreset_in => '0',
      gt1_rxbufstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt1_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt1_rxbyteisaligned_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_rxbyteisaligned_out_UNCONNECTED,
      gt1_rxbyterealign_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_rxbyterealign_out_UNCONNECTED,
      gt1_rxcdrhold_in => '0',
      gt1_rxchariscomma_out(3 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt1_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt1_rxcharisk_out(3 downto 0) => gt1_rxcharisk(3 downto 0),
      gt1_rxcommadet_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_rxcommadet_out_UNCONNECTED,
      gt1_rxdata_out(31 downto 0) => gt1_rxdata(31 downto 0),
      gt1_rxdfelpmreset_in => '0',
      gt1_rxdisperr_out(3 downto 0) => gt1_rxdisperr(3 downto 0),
      gt1_rxlpmen_in => '1',
      gt1_rxmcommaalignen_in => '0',
      gt1_rxmonitorout_out(6 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt1_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => B"00",
      gt1_rxnotintable_out(3 downto 0) => gt1_rxnotintable(3 downto 0),
      gt1_rxoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_rxoutclk_out_UNCONNECTED,
      gt1_rxoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_rxoutclkfabric_out_UNCONNECTED,
      gt1_rxpcommaalignen_in => '0',
      gt1_rxpcsreset_in => '0',
      gt1_rxpd_in(1 downto 0) => B"00",
      gt1_rxpmareset_in => '0',
      gt1_rxpolarity_in => '0',
      gt1_rxprbscntreset_in => '0',
      gt1_rxprbserr_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_rxprbserr_out_UNCONNECTED,
      gt1_rxprbssel_in(2 downto 0) => B"000",
      gt1_rxresetdone_out => design_1_jesd204_phy_0_0_gt_n_201,
      gt1_rxstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt1_rxstatus_out_UNCONNECTED(2 downto 0),
      gt1_rxsysclksel_in(1 downto 0) => B"00",
      gt1_rxuserrdy_in => '1',
      gt1_rxusrclk2_in => '0',
      gt1_rxusrclk_in => '0',
      gt1_txbufstatus_out(1 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt1_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt1_txcharisk_in(3 downto 0) => gt1_txcharisk(3 downto 0),
      gt1_txdata_in(31 downto 0) => gt1_txdata(31 downto 0),
      gt1_txdiffctrl_in(3 downto 0) => B"1000",
      gt1_txinhibit_in => '0',
      gt1_txoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_txoutclk_out_UNCONNECTED,
      gt1_txoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_txoutclkfabric_out_UNCONNECTED,
      gt1_txoutclkpcs_out => NLW_design_1_jesd204_phy_0_0_gt_gt1_txoutclkpcs_out_UNCONNECTED,
      gt1_txpcsreset_in => '0',
      gt1_txpd_in(1 downto 0) => B"00",
      gt1_txpmareset_in => '0',
      gt1_txpolarity_in => '0',
      gt1_txpostcursor_in(4 downto 0) => B"00000",
      gt1_txprbsforceerr_in => '0',
      gt1_txprbssel_in(2 downto 0) => B"000",
      gt1_txprecursor_in(4 downto 0) => B"00000",
      gt1_txresetdone_out => design_1_jesd204_phy_0_0_gt_n_209,
      gt1_txsysclksel_in(1 downto 0) => B"00",
      gt1_txuserrdy_in => '1',
      gt1_txusrclk2_in => '0',
      gt1_txusrclk_in => '0',
      gt2_cpllfbclklost_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_cpllfbclklost_out_UNCONNECTED,
      gt2_cplllock_out => design_1_jesd204_phy_0_0_gt_n_211,
      gt2_cplllockdetclk_in => '0',
      gt2_cpllpd_in => '0',
      gt2_cpllreset_in => '0',
      gt2_data_valid_in => '1',
      gt2_dmonitorout_out(7 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt2_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt2_drpaddr_in(8 downto 0) => B"000000000",
      gt2_drpclk_in => '0',
      gt2_drpdi_in(15 downto 0) => B"0000000000000000",
      gt2_drpdo_out(15 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt2_drpdo_out_UNCONNECTED(15 downto 0),
      gt2_drpen_in => '0',
      gt2_drprdy_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_drprdy_out_UNCONNECTED,
      gt2_drpwe_in => '0',
      gt2_eyescandataerror_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_eyescandataerror_out_UNCONNECTED,
      gt2_eyescanreset_in => '0',
      gt2_eyescantrigger_in => '0',
      gt2_gtnorthrefclk0_in => '0',
      gt2_gtnorthrefclk1_in => '0',
      gt2_gtrefclk0_in => '0',
      gt2_gtrefclk1_in => '0',
      gt2_gtrxreset_in => '0',
      gt2_gtsouthrefclk0_in => '0',
      gt2_gtsouthrefclk1_in => '0',
      gt2_gttxreset_in => '0',
      gt2_gtxrxn_in => rxn_in(2),
      gt2_gtxrxp_in => rxp_in(2),
      gt2_gtxtxn_out => txn_out(2),
      gt2_gtxtxp_out => txp_out(2),
      gt2_loopback_in(2 downto 0) => B"000",
      gt2_rxbufreset_in => '0',
      gt2_rxbufstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt2_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt2_rxbyteisaligned_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_rxbyteisaligned_out_UNCONNECTED,
      gt2_rxbyterealign_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_rxbyterealign_out_UNCONNECTED,
      gt2_rxcdrhold_in => '0',
      gt2_rxchariscomma_out(3 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt2_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt2_rxcharisk_out(3 downto 0) => gt2_rxcharisk(3 downto 0),
      gt2_rxcommadet_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_rxcommadet_out_UNCONNECTED,
      gt2_rxdata_out(31 downto 0) => gt2_rxdata(31 downto 0),
      gt2_rxdfelpmreset_in => '0',
      gt2_rxdisperr_out(3 downto 0) => gt2_rxdisperr(3 downto 0),
      gt2_rxlpmen_in => '1',
      gt2_rxmcommaalignen_in => '0',
      gt2_rxmonitorout_out(6 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt2_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt2_rxmonitorsel_in(1 downto 0) => B"00",
      gt2_rxnotintable_out(3 downto 0) => gt2_rxnotintable(3 downto 0),
      gt2_rxoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_rxoutclk_out_UNCONNECTED,
      gt2_rxoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_rxoutclkfabric_out_UNCONNECTED,
      gt2_rxpcommaalignen_in => '0',
      gt2_rxpcsreset_in => '0',
      gt2_rxpd_in(1 downto 0) => B"00",
      gt2_rxpmareset_in => '0',
      gt2_rxpolarity_in => '0',
      gt2_rxprbscntreset_in => '0',
      gt2_rxprbserr_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_rxprbserr_out_UNCONNECTED,
      gt2_rxprbssel_in(2 downto 0) => B"000",
      gt2_rxresetdone_out => design_1_jesd204_phy_0_0_gt_n_305,
      gt2_rxstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt2_rxstatus_out_UNCONNECTED(2 downto 0),
      gt2_rxsysclksel_in(1 downto 0) => B"00",
      gt2_rxuserrdy_in => '1',
      gt2_rxusrclk2_in => '0',
      gt2_rxusrclk_in => '0',
      gt2_txbufstatus_out(1 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt2_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt2_txcharisk_in(3 downto 0) => gt2_txcharisk(3 downto 0),
      gt2_txdata_in(31 downto 0) => gt2_txdata(31 downto 0),
      gt2_txdiffctrl_in(3 downto 0) => B"1000",
      gt2_txinhibit_in => '0',
      gt2_txoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_txoutclk_out_UNCONNECTED,
      gt2_txoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_txoutclkfabric_out_UNCONNECTED,
      gt2_txoutclkpcs_out => NLW_design_1_jesd204_phy_0_0_gt_gt2_txoutclkpcs_out_UNCONNECTED,
      gt2_txpcsreset_in => '0',
      gt2_txpd_in(1 downto 0) => B"00",
      gt2_txpmareset_in => '0',
      gt2_txpolarity_in => '0',
      gt2_txpostcursor_in(4 downto 0) => B"00000",
      gt2_txprbsforceerr_in => '0',
      gt2_txprbssel_in(2 downto 0) => B"000",
      gt2_txprecursor_in(4 downto 0) => B"00000",
      gt2_txresetdone_out => design_1_jesd204_phy_0_0_gt_n_313,
      gt2_txsysclksel_in(1 downto 0) => B"00",
      gt2_txuserrdy_in => '1',
      gt2_txusrclk2_in => '0',
      gt2_txusrclk_in => '0',
      gt3_cpllfbclklost_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_cpllfbclklost_out_UNCONNECTED,
      gt3_cplllock_out => design_1_jesd204_phy_0_0_gt_n_315,
      gt3_cplllockdetclk_in => '0',
      gt3_cpllpd_in => '0',
      gt3_cpllreset_in => '0',
      gt3_data_valid_in => '1',
      gt3_dmonitorout_out(7 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt3_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt3_drpaddr_in(8 downto 0) => B"000000000",
      gt3_drpclk_in => '0',
      gt3_drpdi_in(15 downto 0) => B"0000000000000000",
      gt3_drpdo_out(15 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt3_drpdo_out_UNCONNECTED(15 downto 0),
      gt3_drpen_in => '0',
      gt3_drprdy_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_drprdy_out_UNCONNECTED,
      gt3_drpwe_in => '0',
      gt3_eyescandataerror_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_eyescandataerror_out_UNCONNECTED,
      gt3_eyescanreset_in => '0',
      gt3_eyescantrigger_in => '0',
      gt3_gtnorthrefclk0_in => '0',
      gt3_gtnorthrefclk1_in => '0',
      gt3_gtrefclk0_in => '0',
      gt3_gtrefclk1_in => '0',
      gt3_gtrxreset_in => '0',
      gt3_gtsouthrefclk0_in => '0',
      gt3_gtsouthrefclk1_in => '0',
      gt3_gttxreset_in => '0',
      gt3_gtxrxn_in => rxn_in(3),
      gt3_gtxrxp_in => rxp_in(3),
      gt3_gtxtxn_out => txn_out(3),
      gt3_gtxtxp_out => txp_out(3),
      gt3_loopback_in(2 downto 0) => B"000",
      gt3_rxbufreset_in => '0',
      gt3_rxbufstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt3_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt3_rxbyteisaligned_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_rxbyteisaligned_out_UNCONNECTED,
      gt3_rxbyterealign_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_rxbyterealign_out_UNCONNECTED,
      gt3_rxcdrhold_in => '0',
      gt3_rxchariscomma_out(3 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt3_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt3_rxcharisk_out(3 downto 0) => gt3_rxcharisk(3 downto 0),
      gt3_rxcommadet_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_rxcommadet_out_UNCONNECTED,
      gt3_rxdata_out(31 downto 0) => gt3_rxdata(31 downto 0),
      gt3_rxdfelpmreset_in => '0',
      gt3_rxdisperr_out(3 downto 0) => gt3_rxdisperr(3 downto 0),
      gt3_rxlpmen_in => '1',
      gt3_rxmcommaalignen_in => '0',
      gt3_rxmonitorout_out(6 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt3_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt3_rxmonitorsel_in(1 downto 0) => B"00",
      gt3_rxnotintable_out(3 downto 0) => gt3_rxnotintable(3 downto 0),
      gt3_rxoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_rxoutclk_out_UNCONNECTED,
      gt3_rxoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_rxoutclkfabric_out_UNCONNECTED,
      gt3_rxpcommaalignen_in => '0',
      gt3_rxpcsreset_in => '0',
      gt3_rxpd_in(1 downto 0) => B"00",
      gt3_rxpmareset_in => '0',
      gt3_rxpolarity_in => '0',
      gt3_rxprbscntreset_in => '0',
      gt3_rxprbserr_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_rxprbserr_out_UNCONNECTED,
      gt3_rxprbssel_in(2 downto 0) => B"000",
      gt3_rxresetdone_out => design_1_jesd204_phy_0_0_gt_n_409,
      gt3_rxstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt3_rxstatus_out_UNCONNECTED(2 downto 0),
      gt3_rxsysclksel_in(1 downto 0) => B"00",
      gt3_rxuserrdy_in => '1',
      gt3_rxusrclk2_in => '0',
      gt3_rxusrclk_in => '0',
      gt3_txbufstatus_out(1 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt3_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt3_txcharisk_in(3 downto 0) => gt3_txcharisk(3 downto 0),
      gt3_txdata_in(31 downto 0) => gt3_txdata(31 downto 0),
      gt3_txdiffctrl_in(3 downto 0) => B"1000",
      gt3_txinhibit_in => '0',
      gt3_txoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_txoutclk_out_UNCONNECTED,
      gt3_txoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_txoutclkfabric_out_UNCONNECTED,
      gt3_txoutclkpcs_out => NLW_design_1_jesd204_phy_0_0_gt_gt3_txoutclkpcs_out_UNCONNECTED,
      gt3_txpcsreset_in => '0',
      gt3_txpd_in(1 downto 0) => B"00",
      gt3_txpmareset_in => '0',
      gt3_txpolarity_in => '0',
      gt3_txpostcursor_in(4 downto 0) => B"00000",
      gt3_txprbsforceerr_in => '0',
      gt3_txprbssel_in(2 downto 0) => B"000",
      gt3_txprecursor_in(4 downto 0) => B"00000",
      gt3_txresetdone_out => design_1_jesd204_phy_0_0_gt_n_417,
      gt3_txsysclksel_in(1 downto 0) => B"00",
      gt3_txuserrdy_in => '1',
      gt3_txusrclk2_in => '0',
      gt3_txusrclk_in => '0',
      gt4_cpllfbclklost_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_cpllfbclklost_out_UNCONNECTED,
      gt4_cplllock_out => design_1_jesd204_phy_0_0_gt_n_419,
      gt4_cplllockdetclk_in => '0',
      gt4_cpllpd_in => '0',
      gt4_cpllreset_in => '0',
      gt4_data_valid_in => '1',
      gt4_dmonitorout_out(7 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt4_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt4_drpaddr_in(8 downto 0) => B"000000000",
      gt4_drpclk_in => '0',
      gt4_drpdi_in(15 downto 0) => B"0000000000000000",
      gt4_drpdo_out(15 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt4_drpdo_out_UNCONNECTED(15 downto 0),
      gt4_drpen_in => '0',
      gt4_drprdy_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_drprdy_out_UNCONNECTED,
      gt4_drpwe_in => '0',
      gt4_eyescandataerror_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_eyescandataerror_out_UNCONNECTED,
      gt4_eyescanreset_in => '0',
      gt4_eyescantrigger_in => '0',
      gt4_gtnorthrefclk0_in => '0',
      gt4_gtnorthrefclk1_in => '0',
      gt4_gtrefclk0_in => '0',
      gt4_gtrefclk1_in => '0',
      gt4_gtrxreset_in => '0',
      gt4_gtsouthrefclk0_in => '0',
      gt4_gtsouthrefclk1_in => '0',
      gt4_gttxreset_in => '0',
      gt4_gtxrxn_in => rxn_in(4),
      gt4_gtxrxp_in => rxp_in(4),
      gt4_gtxtxn_out => txn_out(4),
      gt4_gtxtxp_out => txp_out(4),
      gt4_loopback_in(2 downto 0) => B"000",
      gt4_rxbufreset_in => '0',
      gt4_rxbufstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt4_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt4_rxbyteisaligned_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_rxbyteisaligned_out_UNCONNECTED,
      gt4_rxbyterealign_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_rxbyterealign_out_UNCONNECTED,
      gt4_rxcdrhold_in => '0',
      gt4_rxchariscomma_out(3 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt4_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt4_rxcharisk_out(3 downto 0) => gt4_rxcharisk(3 downto 0),
      gt4_rxcommadet_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_rxcommadet_out_UNCONNECTED,
      gt4_rxdata_out(31 downto 0) => gt4_rxdata(31 downto 0),
      gt4_rxdfelpmreset_in => '0',
      gt4_rxdisperr_out(3 downto 0) => gt4_rxdisperr(3 downto 0),
      gt4_rxlpmen_in => '1',
      gt4_rxmcommaalignen_in => '0',
      gt4_rxmonitorout_out(6 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt4_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt4_rxmonitorsel_in(1 downto 0) => B"00",
      gt4_rxnotintable_out(3 downto 0) => gt4_rxnotintable(3 downto 0),
      gt4_rxoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_rxoutclk_out_UNCONNECTED,
      gt4_rxoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_rxoutclkfabric_out_UNCONNECTED,
      gt4_rxpcommaalignen_in => '0',
      gt4_rxpcsreset_in => '0',
      gt4_rxpd_in(1 downto 0) => B"00",
      gt4_rxpmareset_in => '0',
      gt4_rxpolarity_in => '0',
      gt4_rxprbscntreset_in => '0',
      gt4_rxprbserr_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_rxprbserr_out_UNCONNECTED,
      gt4_rxprbssel_in(2 downto 0) => B"000",
      gt4_rxresetdone_out => design_1_jesd204_phy_0_0_gt_n_513,
      gt4_rxstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt4_rxstatus_out_UNCONNECTED(2 downto 0),
      gt4_rxsysclksel_in(1 downto 0) => B"00",
      gt4_rxuserrdy_in => '1',
      gt4_rxusrclk2_in => '0',
      gt4_rxusrclk_in => '0',
      gt4_txbufstatus_out(1 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt4_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt4_txcharisk_in(3 downto 0) => gt4_txcharisk(3 downto 0),
      gt4_txdata_in(31 downto 0) => gt4_txdata(31 downto 0),
      gt4_txdiffctrl_in(3 downto 0) => B"1000",
      gt4_txinhibit_in => '0',
      gt4_txoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_txoutclk_out_UNCONNECTED,
      gt4_txoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_txoutclkfabric_out_UNCONNECTED,
      gt4_txoutclkpcs_out => NLW_design_1_jesd204_phy_0_0_gt_gt4_txoutclkpcs_out_UNCONNECTED,
      gt4_txpcsreset_in => '0',
      gt4_txpd_in(1 downto 0) => B"00",
      gt4_txpmareset_in => '0',
      gt4_txpolarity_in => '0',
      gt4_txpostcursor_in(4 downto 0) => B"00000",
      gt4_txprbsforceerr_in => '0',
      gt4_txprbssel_in(2 downto 0) => B"000",
      gt4_txprecursor_in(4 downto 0) => B"00000",
      gt4_txresetdone_out => design_1_jesd204_phy_0_0_gt_n_521,
      gt4_txsysclksel_in(1 downto 0) => B"00",
      gt4_txuserrdy_in => '1',
      gt4_txusrclk2_in => '0',
      gt4_txusrclk_in => '0',
      gt5_cpllfbclklost_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_cpllfbclklost_out_UNCONNECTED,
      gt5_cplllock_out => design_1_jesd204_phy_0_0_gt_n_523,
      gt5_cplllockdetclk_in => '0',
      gt5_cpllpd_in => '0',
      gt5_cpllreset_in => '0',
      gt5_data_valid_in => '1',
      gt5_dmonitorout_out(7 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt5_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt5_drpaddr_in(8 downto 0) => B"000000000",
      gt5_drpclk_in => '0',
      gt5_drpdi_in(15 downto 0) => B"0000000000000000",
      gt5_drpdo_out(15 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt5_drpdo_out_UNCONNECTED(15 downto 0),
      gt5_drpen_in => '0',
      gt5_drprdy_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_drprdy_out_UNCONNECTED,
      gt5_drpwe_in => '0',
      gt5_eyescandataerror_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_eyescandataerror_out_UNCONNECTED,
      gt5_eyescanreset_in => '0',
      gt5_eyescantrigger_in => '0',
      gt5_gtnorthrefclk0_in => '0',
      gt5_gtnorthrefclk1_in => '0',
      gt5_gtrefclk0_in => '0',
      gt5_gtrefclk1_in => '0',
      gt5_gtrxreset_in => '0',
      gt5_gtsouthrefclk0_in => '0',
      gt5_gtsouthrefclk1_in => '0',
      gt5_gttxreset_in => '0',
      gt5_gtxrxn_in => rxn_in(5),
      gt5_gtxrxp_in => rxp_in(5),
      gt5_gtxtxn_out => txn_out(5),
      gt5_gtxtxp_out => txp_out(5),
      gt5_loopback_in(2 downto 0) => B"000",
      gt5_rxbufreset_in => '0',
      gt5_rxbufstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt5_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt5_rxbyteisaligned_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_rxbyteisaligned_out_UNCONNECTED,
      gt5_rxbyterealign_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_rxbyterealign_out_UNCONNECTED,
      gt5_rxcdrhold_in => '0',
      gt5_rxchariscomma_out(3 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt5_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt5_rxcharisk_out(3 downto 0) => gt5_rxcharisk(3 downto 0),
      gt5_rxcommadet_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_rxcommadet_out_UNCONNECTED,
      gt5_rxdata_out(31 downto 0) => gt5_rxdata(31 downto 0),
      gt5_rxdfelpmreset_in => '0',
      gt5_rxdisperr_out(3 downto 0) => gt5_rxdisperr(3 downto 0),
      gt5_rxlpmen_in => '1',
      gt5_rxmcommaalignen_in => '0',
      gt5_rxmonitorout_out(6 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt5_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt5_rxmonitorsel_in(1 downto 0) => B"00",
      gt5_rxnotintable_out(3 downto 0) => gt5_rxnotintable(3 downto 0),
      gt5_rxoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_rxoutclk_out_UNCONNECTED,
      gt5_rxoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_rxoutclkfabric_out_UNCONNECTED,
      gt5_rxpcommaalignen_in => '0',
      gt5_rxpcsreset_in => '0',
      gt5_rxpd_in(1 downto 0) => B"00",
      gt5_rxpmareset_in => '0',
      gt5_rxpolarity_in => '0',
      gt5_rxprbscntreset_in => '0',
      gt5_rxprbserr_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_rxprbserr_out_UNCONNECTED,
      gt5_rxprbssel_in(2 downto 0) => B"000",
      gt5_rxresetdone_out => design_1_jesd204_phy_0_0_gt_n_617,
      gt5_rxstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt5_rxstatus_out_UNCONNECTED(2 downto 0),
      gt5_rxsysclksel_in(1 downto 0) => B"00",
      gt5_rxuserrdy_in => '1',
      gt5_rxusrclk2_in => '0',
      gt5_rxusrclk_in => '0',
      gt5_txbufstatus_out(1 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt5_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt5_txcharisk_in(3 downto 0) => gt5_txcharisk(3 downto 0),
      gt5_txdata_in(31 downto 0) => gt5_txdata(31 downto 0),
      gt5_txdiffctrl_in(3 downto 0) => B"1000",
      gt5_txinhibit_in => '0',
      gt5_txoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_txoutclk_out_UNCONNECTED,
      gt5_txoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_txoutclkfabric_out_UNCONNECTED,
      gt5_txoutclkpcs_out => NLW_design_1_jesd204_phy_0_0_gt_gt5_txoutclkpcs_out_UNCONNECTED,
      gt5_txpcsreset_in => '0',
      gt5_txpd_in(1 downto 0) => B"00",
      gt5_txpmareset_in => '0',
      gt5_txpolarity_in => '0',
      gt5_txpostcursor_in(4 downto 0) => B"00000",
      gt5_txprbsforceerr_in => '0',
      gt5_txprbssel_in(2 downto 0) => B"000",
      gt5_txprecursor_in(4 downto 0) => B"00000",
      gt5_txresetdone_out => design_1_jesd204_phy_0_0_gt_n_625,
      gt5_txsysclksel_in(1 downto 0) => B"00",
      gt5_txuserrdy_in => '1',
      gt5_txusrclk2_in => '0',
      gt5_txusrclk_in => '0',
      gt6_cpllfbclklost_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_cpllfbclklost_out_UNCONNECTED,
      gt6_cplllock_out => design_1_jesd204_phy_0_0_gt_n_627,
      gt6_cplllockdetclk_in => '0',
      gt6_cpllpd_in => '0',
      gt6_cpllreset_in => '0',
      gt6_data_valid_in => '1',
      gt6_dmonitorout_out(7 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt6_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt6_drpaddr_in(8 downto 0) => B"000000000",
      gt6_drpclk_in => '0',
      gt6_drpdi_in(15 downto 0) => B"0000000000000000",
      gt6_drpdo_out(15 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt6_drpdo_out_UNCONNECTED(15 downto 0),
      gt6_drpen_in => '0',
      gt6_drprdy_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_drprdy_out_UNCONNECTED,
      gt6_drpwe_in => '0',
      gt6_eyescandataerror_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_eyescandataerror_out_UNCONNECTED,
      gt6_eyescanreset_in => '0',
      gt6_eyescantrigger_in => '0',
      gt6_gtnorthrefclk0_in => '0',
      gt6_gtnorthrefclk1_in => '0',
      gt6_gtrefclk0_in => '0',
      gt6_gtrefclk1_in => '0',
      gt6_gtrxreset_in => '0',
      gt6_gtsouthrefclk0_in => '0',
      gt6_gtsouthrefclk1_in => '0',
      gt6_gttxreset_in => '0',
      gt6_gtxrxn_in => rxn_in(6),
      gt6_gtxrxp_in => rxp_in(6),
      gt6_gtxtxn_out => txn_out(6),
      gt6_gtxtxp_out => txp_out(6),
      gt6_loopback_in(2 downto 0) => B"000",
      gt6_rxbufreset_in => '0',
      gt6_rxbufstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt6_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt6_rxbyteisaligned_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_rxbyteisaligned_out_UNCONNECTED,
      gt6_rxbyterealign_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_rxbyterealign_out_UNCONNECTED,
      gt6_rxcdrhold_in => '0',
      gt6_rxchariscomma_out(3 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt6_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt6_rxcharisk_out(3 downto 0) => gt6_rxcharisk(3 downto 0),
      gt6_rxcommadet_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_rxcommadet_out_UNCONNECTED,
      gt6_rxdata_out(31 downto 0) => gt6_rxdata(31 downto 0),
      gt6_rxdfelpmreset_in => '0',
      gt6_rxdisperr_out(3 downto 0) => gt6_rxdisperr(3 downto 0),
      gt6_rxlpmen_in => '1',
      gt6_rxmcommaalignen_in => '0',
      gt6_rxmonitorout_out(6 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt6_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt6_rxmonitorsel_in(1 downto 0) => B"00",
      gt6_rxnotintable_out(3 downto 0) => gt6_rxnotintable(3 downto 0),
      gt6_rxoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_rxoutclk_out_UNCONNECTED,
      gt6_rxoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_rxoutclkfabric_out_UNCONNECTED,
      gt6_rxpcommaalignen_in => '0',
      gt6_rxpcsreset_in => '0',
      gt6_rxpd_in(1 downto 0) => B"00",
      gt6_rxpmareset_in => '0',
      gt6_rxpolarity_in => '0',
      gt6_rxprbscntreset_in => '0',
      gt6_rxprbserr_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_rxprbserr_out_UNCONNECTED,
      gt6_rxprbssel_in(2 downto 0) => B"000",
      gt6_rxresetdone_out => design_1_jesd204_phy_0_0_gt_n_721,
      gt6_rxstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt6_rxstatus_out_UNCONNECTED(2 downto 0),
      gt6_rxsysclksel_in(1 downto 0) => B"00",
      gt6_rxuserrdy_in => '1',
      gt6_rxusrclk2_in => '0',
      gt6_rxusrclk_in => '0',
      gt6_txbufstatus_out(1 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt6_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt6_txcharisk_in(3 downto 0) => gt6_txcharisk(3 downto 0),
      gt6_txdata_in(31 downto 0) => gt6_txdata(31 downto 0),
      gt6_txdiffctrl_in(3 downto 0) => B"1000",
      gt6_txinhibit_in => '0',
      gt6_txoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_txoutclk_out_UNCONNECTED,
      gt6_txoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_txoutclkfabric_out_UNCONNECTED,
      gt6_txoutclkpcs_out => NLW_design_1_jesd204_phy_0_0_gt_gt6_txoutclkpcs_out_UNCONNECTED,
      gt6_txpcsreset_in => '0',
      gt6_txpd_in(1 downto 0) => B"00",
      gt6_txpmareset_in => '0',
      gt6_txpolarity_in => '0',
      gt6_txpostcursor_in(4 downto 0) => B"00000",
      gt6_txprbsforceerr_in => '0',
      gt6_txprbssel_in(2 downto 0) => B"000",
      gt6_txprecursor_in(4 downto 0) => B"00000",
      gt6_txresetdone_out => design_1_jesd204_phy_0_0_gt_n_729,
      gt6_txsysclksel_in(1 downto 0) => B"00",
      gt6_txuserrdy_in => '1',
      gt6_txusrclk2_in => '0',
      gt6_txusrclk_in => '0',
      gt7_cpllfbclklost_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_cpllfbclklost_out_UNCONNECTED,
      gt7_cplllock_out => design_1_jesd204_phy_0_0_gt_n_731,
      gt7_cplllockdetclk_in => '0',
      gt7_cpllpd_in => '0',
      gt7_cpllreset_in => '0',
      gt7_data_valid_in => '1',
      gt7_dmonitorout_out(7 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt7_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt7_drpaddr_in(8 downto 0) => B"000000000",
      gt7_drpclk_in => '0',
      gt7_drpdi_in(15 downto 0) => B"0000000000000000",
      gt7_drpdo_out(15 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt7_drpdo_out_UNCONNECTED(15 downto 0),
      gt7_drpen_in => '0',
      gt7_drprdy_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_drprdy_out_UNCONNECTED,
      gt7_drpwe_in => '0',
      gt7_eyescandataerror_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_eyescandataerror_out_UNCONNECTED,
      gt7_eyescanreset_in => '0',
      gt7_eyescantrigger_in => '0',
      gt7_gtnorthrefclk0_in => '0',
      gt7_gtnorthrefclk1_in => '0',
      gt7_gtrefclk0_in => '0',
      gt7_gtrefclk1_in => '0',
      gt7_gtrxreset_in => '0',
      gt7_gtsouthrefclk0_in => '0',
      gt7_gtsouthrefclk1_in => '0',
      gt7_gttxreset_in => '0',
      gt7_gtxrxn_in => rxn_in(7),
      gt7_gtxrxp_in => rxp_in(7),
      gt7_gtxtxn_out => txn_out(7),
      gt7_gtxtxp_out => txp_out(7),
      gt7_loopback_in(2 downto 0) => B"000",
      gt7_rxbufreset_in => '0',
      gt7_rxbufstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt7_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt7_rxbyteisaligned_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_rxbyteisaligned_out_UNCONNECTED,
      gt7_rxbyterealign_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_rxbyterealign_out_UNCONNECTED,
      gt7_rxcdrhold_in => '0',
      gt7_rxchariscomma_out(3 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt7_rxchariscomma_out_UNCONNECTED(3 downto 0),
      gt7_rxcharisk_out(3 downto 0) => gt7_rxcharisk(3 downto 0),
      gt7_rxcommadet_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_rxcommadet_out_UNCONNECTED,
      gt7_rxdata_out(31 downto 0) => gt7_rxdata(31 downto 0),
      gt7_rxdfelpmreset_in => '0',
      gt7_rxdisperr_out(3 downto 0) => gt7_rxdisperr(3 downto 0),
      gt7_rxlpmen_in => '1',
      gt7_rxmcommaalignen_in => '0',
      gt7_rxmonitorout_out(6 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt7_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt7_rxmonitorsel_in(1 downto 0) => B"00",
      gt7_rxnotintable_out(3 downto 0) => gt7_rxnotintable(3 downto 0),
      gt7_rxoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_rxoutclk_out_UNCONNECTED,
      gt7_rxoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_rxoutclkfabric_out_UNCONNECTED,
      gt7_rxpcommaalignen_in => '0',
      gt7_rxpcsreset_in => '0',
      gt7_rxpd_in(1 downto 0) => B"00",
      gt7_rxpmareset_in => '0',
      gt7_rxpolarity_in => '0',
      gt7_rxprbscntreset_in => '0',
      gt7_rxprbserr_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_rxprbserr_out_UNCONNECTED,
      gt7_rxprbssel_in(2 downto 0) => B"000",
      gt7_rxresetdone_out => design_1_jesd204_phy_0_0_gt_n_825,
      gt7_rxstatus_out(2 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt7_rxstatus_out_UNCONNECTED(2 downto 0),
      gt7_rxsysclksel_in(1 downto 0) => B"00",
      gt7_rxuserrdy_in => '1',
      gt7_rxusrclk2_in => '0',
      gt7_rxusrclk_in => '0',
      gt7_txbufstatus_out(1 downto 0) => NLW_design_1_jesd204_phy_0_0_gt_gt7_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt7_txcharisk_in(3 downto 0) => gt7_txcharisk(3 downto 0),
      gt7_txdata_in(31 downto 0) => gt7_txdata(31 downto 0),
      gt7_txdiffctrl_in(3 downto 0) => B"1000",
      gt7_txinhibit_in => '0',
      gt7_txoutclk_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_txoutclk_out_UNCONNECTED,
      gt7_txoutclkfabric_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_txoutclkfabric_out_UNCONNECTED,
      gt7_txoutclkpcs_out => NLW_design_1_jesd204_phy_0_0_gt_gt7_txoutclkpcs_out_UNCONNECTED,
      gt7_txpcsreset_in => '0',
      gt7_txpd_in(1 downto 0) => B"00",
      gt7_txpmareset_in => '0',
      gt7_txpolarity_in => '0',
      gt7_txpostcursor_in(4 downto 0) => B"00000",
      gt7_txprbsforceerr_in => '0',
      gt7_txprbssel_in(2 downto 0) => B"000",
      gt7_txprecursor_in(4 downto 0) => B"00000",
      gt7_txresetdone_out => design_1_jesd204_phy_0_0_gt_n_833,
      gt7_txsysclksel_in(1 downto 0) => B"00",
      gt7_txuserrdy_in => '1',
      gt7_txusrclk2_in => '0',
      gt7_txusrclk_in => '0',
      gt_rx_fsm_reset_done_out => gt_rxfsmdone,
      gt_tx_fsm_reset_done_out => gt_txfsmdone,
      soft_reset_rx_in => gt_rxreset,
      soft_reset_tx_in => gt_txreset,
      sysclk_in => '0'
    );
gt_rxreset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rx_pll_lock_sync,
      I1 => gt_rxfsmdone,
      I2 => rx_rst_all_sync,
      O => gt_rxreset0
    );
gt_rxreset_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => gt_rxreset0,
      Q => gt_rxreset,
      R => '0'
    );
gt_txreset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => tx_pll_lock_sync,
      I1 => gt_txfsmdone,
      I2 => tx_rst_all_sync,
      O => gt_txreset0
    );
gt_txreset_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => gt_txreset0,
      Q => gt_txreset,
      R => '0'
    );
rx_chan_rst_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => design_1_jesd204_phy_0_0_gt_n_721,
      I1 => design_1_jesd204_phy_0_0_gt_n_617,
      I2 => design_1_jesd204_phy_0_0_gt_n_97,
      I3 => design_1_jesd204_phy_0_0_gt_n_825,
      I4 => rx_chan_rst_done_r_i_2_n_0,
      O => rx_chan_rst_done
    );
rx_chan_rst_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => design_1_jesd204_phy_0_0_gt_n_409,
      I1 => design_1_jesd204_phy_0_0_gt_n_513,
      I2 => design_1_jesd204_phy_0_0_gt_n_201,
      I3 => design_1_jesd204_phy_0_0_gt_n_305,
      O => rx_chan_rst_done_r_i_2_n_0
    );
rx_chan_rst_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_core_clk,
      CE => '1',
      D => rx_chan_rst_done,
      Q => rx_chan_rst_done_r,
      R => '0'
    );
rx_pll_lock_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => design_1_jesd204_phy_0_0_gt_n_627,
      I1 => design_1_jesd204_phy_0_0_gt_n_523,
      I2 => design_1_jesd204_phy_0_0_gt_n_3,
      I3 => design_1_jesd204_phy_0_0_gt_n_731,
      I4 => rx_pll_lock_i_i_2_n_0,
      O => cpll_lock
    );
rx_pll_lock_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => design_1_jesd204_phy_0_0_gt_n_315,
      I1 => design_1_jesd204_phy_0_0_gt_n_419,
      I2 => design_1_jesd204_phy_0_0_gt_n_107,
      I3 => design_1_jesd204_phy_0_0_gt_n_211,
      O => rx_pll_lock_i_i_2_n_0
    );
rx_pll_lock_i_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => cpll_lock,
      Q => rx_pll_lock_i_reg_n_0,
      R => '0'
    );
rx_reset_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => rx_reset_done_r0,
      Q => rx_reset_done,
      R => '0'
    );
sync_rx_chan_rst_done: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0\
     port map (
      O45 => rx_chan_rst_done_r,
      drpclk => drpclk,
      gt_rx_fsm_reset_done_out => gt_rxfsmdone,
      rx_reset_done_r0 => rx_reset_done_r0
    );
sync_rx_pll_lock: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__2\
     port map (
      O46 => rx_pll_lock_i_reg_n_0,
      data_out => rx_pll_lock_sync,
      drpclk => drpclk
    );
sync_rx_reset_all: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block
     port map (
      data_out => rx_rst_all_sync,
      drpclk => drpclk,
      rx_sys_reset => rx_sys_reset
    );
sync_rx_reset_data: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__2\
     port map (
      data_out => rx_rst_gt_data_sync,
      drpclk => drpclk,
      rx_reset_gt => rx_reset_gt
    );
sync_tx_chan_rst_done: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__3\
     port map (
      data_in => tx_chan_rst_done_r,
      drpclk => drpclk,
      gt_tx_fsm_reset_done_out => gt_txfsmdone,
      tx_reset_done_r0 => tx_reset_done_r0
    );
sync_tx_pll_lock: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__parameterized0__xdcDup__1\
     port map (
      O46 => rx_pll_lock_i_reg_n_0,
      data_out => tx_pll_lock_sync,
      drpclk => drpclk
    );
sync_tx_reset_all: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__3\
     port map (
      data_out => tx_rst_all_sync,
      drpclk => drpclk,
      tx_sys_reset => tx_sys_reset
    );
sync_tx_reset_data: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_sync_block__xdcDup__1\
     port map (
      data_out => tx_rst_gt_data_sync,
      drpclk => drpclk,
      tx_reset_gt => tx_reset_gt
    );
tx_chan_rst_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => design_1_jesd204_phy_0_0_gt_n_729,
      I1 => design_1_jesd204_phy_0_0_gt_n_625,
      I2 => design_1_jesd204_phy_0_0_gt_n_105,
      I3 => design_1_jesd204_phy_0_0_gt_n_833,
      I4 => tx_chan_rst_done_r_i_2_n_0,
      O => tx_chan_rst_done
    );
tx_chan_rst_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => design_1_jesd204_phy_0_0_gt_n_417,
      I1 => design_1_jesd204_phy_0_0_gt_n_521,
      I2 => design_1_jesd204_phy_0_0_gt_n_209,
      I3 => design_1_jesd204_phy_0_0_gt_n_313,
      O => tx_chan_rst_done_r_i_2_n_0
    );
tx_chan_rst_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_core_clk,
      CE => '1',
      D => tx_chan_rst_done,
      Q => tx_chan_rst_done_r,
      R => '0'
    );
tx_reset_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk,
      CE => '1',
      D => tx_reset_done_r0,
      Q => tx_reset_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_support is
  port (
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_cplllock_out : out STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxbyteisaligned_out : out STD_LOGIC;
    gt1_rxbyterealign_out : out STD_LOGIC;
    gt1_rxcommadet_out : out STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxlpmen_in : in STD_LOGIC;
    gt1_rxdfelpmreset_in : in STD_LOGIC;
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txinhibit_in : in STD_LOGIC;
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpen : in STD_LOGIC;
    gt1_drpwe : in STD_LOGIC;
    gt1_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drprdy : out STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_cplllock_out : out STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txpmareset_in : in STD_LOGIC;
    gt2_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxcdrhold_in : in STD_LOGIC;
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt2_rxbufreset_in : in STD_LOGIC;
    gt2_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxbyteisaligned_out : out STD_LOGIC;
    gt2_rxbyterealign_out : out STD_LOGIC;
    gt2_rxcommadet_out : out STD_LOGIC;
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    gt2_rxlpmen_in : in STD_LOGIC;
    gt2_rxdfelpmreset_in : in STD_LOGIC;
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_txinhibit_in : in STD_LOGIC;
    gt2_rxpolarity_in : in STD_LOGIC;
    gt2_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpen : in STD_LOGIC;
    gt2_drpwe : in STD_LOGIC;
    gt2_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drprdy : out STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_cplllock_out : out STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txpmareset_in : in STD_LOGIC;
    gt3_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxcdrhold_in : in STD_LOGIC;
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_rxbufreset_in : in STD_LOGIC;
    gt3_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxbyteisaligned_out : out STD_LOGIC;
    gt3_rxbyterealign_out : out STD_LOGIC;
    gt3_rxcommadet_out : out STD_LOGIC;
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    gt3_rxlpmen_in : in STD_LOGIC;
    gt3_rxdfelpmreset_in : in STD_LOGIC;
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_txinhibit_in : in STD_LOGIC;
    gt3_rxpolarity_in : in STD_LOGIC;
    gt3_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpen : in STD_LOGIC;
    gt3_drpwe : in STD_LOGIC;
    gt3_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drprdy : out STD_LOGIC;
    gt4_txresetdone_out : out STD_LOGIC;
    gt4_rxresetdone_out : out STD_LOGIC;
    gt4_cplllock_out : out STD_LOGIC;
    gt4_eyescandataerror_out : out STD_LOGIC;
    gt4_eyescantrigger_in : in STD_LOGIC;
    gt4_eyescanreset_in : in STD_LOGIC;
    gt4_txprbsforceerr_in : in STD_LOGIC;
    gt4_txpcsreset_in : in STD_LOGIC;
    gt4_txpmareset_in : in STD_LOGIC;
    gt4_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_rxcdrhold_in : in STD_LOGIC;
    gt4_rxprbserr_out : out STD_LOGIC;
    gt4_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxprbscntreset_in : in STD_LOGIC;
    gt4_rxbufreset_in : in STD_LOGIC;
    gt4_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxbyteisaligned_out : out STD_LOGIC;
    gt4_rxbyterealign_out : out STD_LOGIC;
    gt4_rxcommadet_out : out STD_LOGIC;
    gt4_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt4_rxpcsreset_in : in STD_LOGIC;
    gt4_rxpmareset_in : in STD_LOGIC;
    gt4_rxlpmen_in : in STD_LOGIC;
    gt4_rxdfelpmreset_in : in STD_LOGIC;
    gt4_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt4_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt4_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt4_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt4_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt4_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_txpolarity_in : in STD_LOGIC;
    gt4_txinhibit_in : in STD_LOGIC;
    gt4_rxpolarity_in : in STD_LOGIC;
    gt4_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt4_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_drpen : in STD_LOGIC;
    gt4_drpwe : in STD_LOGIC;
    gt4_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt4_drprdy : out STD_LOGIC;
    gt5_txresetdone_out : out STD_LOGIC;
    gt5_rxresetdone_out : out STD_LOGIC;
    gt5_cplllock_out : out STD_LOGIC;
    gt5_eyescandataerror_out : out STD_LOGIC;
    gt5_eyescantrigger_in : in STD_LOGIC;
    gt5_eyescanreset_in : in STD_LOGIC;
    gt5_txprbsforceerr_in : in STD_LOGIC;
    gt5_txpcsreset_in : in STD_LOGIC;
    gt5_txpmareset_in : in STD_LOGIC;
    gt5_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_rxcdrhold_in : in STD_LOGIC;
    gt5_rxprbserr_out : out STD_LOGIC;
    gt5_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxprbscntreset_in : in STD_LOGIC;
    gt5_rxbufreset_in : in STD_LOGIC;
    gt5_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxbyteisaligned_out : out STD_LOGIC;
    gt5_rxbyterealign_out : out STD_LOGIC;
    gt5_rxcommadet_out : out STD_LOGIC;
    gt5_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt5_rxpcsreset_in : in STD_LOGIC;
    gt5_rxpmareset_in : in STD_LOGIC;
    gt5_rxlpmen_in : in STD_LOGIC;
    gt5_rxdfelpmreset_in : in STD_LOGIC;
    gt5_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt5_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt5_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt5_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt5_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt5_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_txpolarity_in : in STD_LOGIC;
    gt5_txinhibit_in : in STD_LOGIC;
    gt5_rxpolarity_in : in STD_LOGIC;
    gt5_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt5_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_drpen : in STD_LOGIC;
    gt5_drpwe : in STD_LOGIC;
    gt5_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt5_drprdy : out STD_LOGIC;
    gt6_txresetdone_out : out STD_LOGIC;
    gt6_rxresetdone_out : out STD_LOGIC;
    gt6_cplllock_out : out STD_LOGIC;
    gt6_eyescandataerror_out : out STD_LOGIC;
    gt6_eyescantrigger_in : in STD_LOGIC;
    gt6_eyescanreset_in : in STD_LOGIC;
    gt6_txprbsforceerr_in : in STD_LOGIC;
    gt6_txpcsreset_in : in STD_LOGIC;
    gt6_txpmareset_in : in STD_LOGIC;
    gt6_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_rxcdrhold_in : in STD_LOGIC;
    gt6_rxprbserr_out : out STD_LOGIC;
    gt6_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxprbscntreset_in : in STD_LOGIC;
    gt6_rxbufreset_in : in STD_LOGIC;
    gt6_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxbyteisaligned_out : out STD_LOGIC;
    gt6_rxbyterealign_out : out STD_LOGIC;
    gt6_rxcommadet_out : out STD_LOGIC;
    gt6_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt6_rxpcsreset_in : in STD_LOGIC;
    gt6_rxpmareset_in : in STD_LOGIC;
    gt6_rxlpmen_in : in STD_LOGIC;
    gt6_rxdfelpmreset_in : in STD_LOGIC;
    gt6_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt6_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt6_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt6_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt6_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt6_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_txpolarity_in : in STD_LOGIC;
    gt6_txinhibit_in : in STD_LOGIC;
    gt6_rxpolarity_in : in STD_LOGIC;
    gt6_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt6_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_drpen : in STD_LOGIC;
    gt6_drpwe : in STD_LOGIC;
    gt6_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt6_drprdy : out STD_LOGIC;
    gt7_txresetdone_out : out STD_LOGIC;
    gt7_rxresetdone_out : out STD_LOGIC;
    gt7_cplllock_out : out STD_LOGIC;
    gt7_eyescandataerror_out : out STD_LOGIC;
    gt7_eyescantrigger_in : in STD_LOGIC;
    gt7_eyescanreset_in : in STD_LOGIC;
    gt7_txprbsforceerr_in : in STD_LOGIC;
    gt7_txpcsreset_in : in STD_LOGIC;
    gt7_txpmareset_in : in STD_LOGIC;
    gt7_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_rxcdrhold_in : in STD_LOGIC;
    gt7_rxprbserr_out : out STD_LOGIC;
    gt7_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxprbscntreset_in : in STD_LOGIC;
    gt7_rxbufreset_in : in STD_LOGIC;
    gt7_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxbyteisaligned_out : out STD_LOGIC;
    gt7_rxbyterealign_out : out STD_LOGIC;
    gt7_rxcommadet_out : out STD_LOGIC;
    gt7_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt7_rxpcsreset_in : in STD_LOGIC;
    gt7_rxpmareset_in : in STD_LOGIC;
    gt7_rxlpmen_in : in STD_LOGIC;
    gt7_rxdfelpmreset_in : in STD_LOGIC;
    gt7_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt7_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt7_rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt7_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt7_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt7_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_txpolarity_in : in STD_LOGIC;
    gt7_txinhibit_in : in STD_LOGIC;
    gt7_rxpolarity_in : in STD_LOGIC;
    gt7_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt7_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt7_drpen : in STD_LOGIC;
    gt7_drpwe : in STD_LOGIC;
    gt7_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt7_drprdy : out STD_LOGIC;
    tx_sys_reset : in STD_LOGIC;
    rx_sys_reset : in STD_LOGIC;
    tx_reset_gt : in STD_LOGIC;
    rx_reset_gt : in STD_LOGIC;
    tx_reset_done : out STD_LOGIC;
    rx_reset_done : out STD_LOGIC;
    cpll_refclk : in STD_LOGIC;
    rxencommaalign : in STD_LOGIC;
    tx_core_clk : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rx_core_clk : in STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    drpclk : in STD_LOGIC;
    gt_prbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rxn_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxp_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txn_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txp_out : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_support : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_support;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal common0_qpll_clk_i : STD_LOGIC;
  signal common0_qpll_refclk_i : STD_LOGIC;
  signal common1_qpll_clk_i : STD_LOGIC;
  signal common1_qpll_refclk_i : STD_LOGIC;
begin
  gt0_cplllock_out <= \<const0>\;
  gt0_dmonitorout_out(7) <= \<const0>\;
  gt0_dmonitorout_out(6) <= \<const0>\;
  gt0_dmonitorout_out(5) <= \<const0>\;
  gt0_dmonitorout_out(4) <= \<const0>\;
  gt0_dmonitorout_out(3) <= \<const0>\;
  gt0_dmonitorout_out(2) <= \<const0>\;
  gt0_dmonitorout_out(1) <= \<const0>\;
  gt0_dmonitorout_out(0) <= \<const0>\;
  gt0_drpdo(15) <= \<const0>\;
  gt0_drpdo(14) <= \<const0>\;
  gt0_drpdo(13) <= \<const0>\;
  gt0_drpdo(12) <= \<const0>\;
  gt0_drpdo(11) <= \<const0>\;
  gt0_drpdo(10) <= \<const0>\;
  gt0_drpdo(9) <= \<const0>\;
  gt0_drpdo(8) <= \<const0>\;
  gt0_drpdo(7) <= \<const0>\;
  gt0_drpdo(6) <= \<const0>\;
  gt0_drpdo(5) <= \<const0>\;
  gt0_drpdo(4) <= \<const0>\;
  gt0_drpdo(3) <= \<const0>\;
  gt0_drpdo(2) <= \<const0>\;
  gt0_drpdo(1) <= \<const0>\;
  gt0_drpdo(0) <= \<const0>\;
  gt0_drprdy <= \<const0>\;
  gt0_eyescandataerror_out <= \<const0>\;
  gt0_rxbufstatus_out(2) <= \<const0>\;
  gt0_rxbufstatus_out(1) <= \<const0>\;
  gt0_rxbufstatus_out(0) <= \<const0>\;
  gt0_rxbyteisaligned_out <= \<const0>\;
  gt0_rxbyterealign_out <= \<const0>\;
  gt0_rxcommadet_out <= \<const0>\;
  gt0_rxmonitorout_out(6) <= \<const0>\;
  gt0_rxmonitorout_out(5) <= \<const0>\;
  gt0_rxmonitorout_out(4) <= \<const0>\;
  gt0_rxmonitorout_out(3) <= \<const0>\;
  gt0_rxmonitorout_out(2) <= \<const0>\;
  gt0_rxmonitorout_out(1) <= \<const0>\;
  gt0_rxmonitorout_out(0) <= \<const0>\;
  gt0_rxprbserr_out <= \<const0>\;
  gt0_rxresetdone_out <= \<const0>\;
  gt0_rxstatus_out(2) <= \<const0>\;
  gt0_rxstatus_out(1) <= \<const0>\;
  gt0_rxstatus_out(0) <= \<const0>\;
  gt0_txbufstatus_out(1) <= \<const0>\;
  gt0_txbufstatus_out(0) <= \<const0>\;
  gt0_txresetdone_out <= \<const0>\;
  gt1_cplllock_out <= \<const0>\;
  gt1_dmonitorout_out(7) <= \<const0>\;
  gt1_dmonitorout_out(6) <= \<const0>\;
  gt1_dmonitorout_out(5) <= \<const0>\;
  gt1_dmonitorout_out(4) <= \<const0>\;
  gt1_dmonitorout_out(3) <= \<const0>\;
  gt1_dmonitorout_out(2) <= \<const0>\;
  gt1_dmonitorout_out(1) <= \<const0>\;
  gt1_dmonitorout_out(0) <= \<const0>\;
  gt1_drpdo(15) <= \<const0>\;
  gt1_drpdo(14) <= \<const0>\;
  gt1_drpdo(13) <= \<const0>\;
  gt1_drpdo(12) <= \<const0>\;
  gt1_drpdo(11) <= \<const0>\;
  gt1_drpdo(10) <= \<const0>\;
  gt1_drpdo(9) <= \<const0>\;
  gt1_drpdo(8) <= \<const0>\;
  gt1_drpdo(7) <= \<const0>\;
  gt1_drpdo(6) <= \<const0>\;
  gt1_drpdo(5) <= \<const0>\;
  gt1_drpdo(4) <= \<const0>\;
  gt1_drpdo(3) <= \<const0>\;
  gt1_drpdo(2) <= \<const0>\;
  gt1_drpdo(1) <= \<const0>\;
  gt1_drpdo(0) <= \<const0>\;
  gt1_drprdy <= \<const0>\;
  gt1_eyescandataerror_out <= \<const0>\;
  gt1_rxbufstatus_out(2) <= \<const0>\;
  gt1_rxbufstatus_out(1) <= \<const0>\;
  gt1_rxbufstatus_out(0) <= \<const0>\;
  gt1_rxbyteisaligned_out <= \<const0>\;
  gt1_rxbyterealign_out <= \<const0>\;
  gt1_rxcommadet_out <= \<const0>\;
  gt1_rxmonitorout_out(6) <= \<const0>\;
  gt1_rxmonitorout_out(5) <= \<const0>\;
  gt1_rxmonitorout_out(4) <= \<const0>\;
  gt1_rxmonitorout_out(3) <= \<const0>\;
  gt1_rxmonitorout_out(2) <= \<const0>\;
  gt1_rxmonitorout_out(1) <= \<const0>\;
  gt1_rxmonitorout_out(0) <= \<const0>\;
  gt1_rxprbserr_out <= \<const0>\;
  gt1_rxresetdone_out <= \<const0>\;
  gt1_rxstatus_out(2) <= \<const0>\;
  gt1_rxstatus_out(1) <= \<const0>\;
  gt1_rxstatus_out(0) <= \<const0>\;
  gt1_txbufstatus_out(1) <= \<const0>\;
  gt1_txbufstatus_out(0) <= \<const0>\;
  gt1_txresetdone_out <= \<const0>\;
  gt2_cplllock_out <= \<const0>\;
  gt2_dmonitorout_out(7) <= \<const0>\;
  gt2_dmonitorout_out(6) <= \<const0>\;
  gt2_dmonitorout_out(5) <= \<const0>\;
  gt2_dmonitorout_out(4) <= \<const0>\;
  gt2_dmonitorout_out(3) <= \<const0>\;
  gt2_dmonitorout_out(2) <= \<const0>\;
  gt2_dmonitorout_out(1) <= \<const0>\;
  gt2_dmonitorout_out(0) <= \<const0>\;
  gt2_drpdo(15) <= \<const0>\;
  gt2_drpdo(14) <= \<const0>\;
  gt2_drpdo(13) <= \<const0>\;
  gt2_drpdo(12) <= \<const0>\;
  gt2_drpdo(11) <= \<const0>\;
  gt2_drpdo(10) <= \<const0>\;
  gt2_drpdo(9) <= \<const0>\;
  gt2_drpdo(8) <= \<const0>\;
  gt2_drpdo(7) <= \<const0>\;
  gt2_drpdo(6) <= \<const0>\;
  gt2_drpdo(5) <= \<const0>\;
  gt2_drpdo(4) <= \<const0>\;
  gt2_drpdo(3) <= \<const0>\;
  gt2_drpdo(2) <= \<const0>\;
  gt2_drpdo(1) <= \<const0>\;
  gt2_drpdo(0) <= \<const0>\;
  gt2_drprdy <= \<const0>\;
  gt2_eyescandataerror_out <= \<const0>\;
  gt2_rxbufstatus_out(2) <= \<const0>\;
  gt2_rxbufstatus_out(1) <= \<const0>\;
  gt2_rxbufstatus_out(0) <= \<const0>\;
  gt2_rxbyteisaligned_out <= \<const0>\;
  gt2_rxbyterealign_out <= \<const0>\;
  gt2_rxcommadet_out <= \<const0>\;
  gt2_rxmonitorout_out(6) <= \<const0>\;
  gt2_rxmonitorout_out(5) <= \<const0>\;
  gt2_rxmonitorout_out(4) <= \<const0>\;
  gt2_rxmonitorout_out(3) <= \<const0>\;
  gt2_rxmonitorout_out(2) <= \<const0>\;
  gt2_rxmonitorout_out(1) <= \<const0>\;
  gt2_rxmonitorout_out(0) <= \<const0>\;
  gt2_rxprbserr_out <= \<const0>\;
  gt2_rxresetdone_out <= \<const0>\;
  gt2_rxstatus_out(2) <= \<const0>\;
  gt2_rxstatus_out(1) <= \<const0>\;
  gt2_rxstatus_out(0) <= \<const0>\;
  gt2_txbufstatus_out(1) <= \<const0>\;
  gt2_txbufstatus_out(0) <= \<const0>\;
  gt2_txresetdone_out <= \<const0>\;
  gt3_cplllock_out <= \<const0>\;
  gt3_dmonitorout_out(7) <= \<const0>\;
  gt3_dmonitorout_out(6) <= \<const0>\;
  gt3_dmonitorout_out(5) <= \<const0>\;
  gt3_dmonitorout_out(4) <= \<const0>\;
  gt3_dmonitorout_out(3) <= \<const0>\;
  gt3_dmonitorout_out(2) <= \<const0>\;
  gt3_dmonitorout_out(1) <= \<const0>\;
  gt3_dmonitorout_out(0) <= \<const0>\;
  gt3_drpdo(15) <= \<const0>\;
  gt3_drpdo(14) <= \<const0>\;
  gt3_drpdo(13) <= \<const0>\;
  gt3_drpdo(12) <= \<const0>\;
  gt3_drpdo(11) <= \<const0>\;
  gt3_drpdo(10) <= \<const0>\;
  gt3_drpdo(9) <= \<const0>\;
  gt3_drpdo(8) <= \<const0>\;
  gt3_drpdo(7) <= \<const0>\;
  gt3_drpdo(6) <= \<const0>\;
  gt3_drpdo(5) <= \<const0>\;
  gt3_drpdo(4) <= \<const0>\;
  gt3_drpdo(3) <= \<const0>\;
  gt3_drpdo(2) <= \<const0>\;
  gt3_drpdo(1) <= \<const0>\;
  gt3_drpdo(0) <= \<const0>\;
  gt3_drprdy <= \<const0>\;
  gt3_eyescandataerror_out <= \<const0>\;
  gt3_rxbufstatus_out(2) <= \<const0>\;
  gt3_rxbufstatus_out(1) <= \<const0>\;
  gt3_rxbufstatus_out(0) <= \<const0>\;
  gt3_rxbyteisaligned_out <= \<const0>\;
  gt3_rxbyterealign_out <= \<const0>\;
  gt3_rxcommadet_out <= \<const0>\;
  gt3_rxmonitorout_out(6) <= \<const0>\;
  gt3_rxmonitorout_out(5) <= \<const0>\;
  gt3_rxmonitorout_out(4) <= \<const0>\;
  gt3_rxmonitorout_out(3) <= \<const0>\;
  gt3_rxmonitorout_out(2) <= \<const0>\;
  gt3_rxmonitorout_out(1) <= \<const0>\;
  gt3_rxmonitorout_out(0) <= \<const0>\;
  gt3_rxprbserr_out <= \<const0>\;
  gt3_rxresetdone_out <= \<const0>\;
  gt3_rxstatus_out(2) <= \<const0>\;
  gt3_rxstatus_out(1) <= \<const0>\;
  gt3_rxstatus_out(0) <= \<const0>\;
  gt3_txbufstatus_out(1) <= \<const0>\;
  gt3_txbufstatus_out(0) <= \<const0>\;
  gt3_txresetdone_out <= \<const0>\;
  gt4_cplllock_out <= \<const0>\;
  gt4_dmonitorout_out(7) <= \<const0>\;
  gt4_dmonitorout_out(6) <= \<const0>\;
  gt4_dmonitorout_out(5) <= \<const0>\;
  gt4_dmonitorout_out(4) <= \<const0>\;
  gt4_dmonitorout_out(3) <= \<const0>\;
  gt4_dmonitorout_out(2) <= \<const0>\;
  gt4_dmonitorout_out(1) <= \<const0>\;
  gt4_dmonitorout_out(0) <= \<const0>\;
  gt4_drpdo(15) <= \<const0>\;
  gt4_drpdo(14) <= \<const0>\;
  gt4_drpdo(13) <= \<const0>\;
  gt4_drpdo(12) <= \<const0>\;
  gt4_drpdo(11) <= \<const0>\;
  gt4_drpdo(10) <= \<const0>\;
  gt4_drpdo(9) <= \<const0>\;
  gt4_drpdo(8) <= \<const0>\;
  gt4_drpdo(7) <= \<const0>\;
  gt4_drpdo(6) <= \<const0>\;
  gt4_drpdo(5) <= \<const0>\;
  gt4_drpdo(4) <= \<const0>\;
  gt4_drpdo(3) <= \<const0>\;
  gt4_drpdo(2) <= \<const0>\;
  gt4_drpdo(1) <= \<const0>\;
  gt4_drpdo(0) <= \<const0>\;
  gt4_drprdy <= \<const0>\;
  gt4_eyescandataerror_out <= \<const0>\;
  gt4_rxbufstatus_out(2) <= \<const0>\;
  gt4_rxbufstatus_out(1) <= \<const0>\;
  gt4_rxbufstatus_out(0) <= \<const0>\;
  gt4_rxbyteisaligned_out <= \<const0>\;
  gt4_rxbyterealign_out <= \<const0>\;
  gt4_rxcommadet_out <= \<const0>\;
  gt4_rxmonitorout_out(6) <= \<const0>\;
  gt4_rxmonitorout_out(5) <= \<const0>\;
  gt4_rxmonitorout_out(4) <= \<const0>\;
  gt4_rxmonitorout_out(3) <= \<const0>\;
  gt4_rxmonitorout_out(2) <= \<const0>\;
  gt4_rxmonitorout_out(1) <= \<const0>\;
  gt4_rxmonitorout_out(0) <= \<const0>\;
  gt4_rxprbserr_out <= \<const0>\;
  gt4_rxresetdone_out <= \<const0>\;
  gt4_rxstatus_out(2) <= \<const0>\;
  gt4_rxstatus_out(1) <= \<const0>\;
  gt4_rxstatus_out(0) <= \<const0>\;
  gt4_txbufstatus_out(1) <= \<const0>\;
  gt4_txbufstatus_out(0) <= \<const0>\;
  gt4_txresetdone_out <= \<const0>\;
  gt5_cplllock_out <= \<const0>\;
  gt5_dmonitorout_out(7) <= \<const0>\;
  gt5_dmonitorout_out(6) <= \<const0>\;
  gt5_dmonitorout_out(5) <= \<const0>\;
  gt5_dmonitorout_out(4) <= \<const0>\;
  gt5_dmonitorout_out(3) <= \<const0>\;
  gt5_dmonitorout_out(2) <= \<const0>\;
  gt5_dmonitorout_out(1) <= \<const0>\;
  gt5_dmonitorout_out(0) <= \<const0>\;
  gt5_drpdo(15) <= \<const0>\;
  gt5_drpdo(14) <= \<const0>\;
  gt5_drpdo(13) <= \<const0>\;
  gt5_drpdo(12) <= \<const0>\;
  gt5_drpdo(11) <= \<const0>\;
  gt5_drpdo(10) <= \<const0>\;
  gt5_drpdo(9) <= \<const0>\;
  gt5_drpdo(8) <= \<const0>\;
  gt5_drpdo(7) <= \<const0>\;
  gt5_drpdo(6) <= \<const0>\;
  gt5_drpdo(5) <= \<const0>\;
  gt5_drpdo(4) <= \<const0>\;
  gt5_drpdo(3) <= \<const0>\;
  gt5_drpdo(2) <= \<const0>\;
  gt5_drpdo(1) <= \<const0>\;
  gt5_drpdo(0) <= \<const0>\;
  gt5_drprdy <= \<const0>\;
  gt5_eyescandataerror_out <= \<const0>\;
  gt5_rxbufstatus_out(2) <= \<const0>\;
  gt5_rxbufstatus_out(1) <= \<const0>\;
  gt5_rxbufstatus_out(0) <= \<const0>\;
  gt5_rxbyteisaligned_out <= \<const0>\;
  gt5_rxbyterealign_out <= \<const0>\;
  gt5_rxcommadet_out <= \<const0>\;
  gt5_rxmonitorout_out(6) <= \<const0>\;
  gt5_rxmonitorout_out(5) <= \<const0>\;
  gt5_rxmonitorout_out(4) <= \<const0>\;
  gt5_rxmonitorout_out(3) <= \<const0>\;
  gt5_rxmonitorout_out(2) <= \<const0>\;
  gt5_rxmonitorout_out(1) <= \<const0>\;
  gt5_rxmonitorout_out(0) <= \<const0>\;
  gt5_rxprbserr_out <= \<const0>\;
  gt5_rxresetdone_out <= \<const0>\;
  gt5_rxstatus_out(2) <= \<const0>\;
  gt5_rxstatus_out(1) <= \<const0>\;
  gt5_rxstatus_out(0) <= \<const0>\;
  gt5_txbufstatus_out(1) <= \<const0>\;
  gt5_txbufstatus_out(0) <= \<const0>\;
  gt5_txresetdone_out <= \<const0>\;
  gt6_cplllock_out <= \<const0>\;
  gt6_dmonitorout_out(7) <= \<const0>\;
  gt6_dmonitorout_out(6) <= \<const0>\;
  gt6_dmonitorout_out(5) <= \<const0>\;
  gt6_dmonitorout_out(4) <= \<const0>\;
  gt6_dmonitorout_out(3) <= \<const0>\;
  gt6_dmonitorout_out(2) <= \<const0>\;
  gt6_dmonitorout_out(1) <= \<const0>\;
  gt6_dmonitorout_out(0) <= \<const0>\;
  gt6_drpdo(15) <= \<const0>\;
  gt6_drpdo(14) <= \<const0>\;
  gt6_drpdo(13) <= \<const0>\;
  gt6_drpdo(12) <= \<const0>\;
  gt6_drpdo(11) <= \<const0>\;
  gt6_drpdo(10) <= \<const0>\;
  gt6_drpdo(9) <= \<const0>\;
  gt6_drpdo(8) <= \<const0>\;
  gt6_drpdo(7) <= \<const0>\;
  gt6_drpdo(6) <= \<const0>\;
  gt6_drpdo(5) <= \<const0>\;
  gt6_drpdo(4) <= \<const0>\;
  gt6_drpdo(3) <= \<const0>\;
  gt6_drpdo(2) <= \<const0>\;
  gt6_drpdo(1) <= \<const0>\;
  gt6_drpdo(0) <= \<const0>\;
  gt6_drprdy <= \<const0>\;
  gt6_eyescandataerror_out <= \<const0>\;
  gt6_rxbufstatus_out(2) <= \<const0>\;
  gt6_rxbufstatus_out(1) <= \<const0>\;
  gt6_rxbufstatus_out(0) <= \<const0>\;
  gt6_rxbyteisaligned_out <= \<const0>\;
  gt6_rxbyterealign_out <= \<const0>\;
  gt6_rxcommadet_out <= \<const0>\;
  gt6_rxmonitorout_out(6) <= \<const0>\;
  gt6_rxmonitorout_out(5) <= \<const0>\;
  gt6_rxmonitorout_out(4) <= \<const0>\;
  gt6_rxmonitorout_out(3) <= \<const0>\;
  gt6_rxmonitorout_out(2) <= \<const0>\;
  gt6_rxmonitorout_out(1) <= \<const0>\;
  gt6_rxmonitorout_out(0) <= \<const0>\;
  gt6_rxprbserr_out <= \<const0>\;
  gt6_rxresetdone_out <= \<const0>\;
  gt6_rxstatus_out(2) <= \<const0>\;
  gt6_rxstatus_out(1) <= \<const0>\;
  gt6_rxstatus_out(0) <= \<const0>\;
  gt6_txbufstatus_out(1) <= \<const0>\;
  gt6_txbufstatus_out(0) <= \<const0>\;
  gt6_txresetdone_out <= \<const0>\;
  gt7_cplllock_out <= \<const0>\;
  gt7_dmonitorout_out(7) <= \<const0>\;
  gt7_dmonitorout_out(6) <= \<const0>\;
  gt7_dmonitorout_out(5) <= \<const0>\;
  gt7_dmonitorout_out(4) <= \<const0>\;
  gt7_dmonitorout_out(3) <= \<const0>\;
  gt7_dmonitorout_out(2) <= \<const0>\;
  gt7_dmonitorout_out(1) <= \<const0>\;
  gt7_dmonitorout_out(0) <= \<const0>\;
  gt7_drpdo(15) <= \<const0>\;
  gt7_drpdo(14) <= \<const0>\;
  gt7_drpdo(13) <= \<const0>\;
  gt7_drpdo(12) <= \<const0>\;
  gt7_drpdo(11) <= \<const0>\;
  gt7_drpdo(10) <= \<const0>\;
  gt7_drpdo(9) <= \<const0>\;
  gt7_drpdo(8) <= \<const0>\;
  gt7_drpdo(7) <= \<const0>\;
  gt7_drpdo(6) <= \<const0>\;
  gt7_drpdo(5) <= \<const0>\;
  gt7_drpdo(4) <= \<const0>\;
  gt7_drpdo(3) <= \<const0>\;
  gt7_drpdo(2) <= \<const0>\;
  gt7_drpdo(1) <= \<const0>\;
  gt7_drpdo(0) <= \<const0>\;
  gt7_drprdy <= \<const0>\;
  gt7_eyescandataerror_out <= \<const0>\;
  gt7_rxbufstatus_out(2) <= \<const0>\;
  gt7_rxbufstatus_out(1) <= \<const0>\;
  gt7_rxbufstatus_out(0) <= \<const0>\;
  gt7_rxbyteisaligned_out <= \<const0>\;
  gt7_rxbyterealign_out <= \<const0>\;
  gt7_rxcommadet_out <= \<const0>\;
  gt7_rxmonitorout_out(6) <= \<const0>\;
  gt7_rxmonitorout_out(5) <= \<const0>\;
  gt7_rxmonitorout_out(4) <= \<const0>\;
  gt7_rxmonitorout_out(3) <= \<const0>\;
  gt7_rxmonitorout_out(2) <= \<const0>\;
  gt7_rxmonitorout_out(1) <= \<const0>\;
  gt7_rxmonitorout_out(0) <= \<const0>\;
  gt7_rxprbserr_out <= \<const0>\;
  gt7_rxresetdone_out <= \<const0>\;
  gt7_rxstatus_out(2) <= \<const0>\;
  gt7_rxstatus_out(1) <= \<const0>\;
  gt7_rxstatus_out(0) <= \<const0>\;
  gt7_txbufstatus_out(1) <= \<const0>\;
  gt7_txbufstatus_out(0) <= \<const0>\;
  gt7_txresetdone_out <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
jesd204_phy_block_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_block
     port map (
      cpll_refclk => cpll_refclk,
      drpclk => drpclk,
      gt0_qplloutclk_out => common0_qpll_clk_i,
      gt0_qplloutrefclk_out => common0_qpll_refclk_i,
      gt0_rxcharisk(3 downto 0) => gt0_rxcharisk(3 downto 0),
      gt0_rxdata(31 downto 0) => gt0_rxdata(31 downto 0),
      gt0_rxdisperr(3 downto 0) => gt0_rxdisperr(3 downto 0),
      gt0_rxnotintable(3 downto 0) => gt0_rxnotintable(3 downto 0),
      gt0_txcharisk(3 downto 0) => gt0_txcharisk(3 downto 0),
      gt0_txdata(31 downto 0) => gt0_txdata(31 downto 0),
      gt1_qplloutclk_out => common1_qpll_clk_i,
      gt1_qplloutrefclk_out => common1_qpll_refclk_i,
      gt1_rxcharisk(3 downto 0) => gt1_rxcharisk(3 downto 0),
      gt1_rxdata(31 downto 0) => gt1_rxdata(31 downto 0),
      gt1_rxdisperr(3 downto 0) => gt1_rxdisperr(3 downto 0),
      gt1_rxnotintable(3 downto 0) => gt1_rxnotintable(3 downto 0),
      gt1_txcharisk(3 downto 0) => gt1_txcharisk(3 downto 0),
      gt1_txdata(31 downto 0) => gt1_txdata(31 downto 0),
      gt2_rxcharisk(3 downto 0) => gt2_rxcharisk(3 downto 0),
      gt2_rxdata(31 downto 0) => gt2_rxdata(31 downto 0),
      gt2_rxdisperr(3 downto 0) => gt2_rxdisperr(3 downto 0),
      gt2_rxnotintable(3 downto 0) => gt2_rxnotintable(3 downto 0),
      gt2_txcharisk(3 downto 0) => gt2_txcharisk(3 downto 0),
      gt2_txdata(31 downto 0) => gt2_txdata(31 downto 0),
      gt3_rxcharisk(3 downto 0) => gt3_rxcharisk(3 downto 0),
      gt3_rxdata(31 downto 0) => gt3_rxdata(31 downto 0),
      gt3_rxdisperr(3 downto 0) => gt3_rxdisperr(3 downto 0),
      gt3_rxnotintable(3 downto 0) => gt3_rxnotintable(3 downto 0),
      gt3_txcharisk(3 downto 0) => gt3_txcharisk(3 downto 0),
      gt3_txdata(31 downto 0) => gt3_txdata(31 downto 0),
      gt4_rxcharisk(3 downto 0) => gt4_rxcharisk(3 downto 0),
      gt4_rxdata(31 downto 0) => gt4_rxdata(31 downto 0),
      gt4_rxdisperr(3 downto 0) => gt4_rxdisperr(3 downto 0),
      gt4_rxnotintable(3 downto 0) => gt4_rxnotintable(3 downto 0),
      gt4_txcharisk(3 downto 0) => gt4_txcharisk(3 downto 0),
      gt4_txdata(31 downto 0) => gt4_txdata(31 downto 0),
      gt5_rxcharisk(3 downto 0) => gt5_rxcharisk(3 downto 0),
      gt5_rxdata(31 downto 0) => gt5_rxdata(31 downto 0),
      gt5_rxdisperr(3 downto 0) => gt5_rxdisperr(3 downto 0),
      gt5_rxnotintable(3 downto 0) => gt5_rxnotintable(3 downto 0),
      gt5_txcharisk(3 downto 0) => gt5_txcharisk(3 downto 0),
      gt5_txdata(31 downto 0) => gt5_txdata(31 downto 0),
      gt6_rxcharisk(3 downto 0) => gt6_rxcharisk(3 downto 0),
      gt6_rxdata(31 downto 0) => gt6_rxdata(31 downto 0),
      gt6_rxdisperr(3 downto 0) => gt6_rxdisperr(3 downto 0),
      gt6_rxnotintable(3 downto 0) => gt6_rxnotintable(3 downto 0),
      gt6_txcharisk(3 downto 0) => gt6_txcharisk(3 downto 0),
      gt6_txdata(31 downto 0) => gt6_txdata(31 downto 0),
      gt7_rxcharisk(3 downto 0) => gt7_rxcharisk(3 downto 0),
      gt7_rxdata(31 downto 0) => gt7_rxdata(31 downto 0),
      gt7_rxdisperr(3 downto 0) => gt7_rxdisperr(3 downto 0),
      gt7_rxnotintable(3 downto 0) => gt7_rxnotintable(3 downto 0),
      gt7_txcharisk(3 downto 0) => gt7_txcharisk(3 downto 0),
      gt7_txdata(31 downto 0) => gt7_txdata(31 downto 0),
      gt_prbssel(2 downto 0) => gt_prbssel(2 downto 0),
      rx_core_clk => rx_core_clk,
      rx_reset_done => rx_reset_done,
      rx_reset_gt => rx_reset_gt,
      rx_sys_reset => rx_sys_reset,
      rxencommaalign => rxencommaalign,
      rxn_in(7 downto 0) => rxn_in(7 downto 0),
      rxoutclk => rxoutclk,
      rxp_in(7 downto 0) => rxp_in(7 downto 0),
      tx_core_clk => tx_core_clk,
      tx_reset_done => tx_reset_done,
      tx_reset_gt => tx_reset_gt,
      tx_sys_reset => tx_sys_reset,
      txn_out(7 downto 0) => txn_out(7 downto 0),
      txoutclk => txoutclk,
      txp_out(7 downto 0) => txp_out(7 downto 0)
    );
jesd204_phy_gt_common_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_gt_common_wrapper
     port map (
      cpll_refclk => cpll_refclk,
      gt0_qplloutclk_out => common0_qpll_clk_i,
      gt0_qplloutrefclk_out => common0_qpll_refclk_i,
      gt1_qplloutclk_out => common1_qpll_clk_i,
      gt1_qplloutrefclk_out => common1_qpll_refclk_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    tx_sys_reset : in STD_LOGIC;
    rx_sys_reset : in STD_LOGIC;
    tx_reset_gt : in STD_LOGIC;
    rx_reset_gt : in STD_LOGIC;
    tx_reset_done : out STD_LOGIC;
    rx_reset_done : out STD_LOGIC;
    cpll_refclk : in STD_LOGIC;
    rxencommaalign : in STD_LOGIC;
    tx_core_clk : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rx_core_clk : in STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    drpclk : in STD_LOGIC;
    gt_prbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_txcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt3_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt4_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt4_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt5_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt5_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt6_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt6_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt7_rxcharisk : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxdisperr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxnotintable : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt7_rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rxn_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxp_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txn_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txp_out : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "jesd204_phy_v4_0_16,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_gt0_cplllock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_drprdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_rxresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_txresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_cplllock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_drprdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_rxresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt1_txresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_cplllock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_drprdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_rxresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt2_txresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_cplllock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_drprdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_rxresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt3_txresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_cplllock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_drprdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_rxresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt4_txresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_cplllock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_drprdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_rxresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt5_txresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_cplllock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_drprdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_rxresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt6_txresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_cplllock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_drprdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_eyescandataerror_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxbyterealign_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxcommadet_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxprbserr_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_rxresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt7_txresetdone_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_gt0_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt0_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt0_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt0_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt0_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt0_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt1_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt1_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt1_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt1_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt1_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt1_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt2_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt2_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt2_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt2_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt2_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt2_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt3_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt3_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt3_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt3_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt3_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt3_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt4_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt4_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt4_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt4_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt4_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt4_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt5_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt5_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt5_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt5_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt5_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt5_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt6_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt6_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt6_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt6_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt6_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt6_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_gt7_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_gt7_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_gt7_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt7_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_gt7_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_gt7_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_jesd204_phy_0_0_support
     port map (
      cpll_refclk => cpll_refclk,
      drpclk => drpclk,
      gt0_cplllock_out => NLW_inst_gt0_cplllock_out_UNCONNECTED,
      gt0_dmonitorout_out(7 downto 0) => NLW_inst_gt0_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt0_drpaddr(8 downto 0) => B"000000000",
      gt0_drpdi(15 downto 0) => B"0000000000000000",
      gt0_drpdo(15 downto 0) => NLW_inst_gt0_drpdo_UNCONNECTED(15 downto 0),
      gt0_drpen => '0',
      gt0_drprdy => NLW_inst_gt0_drprdy_UNCONNECTED,
      gt0_drpwe => '0',
      gt0_eyescandataerror_out => NLW_inst_gt0_eyescandataerror_out_UNCONNECTED,
      gt0_eyescanreset_in => '0',
      gt0_eyescantrigger_in => '0',
      gt0_loopback_in(2 downto 0) => B"000",
      gt0_rxbufreset_in => '0',
      gt0_rxbufstatus_out(2 downto 0) => NLW_inst_gt0_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt0_rxbyteisaligned_out => NLW_inst_gt0_rxbyteisaligned_out_UNCONNECTED,
      gt0_rxbyterealign_out => NLW_inst_gt0_rxbyterealign_out_UNCONNECTED,
      gt0_rxcdrhold_in => '0',
      gt0_rxcharisk(3 downto 0) => gt0_rxcharisk(3 downto 0),
      gt0_rxcommadet_out => NLW_inst_gt0_rxcommadet_out_UNCONNECTED,
      gt0_rxdata(31 downto 0) => gt0_rxdata(31 downto 0),
      gt0_rxdfelpmreset_in => '0',
      gt0_rxdisperr(3 downto 0) => gt0_rxdisperr(3 downto 0),
      gt0_rxlpmen_in => '1',
      gt0_rxmonitorout_out(6 downto 0) => NLW_inst_gt0_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => B"00",
      gt0_rxnotintable(3 downto 0) => gt0_rxnotintable(3 downto 0),
      gt0_rxpcsreset_in => '0',
      gt0_rxpd_in(1 downto 0) => B"00",
      gt0_rxpmareset_in => '0',
      gt0_rxpolarity_in => '0',
      gt0_rxprbscntreset_in => '0',
      gt0_rxprbserr_out => NLW_inst_gt0_rxprbserr_out_UNCONNECTED,
      gt0_rxprbssel_in(2 downto 0) => B"000",
      gt0_rxresetdone_out => NLW_inst_gt0_rxresetdone_out_UNCONNECTED,
      gt0_rxstatus_out(2 downto 0) => NLW_inst_gt0_rxstatus_out_UNCONNECTED(2 downto 0),
      gt0_txbufstatus_out(1 downto 0) => NLW_inst_gt0_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt0_txcharisk(3 downto 0) => gt0_txcharisk(3 downto 0),
      gt0_txdata(31 downto 0) => gt0_txdata(31 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => B"1000",
      gt0_txinhibit_in => '0',
      gt0_txpcsreset_in => '0',
      gt0_txpd_in(1 downto 0) => B"00",
      gt0_txpmareset_in => '0',
      gt0_txpolarity_in => '0',
      gt0_txpostcursor_in(4 downto 0) => B"00000",
      gt0_txprbsforceerr_in => '0',
      gt0_txprecursor_in(4 downto 0) => B"00000",
      gt0_txresetdone_out => NLW_inst_gt0_txresetdone_out_UNCONNECTED,
      gt1_cplllock_out => NLW_inst_gt1_cplllock_out_UNCONNECTED,
      gt1_dmonitorout_out(7 downto 0) => NLW_inst_gt1_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt1_drpaddr(8 downto 0) => B"000000000",
      gt1_drpdi(15 downto 0) => B"0000000000000000",
      gt1_drpdo(15 downto 0) => NLW_inst_gt1_drpdo_UNCONNECTED(15 downto 0),
      gt1_drpen => '0',
      gt1_drprdy => NLW_inst_gt1_drprdy_UNCONNECTED,
      gt1_drpwe => '0',
      gt1_eyescandataerror_out => NLW_inst_gt1_eyescandataerror_out_UNCONNECTED,
      gt1_eyescanreset_in => '0',
      gt1_eyescantrigger_in => '0',
      gt1_loopback_in(2 downto 0) => B"000",
      gt1_rxbufreset_in => '0',
      gt1_rxbufstatus_out(2 downto 0) => NLW_inst_gt1_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt1_rxbyteisaligned_out => NLW_inst_gt1_rxbyteisaligned_out_UNCONNECTED,
      gt1_rxbyterealign_out => NLW_inst_gt1_rxbyterealign_out_UNCONNECTED,
      gt1_rxcdrhold_in => '0',
      gt1_rxcharisk(3 downto 0) => gt1_rxcharisk(3 downto 0),
      gt1_rxcommadet_out => NLW_inst_gt1_rxcommadet_out_UNCONNECTED,
      gt1_rxdata(31 downto 0) => gt1_rxdata(31 downto 0),
      gt1_rxdfelpmreset_in => '0',
      gt1_rxdisperr(3 downto 0) => gt1_rxdisperr(3 downto 0),
      gt1_rxlpmen_in => '1',
      gt1_rxmonitorout_out(6 downto 0) => NLW_inst_gt1_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => B"00",
      gt1_rxnotintable(3 downto 0) => gt1_rxnotintable(3 downto 0),
      gt1_rxpcsreset_in => '0',
      gt1_rxpd_in(1 downto 0) => B"00",
      gt1_rxpmareset_in => '0',
      gt1_rxpolarity_in => '0',
      gt1_rxprbscntreset_in => '0',
      gt1_rxprbserr_out => NLW_inst_gt1_rxprbserr_out_UNCONNECTED,
      gt1_rxprbssel_in(2 downto 0) => B"000",
      gt1_rxresetdone_out => NLW_inst_gt1_rxresetdone_out_UNCONNECTED,
      gt1_rxstatus_out(2 downto 0) => NLW_inst_gt1_rxstatus_out_UNCONNECTED(2 downto 0),
      gt1_txbufstatus_out(1 downto 0) => NLW_inst_gt1_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt1_txcharisk(3 downto 0) => gt1_txcharisk(3 downto 0),
      gt1_txdata(31 downto 0) => gt1_txdata(31 downto 0),
      gt1_txdiffctrl_in(3 downto 0) => B"1000",
      gt1_txinhibit_in => '0',
      gt1_txpcsreset_in => '0',
      gt1_txpd_in(1 downto 0) => B"00",
      gt1_txpmareset_in => '0',
      gt1_txpolarity_in => '0',
      gt1_txpostcursor_in(4 downto 0) => B"00000",
      gt1_txprbsforceerr_in => '0',
      gt1_txprecursor_in(4 downto 0) => B"00000",
      gt1_txresetdone_out => NLW_inst_gt1_txresetdone_out_UNCONNECTED,
      gt2_cplllock_out => NLW_inst_gt2_cplllock_out_UNCONNECTED,
      gt2_dmonitorout_out(7 downto 0) => NLW_inst_gt2_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt2_drpaddr(8 downto 0) => B"000000000",
      gt2_drpdi(15 downto 0) => B"0000000000000000",
      gt2_drpdo(15 downto 0) => NLW_inst_gt2_drpdo_UNCONNECTED(15 downto 0),
      gt2_drpen => '0',
      gt2_drprdy => NLW_inst_gt2_drprdy_UNCONNECTED,
      gt2_drpwe => '0',
      gt2_eyescandataerror_out => NLW_inst_gt2_eyescandataerror_out_UNCONNECTED,
      gt2_eyescanreset_in => '0',
      gt2_eyescantrigger_in => '0',
      gt2_loopback_in(2 downto 0) => B"000",
      gt2_rxbufreset_in => '0',
      gt2_rxbufstatus_out(2 downto 0) => NLW_inst_gt2_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt2_rxbyteisaligned_out => NLW_inst_gt2_rxbyteisaligned_out_UNCONNECTED,
      gt2_rxbyterealign_out => NLW_inst_gt2_rxbyterealign_out_UNCONNECTED,
      gt2_rxcdrhold_in => '0',
      gt2_rxcharisk(3 downto 0) => gt2_rxcharisk(3 downto 0),
      gt2_rxcommadet_out => NLW_inst_gt2_rxcommadet_out_UNCONNECTED,
      gt2_rxdata(31 downto 0) => gt2_rxdata(31 downto 0),
      gt2_rxdfelpmreset_in => '0',
      gt2_rxdisperr(3 downto 0) => gt2_rxdisperr(3 downto 0),
      gt2_rxlpmen_in => '1',
      gt2_rxmonitorout_out(6 downto 0) => NLW_inst_gt2_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt2_rxmonitorsel_in(1 downto 0) => B"00",
      gt2_rxnotintable(3 downto 0) => gt2_rxnotintable(3 downto 0),
      gt2_rxpcsreset_in => '0',
      gt2_rxpd_in(1 downto 0) => B"00",
      gt2_rxpmareset_in => '0',
      gt2_rxpolarity_in => '0',
      gt2_rxprbscntreset_in => '0',
      gt2_rxprbserr_out => NLW_inst_gt2_rxprbserr_out_UNCONNECTED,
      gt2_rxprbssel_in(2 downto 0) => B"000",
      gt2_rxresetdone_out => NLW_inst_gt2_rxresetdone_out_UNCONNECTED,
      gt2_rxstatus_out(2 downto 0) => NLW_inst_gt2_rxstatus_out_UNCONNECTED(2 downto 0),
      gt2_txbufstatus_out(1 downto 0) => NLW_inst_gt2_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt2_txcharisk(3 downto 0) => gt2_txcharisk(3 downto 0),
      gt2_txdata(31 downto 0) => gt2_txdata(31 downto 0),
      gt2_txdiffctrl_in(3 downto 0) => B"1000",
      gt2_txinhibit_in => '0',
      gt2_txpcsreset_in => '0',
      gt2_txpd_in(1 downto 0) => B"00",
      gt2_txpmareset_in => '0',
      gt2_txpolarity_in => '0',
      gt2_txpostcursor_in(4 downto 0) => B"00000",
      gt2_txprbsforceerr_in => '0',
      gt2_txprecursor_in(4 downto 0) => B"00000",
      gt2_txresetdone_out => NLW_inst_gt2_txresetdone_out_UNCONNECTED,
      gt3_cplllock_out => NLW_inst_gt3_cplllock_out_UNCONNECTED,
      gt3_dmonitorout_out(7 downto 0) => NLW_inst_gt3_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt3_drpaddr(8 downto 0) => B"000000000",
      gt3_drpdi(15 downto 0) => B"0000000000000000",
      gt3_drpdo(15 downto 0) => NLW_inst_gt3_drpdo_UNCONNECTED(15 downto 0),
      gt3_drpen => '0',
      gt3_drprdy => NLW_inst_gt3_drprdy_UNCONNECTED,
      gt3_drpwe => '0',
      gt3_eyescandataerror_out => NLW_inst_gt3_eyescandataerror_out_UNCONNECTED,
      gt3_eyescanreset_in => '0',
      gt3_eyescantrigger_in => '0',
      gt3_loopback_in(2 downto 0) => B"000",
      gt3_rxbufreset_in => '0',
      gt3_rxbufstatus_out(2 downto 0) => NLW_inst_gt3_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt3_rxbyteisaligned_out => NLW_inst_gt3_rxbyteisaligned_out_UNCONNECTED,
      gt3_rxbyterealign_out => NLW_inst_gt3_rxbyterealign_out_UNCONNECTED,
      gt3_rxcdrhold_in => '0',
      gt3_rxcharisk(3 downto 0) => gt3_rxcharisk(3 downto 0),
      gt3_rxcommadet_out => NLW_inst_gt3_rxcommadet_out_UNCONNECTED,
      gt3_rxdata(31 downto 0) => gt3_rxdata(31 downto 0),
      gt3_rxdfelpmreset_in => '0',
      gt3_rxdisperr(3 downto 0) => gt3_rxdisperr(3 downto 0),
      gt3_rxlpmen_in => '1',
      gt3_rxmonitorout_out(6 downto 0) => NLW_inst_gt3_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt3_rxmonitorsel_in(1 downto 0) => B"00",
      gt3_rxnotintable(3 downto 0) => gt3_rxnotintable(3 downto 0),
      gt3_rxpcsreset_in => '0',
      gt3_rxpd_in(1 downto 0) => B"00",
      gt3_rxpmareset_in => '0',
      gt3_rxpolarity_in => '0',
      gt3_rxprbscntreset_in => '0',
      gt3_rxprbserr_out => NLW_inst_gt3_rxprbserr_out_UNCONNECTED,
      gt3_rxprbssel_in(2 downto 0) => B"000",
      gt3_rxresetdone_out => NLW_inst_gt3_rxresetdone_out_UNCONNECTED,
      gt3_rxstatus_out(2 downto 0) => NLW_inst_gt3_rxstatus_out_UNCONNECTED(2 downto 0),
      gt3_txbufstatus_out(1 downto 0) => NLW_inst_gt3_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt3_txcharisk(3 downto 0) => gt3_txcharisk(3 downto 0),
      gt3_txdata(31 downto 0) => gt3_txdata(31 downto 0),
      gt3_txdiffctrl_in(3 downto 0) => B"1000",
      gt3_txinhibit_in => '0',
      gt3_txpcsreset_in => '0',
      gt3_txpd_in(1 downto 0) => B"00",
      gt3_txpmareset_in => '0',
      gt3_txpolarity_in => '0',
      gt3_txpostcursor_in(4 downto 0) => B"00000",
      gt3_txprbsforceerr_in => '0',
      gt3_txprecursor_in(4 downto 0) => B"00000",
      gt3_txresetdone_out => NLW_inst_gt3_txresetdone_out_UNCONNECTED,
      gt4_cplllock_out => NLW_inst_gt4_cplllock_out_UNCONNECTED,
      gt4_dmonitorout_out(7 downto 0) => NLW_inst_gt4_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt4_drpaddr(8 downto 0) => B"000000000",
      gt4_drpdi(15 downto 0) => B"0000000000000000",
      gt4_drpdo(15 downto 0) => NLW_inst_gt4_drpdo_UNCONNECTED(15 downto 0),
      gt4_drpen => '0',
      gt4_drprdy => NLW_inst_gt4_drprdy_UNCONNECTED,
      gt4_drpwe => '0',
      gt4_eyescandataerror_out => NLW_inst_gt4_eyescandataerror_out_UNCONNECTED,
      gt4_eyescanreset_in => '0',
      gt4_eyescantrigger_in => '0',
      gt4_loopback_in(2 downto 0) => B"000",
      gt4_rxbufreset_in => '0',
      gt4_rxbufstatus_out(2 downto 0) => NLW_inst_gt4_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt4_rxbyteisaligned_out => NLW_inst_gt4_rxbyteisaligned_out_UNCONNECTED,
      gt4_rxbyterealign_out => NLW_inst_gt4_rxbyterealign_out_UNCONNECTED,
      gt4_rxcdrhold_in => '0',
      gt4_rxcharisk(3 downto 0) => gt4_rxcharisk(3 downto 0),
      gt4_rxcommadet_out => NLW_inst_gt4_rxcommadet_out_UNCONNECTED,
      gt4_rxdata(31 downto 0) => gt4_rxdata(31 downto 0),
      gt4_rxdfelpmreset_in => '0',
      gt4_rxdisperr(3 downto 0) => gt4_rxdisperr(3 downto 0),
      gt4_rxlpmen_in => '1',
      gt4_rxmonitorout_out(6 downto 0) => NLW_inst_gt4_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt4_rxmonitorsel_in(1 downto 0) => B"00",
      gt4_rxnotintable(3 downto 0) => gt4_rxnotintable(3 downto 0),
      gt4_rxpcsreset_in => '0',
      gt4_rxpd_in(1 downto 0) => B"00",
      gt4_rxpmareset_in => '0',
      gt4_rxpolarity_in => '0',
      gt4_rxprbscntreset_in => '0',
      gt4_rxprbserr_out => NLW_inst_gt4_rxprbserr_out_UNCONNECTED,
      gt4_rxprbssel_in(2 downto 0) => B"000",
      gt4_rxresetdone_out => NLW_inst_gt4_rxresetdone_out_UNCONNECTED,
      gt4_rxstatus_out(2 downto 0) => NLW_inst_gt4_rxstatus_out_UNCONNECTED(2 downto 0),
      gt4_txbufstatus_out(1 downto 0) => NLW_inst_gt4_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt4_txcharisk(3 downto 0) => gt4_txcharisk(3 downto 0),
      gt4_txdata(31 downto 0) => gt4_txdata(31 downto 0),
      gt4_txdiffctrl_in(3 downto 0) => B"1000",
      gt4_txinhibit_in => '0',
      gt4_txpcsreset_in => '0',
      gt4_txpd_in(1 downto 0) => B"00",
      gt4_txpmareset_in => '0',
      gt4_txpolarity_in => '0',
      gt4_txpostcursor_in(4 downto 0) => B"00000",
      gt4_txprbsforceerr_in => '0',
      gt4_txprecursor_in(4 downto 0) => B"00000",
      gt4_txresetdone_out => NLW_inst_gt4_txresetdone_out_UNCONNECTED,
      gt5_cplllock_out => NLW_inst_gt5_cplllock_out_UNCONNECTED,
      gt5_dmonitorout_out(7 downto 0) => NLW_inst_gt5_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt5_drpaddr(8 downto 0) => B"000000000",
      gt5_drpdi(15 downto 0) => B"0000000000000000",
      gt5_drpdo(15 downto 0) => NLW_inst_gt5_drpdo_UNCONNECTED(15 downto 0),
      gt5_drpen => '0',
      gt5_drprdy => NLW_inst_gt5_drprdy_UNCONNECTED,
      gt5_drpwe => '0',
      gt5_eyescandataerror_out => NLW_inst_gt5_eyescandataerror_out_UNCONNECTED,
      gt5_eyescanreset_in => '0',
      gt5_eyescantrigger_in => '0',
      gt5_loopback_in(2 downto 0) => B"000",
      gt5_rxbufreset_in => '0',
      gt5_rxbufstatus_out(2 downto 0) => NLW_inst_gt5_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt5_rxbyteisaligned_out => NLW_inst_gt5_rxbyteisaligned_out_UNCONNECTED,
      gt5_rxbyterealign_out => NLW_inst_gt5_rxbyterealign_out_UNCONNECTED,
      gt5_rxcdrhold_in => '0',
      gt5_rxcharisk(3 downto 0) => gt5_rxcharisk(3 downto 0),
      gt5_rxcommadet_out => NLW_inst_gt5_rxcommadet_out_UNCONNECTED,
      gt5_rxdata(31 downto 0) => gt5_rxdata(31 downto 0),
      gt5_rxdfelpmreset_in => '0',
      gt5_rxdisperr(3 downto 0) => gt5_rxdisperr(3 downto 0),
      gt5_rxlpmen_in => '1',
      gt5_rxmonitorout_out(6 downto 0) => NLW_inst_gt5_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt5_rxmonitorsel_in(1 downto 0) => B"00",
      gt5_rxnotintable(3 downto 0) => gt5_rxnotintable(3 downto 0),
      gt5_rxpcsreset_in => '0',
      gt5_rxpd_in(1 downto 0) => B"00",
      gt5_rxpmareset_in => '0',
      gt5_rxpolarity_in => '0',
      gt5_rxprbscntreset_in => '0',
      gt5_rxprbserr_out => NLW_inst_gt5_rxprbserr_out_UNCONNECTED,
      gt5_rxprbssel_in(2 downto 0) => B"000",
      gt5_rxresetdone_out => NLW_inst_gt5_rxresetdone_out_UNCONNECTED,
      gt5_rxstatus_out(2 downto 0) => NLW_inst_gt5_rxstatus_out_UNCONNECTED(2 downto 0),
      gt5_txbufstatus_out(1 downto 0) => NLW_inst_gt5_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt5_txcharisk(3 downto 0) => gt5_txcharisk(3 downto 0),
      gt5_txdata(31 downto 0) => gt5_txdata(31 downto 0),
      gt5_txdiffctrl_in(3 downto 0) => B"1000",
      gt5_txinhibit_in => '0',
      gt5_txpcsreset_in => '0',
      gt5_txpd_in(1 downto 0) => B"00",
      gt5_txpmareset_in => '0',
      gt5_txpolarity_in => '0',
      gt5_txpostcursor_in(4 downto 0) => B"00000",
      gt5_txprbsforceerr_in => '0',
      gt5_txprecursor_in(4 downto 0) => B"00000",
      gt5_txresetdone_out => NLW_inst_gt5_txresetdone_out_UNCONNECTED,
      gt6_cplllock_out => NLW_inst_gt6_cplllock_out_UNCONNECTED,
      gt6_dmonitorout_out(7 downto 0) => NLW_inst_gt6_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt6_drpaddr(8 downto 0) => B"000000000",
      gt6_drpdi(15 downto 0) => B"0000000000000000",
      gt6_drpdo(15 downto 0) => NLW_inst_gt6_drpdo_UNCONNECTED(15 downto 0),
      gt6_drpen => '0',
      gt6_drprdy => NLW_inst_gt6_drprdy_UNCONNECTED,
      gt6_drpwe => '0',
      gt6_eyescandataerror_out => NLW_inst_gt6_eyescandataerror_out_UNCONNECTED,
      gt6_eyescanreset_in => '0',
      gt6_eyescantrigger_in => '0',
      gt6_loopback_in(2 downto 0) => B"000",
      gt6_rxbufreset_in => '0',
      gt6_rxbufstatus_out(2 downto 0) => NLW_inst_gt6_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt6_rxbyteisaligned_out => NLW_inst_gt6_rxbyteisaligned_out_UNCONNECTED,
      gt6_rxbyterealign_out => NLW_inst_gt6_rxbyterealign_out_UNCONNECTED,
      gt6_rxcdrhold_in => '0',
      gt6_rxcharisk(3 downto 0) => gt6_rxcharisk(3 downto 0),
      gt6_rxcommadet_out => NLW_inst_gt6_rxcommadet_out_UNCONNECTED,
      gt6_rxdata(31 downto 0) => gt6_rxdata(31 downto 0),
      gt6_rxdfelpmreset_in => '0',
      gt6_rxdisperr(3 downto 0) => gt6_rxdisperr(3 downto 0),
      gt6_rxlpmen_in => '1',
      gt6_rxmonitorout_out(6 downto 0) => NLW_inst_gt6_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt6_rxmonitorsel_in(1 downto 0) => B"00",
      gt6_rxnotintable(3 downto 0) => gt6_rxnotintable(3 downto 0),
      gt6_rxpcsreset_in => '0',
      gt6_rxpd_in(1 downto 0) => B"00",
      gt6_rxpmareset_in => '0',
      gt6_rxpolarity_in => '0',
      gt6_rxprbscntreset_in => '0',
      gt6_rxprbserr_out => NLW_inst_gt6_rxprbserr_out_UNCONNECTED,
      gt6_rxprbssel_in(2 downto 0) => B"000",
      gt6_rxresetdone_out => NLW_inst_gt6_rxresetdone_out_UNCONNECTED,
      gt6_rxstatus_out(2 downto 0) => NLW_inst_gt6_rxstatus_out_UNCONNECTED(2 downto 0),
      gt6_txbufstatus_out(1 downto 0) => NLW_inst_gt6_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt6_txcharisk(3 downto 0) => gt6_txcharisk(3 downto 0),
      gt6_txdata(31 downto 0) => gt6_txdata(31 downto 0),
      gt6_txdiffctrl_in(3 downto 0) => B"1000",
      gt6_txinhibit_in => '0',
      gt6_txpcsreset_in => '0',
      gt6_txpd_in(1 downto 0) => B"00",
      gt6_txpmareset_in => '0',
      gt6_txpolarity_in => '0',
      gt6_txpostcursor_in(4 downto 0) => B"00000",
      gt6_txprbsforceerr_in => '0',
      gt6_txprecursor_in(4 downto 0) => B"00000",
      gt6_txresetdone_out => NLW_inst_gt6_txresetdone_out_UNCONNECTED,
      gt7_cplllock_out => NLW_inst_gt7_cplllock_out_UNCONNECTED,
      gt7_dmonitorout_out(7 downto 0) => NLW_inst_gt7_dmonitorout_out_UNCONNECTED(7 downto 0),
      gt7_drpaddr(8 downto 0) => B"000000000",
      gt7_drpdi(15 downto 0) => B"0000000000000000",
      gt7_drpdo(15 downto 0) => NLW_inst_gt7_drpdo_UNCONNECTED(15 downto 0),
      gt7_drpen => '0',
      gt7_drprdy => NLW_inst_gt7_drprdy_UNCONNECTED,
      gt7_drpwe => '0',
      gt7_eyescandataerror_out => NLW_inst_gt7_eyescandataerror_out_UNCONNECTED,
      gt7_eyescanreset_in => '0',
      gt7_eyescantrigger_in => '0',
      gt7_loopback_in(2 downto 0) => B"000",
      gt7_rxbufreset_in => '0',
      gt7_rxbufstatus_out(2 downto 0) => NLW_inst_gt7_rxbufstatus_out_UNCONNECTED(2 downto 0),
      gt7_rxbyteisaligned_out => NLW_inst_gt7_rxbyteisaligned_out_UNCONNECTED,
      gt7_rxbyterealign_out => NLW_inst_gt7_rxbyterealign_out_UNCONNECTED,
      gt7_rxcdrhold_in => '0',
      gt7_rxcharisk(3 downto 0) => gt7_rxcharisk(3 downto 0),
      gt7_rxcommadet_out => NLW_inst_gt7_rxcommadet_out_UNCONNECTED,
      gt7_rxdata(31 downto 0) => gt7_rxdata(31 downto 0),
      gt7_rxdfelpmreset_in => '0',
      gt7_rxdisperr(3 downto 0) => gt7_rxdisperr(3 downto 0),
      gt7_rxlpmen_in => '1',
      gt7_rxmonitorout_out(6 downto 0) => NLW_inst_gt7_rxmonitorout_out_UNCONNECTED(6 downto 0),
      gt7_rxmonitorsel_in(1 downto 0) => B"00",
      gt7_rxnotintable(3 downto 0) => gt7_rxnotintable(3 downto 0),
      gt7_rxpcsreset_in => '0',
      gt7_rxpd_in(1 downto 0) => B"00",
      gt7_rxpmareset_in => '0',
      gt7_rxpolarity_in => '0',
      gt7_rxprbscntreset_in => '0',
      gt7_rxprbserr_out => NLW_inst_gt7_rxprbserr_out_UNCONNECTED,
      gt7_rxprbssel_in(2 downto 0) => B"000",
      gt7_rxresetdone_out => NLW_inst_gt7_rxresetdone_out_UNCONNECTED,
      gt7_rxstatus_out(2 downto 0) => NLW_inst_gt7_rxstatus_out_UNCONNECTED(2 downto 0),
      gt7_txbufstatus_out(1 downto 0) => NLW_inst_gt7_txbufstatus_out_UNCONNECTED(1 downto 0),
      gt7_txcharisk(3 downto 0) => gt7_txcharisk(3 downto 0),
      gt7_txdata(31 downto 0) => gt7_txdata(31 downto 0),
      gt7_txdiffctrl_in(3 downto 0) => B"1000",
      gt7_txinhibit_in => '0',
      gt7_txpcsreset_in => '0',
      gt7_txpd_in(1 downto 0) => B"00",
      gt7_txpmareset_in => '0',
      gt7_txpolarity_in => '0',
      gt7_txpostcursor_in(4 downto 0) => B"00000",
      gt7_txprbsforceerr_in => '0',
      gt7_txprecursor_in(4 downto 0) => B"00000",
      gt7_txresetdone_out => NLW_inst_gt7_txresetdone_out_UNCONNECTED,
      gt_prbssel(2 downto 0) => gt_prbssel(2 downto 0),
      rx_core_clk => rx_core_clk,
      rx_reset_done => rx_reset_done,
      rx_reset_gt => rx_reset_gt,
      rx_sys_reset => rx_sys_reset,
      rxencommaalign => rxencommaalign,
      rxn_in(7 downto 0) => rxn_in(7 downto 0),
      rxoutclk => rxoutclk,
      rxp_in(7 downto 0) => rxp_in(7 downto 0),
      tx_core_clk => tx_core_clk,
      tx_reset_done => tx_reset_done,
      tx_reset_gt => tx_reset_gt,
      tx_sys_reset => tx_sys_reset,
      txn_out(7 downto 0) => txn_out(7 downto 0),
      txoutclk => txoutclk,
      txp_out(7 downto 0) => txp_out(7 downto 0)
    );
end STRUCTURE;
