##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
		4.3::Critical Path Report for i2c_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. i2c_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (i2c_IntClock:R vs. i2c_IntClock:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1        | N/A                   | Target: 1.60 MHz   | 
Clock: CyBUS_CLK      | Frequency: 61.77 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock  | Frequency: 30.18 MHz  | Target: 0.08 MHz   | 
Clock: i2c_IntClock   | Frequency: 33.81 MHz  | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      UART_IntClock  41666.7          25478       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      i2c_IntClock   41666.7          30395       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.30417e+007     13008529    N/A              N/A         N/A              N/A         N/A              N/A         
i2c_IntClock   i2c_IntClock   625000           595426      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SCL_1(0)_PAD:out  23446         i2c_IntClock:R    
SDA_1(0)_PAD:out  24873         i2c_IntClock:R    
Tx_1(0)_PAD       33880         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.77 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2009   2009  25478  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      5130   7139  25478  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10489  25478  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 30.18 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13008529p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32637
-------------------------------------   ----- 
End-of-path arrival time (ps)           32637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                        macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3  11330  12580  13008529  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  21160  13008529  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2241  23401  13008529  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350  26751  13008529  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    5886  32637  13008529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for i2c_IntClock
******************************************
Clock: i2c_IntClock
Frequency: 33.81 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \i2c:bI2C_UDB:Shifter:u0\/clock
Path slack     : 595426p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23564
-------------------------------------   ----- 
End-of-path arrival time (ps)           23564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q               macrocell38     1250   1250  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_0          macrocell12     8604   9854  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q               macrocell12     3350  13204  595426  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     2602  15806  595426  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  19156  595426  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   4409  23564  595426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. i2c_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \i2c:bI2C_UDB:m_reset\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_reset\/clock_0
Path slack     : 30395p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7762
-------------------------------------   ---- 
End-of-path arrival time (ps)           7762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                    iocell5       3163   3163  30395  RISE       1
\i2c:bI2C_UDB:m_reset\/main_0  macrocell60   4599   7762  30395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2009   2009  25478  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      5130   7139  25478  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10489  25478  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (i2c_IntClock:R vs. i2c_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \i2c:bI2C_UDB:Shifter:u0\/clock
Path slack     : 595426p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23564
-------------------------------------   ----- 
End-of-path arrival time (ps)           23564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q               macrocell38     1250   1250  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_0          macrocell12     8604   9854  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q               macrocell12     3350  13204  595426  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     2602  15806  595426  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  19156  595426  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   4409  23564  595426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13008529p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32637
-------------------------------------   ----- 
End-of-path arrival time (ps)           32637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                        macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3  11330  12580  13008529  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  21160  13008529  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2241  23401  13008529  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350  26751  13008529  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    5886  32637  13008529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         2009   2009  25478  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell7      5130   7139  25478  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell7      3350  10489  25478  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 29160p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2009   2009  25478  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell34   6988   8997  29160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       2009   2009  25478  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell28   5963   7972  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_1
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell1       2009   2009  25478  RISE       1
\UART:BUART:rx_last\/main_1  macrocell36   5963   7972  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell36         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \i2c:bI2C_UDB:m_reset\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_reset\/clock_0
Path slack     : 30395p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7762
-------------------------------------   ---- 
End-of-path arrival time (ps)           7762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                    iocell5       3163   3163  30395  RISE       1
\i2c:bI2C_UDB:m_reset\/main_0  macrocell60   4599   7762  30395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \i2c:bI2C_UDB:status_1\/main_6
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 30547p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7610
-------------------------------------   ---- 
End-of-path arrival time (ps)           7610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                     iocell3       2030   2030  30547  RISE       1
\i2c:bI2C_UDB:status_1\/main_6  macrocell45   5580   7610  30547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_2(0)/fb
Path End       : \UART:BUART:reset_reg\/main_0
Capture Clock  : \UART:BUART:reset_reg\/clock_0
Path slack     : 30728p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7429
-------------------------------------   ---- 
End-of-path arrival time (ps)           7429
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_2(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
RST_2(0)/fb                    iocell13      2155   2155  30728  RISE       1
\UART:BUART:reset_reg\/main_0  macrocell17   5274   7429  30728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 31017p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7139
-------------------------------------   ---- 
End-of-path arrival time (ps)           7139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2009   2009  25478  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell25   5130   7139  31017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2009   2009  25478  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell31   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31026p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       2009   2009  25478  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell32   5121   7130  31026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \i2c:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31290p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                       iocell4       2183   2183  31290  RISE       1
\i2c:bI2C_UDB:scl_in_reg\/main_0  macrocell47   4684   6867  31290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_reg\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \i2c:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31290p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                       iocell4       2183   2183  31290  RISE       1
\i2c:bI2C_UDB:clk_eq_reg\/main_0  macrocell57   4684   6867  31290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \i2c:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31454p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. i2c_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                       iocell3       2030   2030  30547  RISE       1
\i2c:bI2C_UDB:sda_in_reg\/main_0  macrocell37   4673   6703  31454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_reg\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \i2c:bI2C_UDB:Shifter:u0\/clock
Path slack     : 595426p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23564
-------------------------------------   ----- 
End-of-path arrival time (ps)           23564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q               macrocell38     1250   1250  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_0          macrocell12     8604   9854  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q               macrocell12     3350  13204  595426  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     2602  15806  595426  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  19156  595426  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   4409  23564  595426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \i2c:bI2C_UDB:Shifter:u0\/clock
Path slack     : 597728p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -6010
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21262
-------------------------------------   ----- 
End-of-path arrival time (ps)           21262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q          macrocell52     1250   1250  597728  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell15    10145  11395  597728  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15     3350  14745  597728  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell4   6516  21262  597728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \i2c:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 598053p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -4130
------------------------------------------------------   ------ 
End-of-path required time (ps)                           620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22817
-------------------------------------   ----- 
End-of-path arrival time (ps)           22817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q                 macrocell38     1250   1250  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_0            macrocell12     8604   9854  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q                 macrocell12     3350  13204  595426  RISE       1
\i2c:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell13     2602  15806  598053  RISE       1
\i2c:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell13     3350  19156  598053  RISE       1
\i2c:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell5   3661  22817  598053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 598449p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23041
-------------------------------------   ----- 
End-of-path arrival time (ps)           23041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q               macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:m_state_4_split\/main_9  macrocell1   13280  14530  598449  RISE       1
\i2c:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  17880  598449  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_6        macrocell38   5161  23041  598449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 599249p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22241
-------------------------------------   ----- 
End-of-path arrival time (ps)           22241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q          macrocell52   1250   1250  597728  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell15  10145  11395  597728  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  14745  597728  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/main_0       macrocell53   7496  22241  599249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 599587p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21903
-------------------------------------   ----- 
End-of-path arrival time (ps)           21903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q             macrocell42   1250   1250  596119  RISE       1
\i2c:bI2C_UDB:m_state_0_split\/main_8  macrocell33  12147  13397  599587  RISE       1
\i2c:bI2C_UDB:m_state_0_split\/q       macrocell33   3350  16747  599587  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_8        macrocell42   5156  21903  599587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_1
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 601165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20325
-------------------------------------   ----- 
End-of-path arrival time (ps)           20325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q          macrocell52   1250   1250  597728  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell15  10145  11395  597728  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  14745  597728  RISE       1
\i2c:bI2C_UDB:status_0\/main_1           macrocell46   5579  20325  601165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_1
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 603503p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17987
-------------------------------------   ----- 
End-of-path arrival time (ps)           17987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q          macrocell52   1250   1250  597728  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell15  10145  11395  597728  RISE       1
\i2c:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  14745  597728  RISE       1
\i2c:bI2C_UDB:status_3\/main_1           macrocell43   3242  17987  603503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 604386p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17104
-------------------------------------   ----- 
End-of-path arrival time (ps)           17104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q             macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:m_state_2_split\/main_4  macrocell54  10204  11454  604386  RISE       1
\i2c:bI2C_UDB:m_state_2_split\/q       macrocell54   3350  14804  604386  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_5        macrocell40   2300  17104  604386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 604907p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16583
-------------------------------------   ----- 
End-of-path arrival time (ps)           16583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q            macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_0       macrocell12   8604   9854  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q            macrocell12   3350  13204  595426  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell52   3379  16583  604907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:Net_643_3\/main_8
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 604907p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16583
-------------------------------------   ----- 
End-of-path arrival time (ps)           16583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/main_0  macrocell12   8604   9854  595426  RISE       1
\i2c:bI2C_UDB:cnt_reset\/q       macrocell12   3350  13204  595426  RISE       1
\i2c:Net_643_3\/main_8           macrocell58   3379  16583  604907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \i2c:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 605155p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -4130
------------------------------------------------------   ------ 
End-of-path required time (ps)                           620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15715
-------------------------------------   ----- 
End-of-path arrival time (ps)           15715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q                 macrocell39     1250   1250  598697  RISE       1
\i2c:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell14     8795  10045  605155  RISE       1
\i2c:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell14     3350  13395  605155  RISE       1
\i2c:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell5   2320  15715  605155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_7
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 606957p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14533
-------------------------------------   ----- 
End-of-path arrival time (ps)           14533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q        macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:status_3\/main_7  macrocell43  13283  14533  606957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:sda_x_wire\/main_3
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 607770p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13720
-------------------------------------   ----- 
End-of-path arrival time (ps)           13720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q  macrocell38   1250   1250  595426  RISE       1
\i2c:sda_x_wire\/main_3     macrocell59  12470  13720  607770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 607852p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13638
-------------------------------------   ----- 
End-of-path arrival time (ps)           13638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q              macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell52  12388  13638  607852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:Net_643_3\/main_6
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 607852p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13638
-------------------------------------   ----- 
End-of-path arrival time (ps)           13638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q  macrocell60   1250   1250  598449  RISE       1
\i2c:Net_643_3\/main_6    macrocell58  12388  13638  607852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \i2c:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 608482p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13008
-------------------------------------   ----- 
End-of-path arrival time (ps)           13008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q       macrocell52   1250   1250  597728  RISE       1
\i2c:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell55  11758  13008  608482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:Net_643_3\/main_4
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 608699p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12791
-------------------------------------   ----- 
End-of-path arrival time (ps)           12791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q  macrocell41   1250   1250  597141  RISE       1
\i2c:Net_643_3\/main_4      macrocell58  11541  12791  608699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_6
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 609070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12420
-------------------------------------   ----- 
End-of-path arrival time (ps)           12420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q      macrocell42   1250   1250  596119  RISE       1
\i2c:bI2C_UDB:status_3\/main_6  macrocell43  11170  12420  609070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:Net_643_3\/main_5
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 609121p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12369
-------------------------------------   ----- 
End-of-path arrival time (ps)           12369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q  macrocell42   1250   1250  596119  RISE       1
\i2c:Net_643_3\/main_5      macrocell58  11119  12369  609121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609273p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q       macrocell39   1250   1250  598697  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_2  macrocell41  10967  12217  609273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 609281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12209
-------------------------------------   ----- 
End-of-path arrival time (ps)           12209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_1  macrocell38  10959  12209  609281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 609281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12209
-------------------------------------   ----- 
End-of-path arrival time (ps)           12209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_1  macrocell42  10959  12209  609281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12125
-------------------------------------   ----- 
End-of-path arrival time (ps)           12125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q  macrocell52   1250   1250  597728  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_7  macrocell41  10875  12125  609365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 609367p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12123
-------------------------------------   ----- 
End-of-path arrival time (ps)           12123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q  macrocell52   1250   1250  597728  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_7  macrocell42  10873  12123  609367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 609822p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11668
-------------------------------------   ----- 
End-of-path arrival time (ps)           11668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q       macrocell39   1250   1250  598697  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_2  macrocell42  10418  11668  609822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_5
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 609922p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11568
-------------------------------------   ----- 
End-of-path arrival time (ps)           11568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q      macrocell42   1250   1250  596119  RISE       1
\i2c:bI2C_UDB:status_1\/main_5  macrocell45  10318  11568  609922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610095p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11395
-------------------------------------   ----- 
End-of-path arrival time (ps)           11395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q   macrocell52   1250   1250  597728  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_10  macrocell39  10145  11395  610095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_2
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 610134p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q      macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:status_3\/main_2  macrocell43  10106  11356  610134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:sda_x_wire\/main_4
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 610226p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11264
-------------------------------------   ----- 
End-of-path arrival time (ps)           11264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q  macrocell39   1250   1250  598697  RISE       1
\i2c:sda_x_wire\/main_4     macrocell59  10014  11264  610226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_5
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 610247p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11243
-------------------------------------   ----- 
End-of-path arrival time (ps)           11243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q      macrocell41   1250   1250  597141  RISE       1
\i2c:bI2C_UDB:status_3\/main_5  macrocell43   9993  11243  610247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610697p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10793
-------------------------------------   ----- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q       macrocell42   1250   1250  596119  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_8  macrocell39   9543  10793  610697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_7
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 610723p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10767
-------------------------------------   ----- 
End-of-path arrival time (ps)           10767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q        macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:status_1\/main_7  macrocell45   9517  10767  610723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_6
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 610723p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10767
-------------------------------------   ----- 
End-of-path arrival time (ps)           10767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q        macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:status_0\/main_6  macrocell46   9517  10767  610723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 610731p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10759
-------------------------------------   ----- 
End-of-path arrival time (ps)           10759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q            macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_5  macrocell56   9509  10759  610731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 610892p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q       macrocell39   1250   1250  598697  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_1  macrocell40   9348  10598  610892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611172p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10318
-------------------------------------   ----- 
End-of-path arrival time (ps)           10318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q  macrocell52   1250   1250  597728  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_4  macrocell40   9068  10318  611172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:Net_643_3\/main_1
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 611286p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10204
-------------------------------------   ----- 
End-of-path arrival time (ps)           10204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q  macrocell38   1250   1250  595426  RISE       1
\i2c:Net_643_3\/main_1      macrocell58   8954  10204  611286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_2
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 611445p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10045
-------------------------------------   ----- 
End-of-path arrival time (ps)           10045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q      macrocell39   1250   1250  598697  RISE       1
\i2c:bI2C_UDB:status_2\/main_2  macrocell44   8795  10045  611445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611475p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_0  macrocell40   8765  10015  611475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611535p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q         macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_9  macrocell39   8705   9955  611535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_last_reg\/q
Path End       : \i2c:bI2C_UDB:StsReg\/status_5
Capture Clock  : \i2c:bI2C_UDB:StsReg\/clock
Path slack     : 611683p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12817
-------------------------------------   ----- 
End-of-path arrival time (ps)           12817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_last_reg\/q  macrocell48    1250   1250  599259  RISE       1
\i2c:bI2C_UDB:status_5\/main_1    macrocell10    5328   6578  611683  RISE       1
\i2c:bI2C_UDB:status_5\/q         macrocell10    3350   9928  611683  RISE       1
\i2c:bI2C_UDB:StsReg\/status_5    statusicell3   2889  12817  611683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:StsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_1
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 611729p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9761
-------------------------------------   ---- 
End-of-path arrival time (ps)           9761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q      macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:status_1\/main_1  macrocell45   8511   9761  611729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_2
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 611729p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9761
-------------------------------------   ---- 
End-of-path arrival time (ps)           9761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q      macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:status_0\/main_2  macrocell46   8511   9761  611729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \i2c:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611747p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9743
-------------------------------------   ---- 
End-of-path arrival time (ps)           9743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  599381  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_3             macrocell39     6163   9743  611747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:lost_arb_reg\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611919p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9571
-------------------------------------   ---- 
End-of-path arrival time (ps)           9571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:lost_arb_reg\/q     macrocell53   1250   1250  603756  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_11  macrocell39   8321   9571  611919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \i2c:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612105p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  599381  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_0             macrocell42     5805   9385  612105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9257
-------------------------------------   ---- 
End-of-path arrival time (ps)           9257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_4  macrocell39   8007   9257  612233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_8
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 612603p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q  macrocell52   1250   1250  597728  RISE       1
\i2c:bI2C_UDB:status_1\/main_8   macrocell45   7637   8887  612603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_4
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 612943p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q      macrocell40   1250   1250  598459  RISE       1
\i2c:bI2C_UDB:status_3\/main_4  macrocell43   7297   8547  612943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:Net_643_3\/main_3
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 612963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q  macrocell40   1250   1250  598459  RISE       1
\i2c:Net_643_3\/main_3      macrocell58   7277   8527  612963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613084p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q       macrocell41   1250   1250  597141  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_7  macrocell39   7156   8406  613084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \i2c:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 613118p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8372
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell5   2290   2290  605299  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell52     6082   8372  613118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_3
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 613588p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q      macrocell39   1250   1250  598697  RISE       1
\i2c:bI2C_UDB:status_3\/main_3  macrocell43   6652   7902  613588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:Net_643_3\/main_2
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 613609p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7881
-------------------------------------   ---- 
End-of-path arrival time (ps)           7881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q  macrocell39   1250   1250  598697  RISE       1
\i2c:Net_643_3\/main_2      macrocell58   6631   7881  613609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_4
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 613639p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7851
-------------------------------------   ---- 
End-of-path arrival time (ps)           7851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q      macrocell41   1250   1250  597141  RISE       1
\i2c:bI2C_UDB:status_1\/main_4  macrocell45   6601   7851  613639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_5
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 613639p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7851
-------------------------------------   ---- 
End-of-path arrival time (ps)           7851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q      macrocell41   1250   1250  597141  RISE       1
\i2c:bI2C_UDB:status_0\/main_5  macrocell46   6601   7851  613639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_6
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 613703p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7787
-------------------------------------   ---- 
End-of-path arrival time (ps)           7787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q        macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:status_2\/main_6  macrocell44   6537   7787  613703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 613841p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q       macrocell40   1250   1250  598459  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_2  macrocell38   6399   7649  613841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613841p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q       macrocell40   1250   1250  598459  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_3  macrocell42   6399   7649  613841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613843p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q       macrocell40   1250   1250  598459  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_3  macrocell41   6397   7647  613843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:status_1\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_0
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 613963p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:status_1\/q       macrocell45   1250   1250  613963  RISE       1
\i2c:bI2C_UDB:status_1\/main_0  macrocell45   6277   7527  613963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_last_reg\/q
Path End       : \i2c:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 614026p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7464
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_last_reg\/q        macrocell48   1250   1250  599259  RISE       1
\i2c:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell49   6214   7464  614026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_reg\/q
Path End       : \i2c:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \i2c:bI2C_UDB:Shifter:u0\/clock
Path slack     : 614365p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_reg\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_reg\/q         macrocell37     1250   1250  614365  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/route_si  datapathcell4   5885   7135  614365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_4
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 614528p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q      macrocell41   1250   1250  597141  RISE       1
\i2c:bI2C_UDB:status_2\/main_4  macrocell44   5712   6962  614528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:sda_x_wire\/main_5
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 614545p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q  macrocell40   1250   1250  598459  RISE       1
\i2c:sda_x_wire\/main_5     macrocell59   5695   6945  614545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 614641p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6849
-------------------------------------   ---- 
End-of-path arrival time (ps)           6849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q         macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_3  macrocell40   5599   6849  614641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614659p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q       macrocell39   1250   1250  598697  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_5  macrocell39   5581   6831  614659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614688p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6802
-------------------------------------   ---- 
End-of-path arrival time (ps)           6802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q       macrocell40   1250   1250  598459  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_6  macrocell39   5552   6802  614688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_1
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 614908p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q      macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:status_2\/main_1  macrocell44   5332   6582  614908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \i2c:bI2C_UDB:m_reset\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_reset\/clock_0
Path slack     : 615146p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  615146  RISE       1
\i2c:bI2C_UDB:m_reset\/main_1             macrocell60    5134   6344  615146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \i2c:sda_x_wire\/main_1
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 615174p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  608560  RISE       1
\i2c:sda_x_wire\/main_1                   macrocell59    5106   6316  615174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:Net_643_3\/q
Path End       : \i2c:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \i2c:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 615182p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:Net_643_3\/q                 macrocell58   1250   1250  599551  RISE       1
\i2c:bI2C_UDB:clk_eq_reg\/main_1  macrocell57   5058   6308  615182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \i2c:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615185p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  608560  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_0           macrocell38    5095   6305  615185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \i2c:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 615205p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q            macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/main_1  macrocell53   5035   6285  615205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:sda_x_wire\/main_8
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 615205p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q  macrocell60   1250   1250  598449  RISE       1
\i2c:sda_x_wire\/main_8   macrocell59   5035   6285  615205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615340p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_last2_reg\/q   macrocell49   1250   1250  613433  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_2  macrocell56   4900   6150  615340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_2
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 615367p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q      macrocell39   1250   1250  598697  RISE       1
\i2c:bI2C_UDB:status_1\/main_2  macrocell45   4873   6123  615367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_3\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_3
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 615367p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_3\/q      macrocell39   1250   1250  598697  RISE       1
\i2c:bI2C_UDB:status_0\/main_3  macrocell46   4873   6123  615367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_reg\/q
Path End       : \i2c:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 615435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_reg\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_reg\/q            macrocell47   1250   1250  600108  RISE       1
\i2c:bI2C_UDB:scl_in_last_reg\/main_0  macrocell48   4805   6055  615435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615449p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q       macrocell41   1250   1250  597141  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_3  macrocell38   4791   6041  615449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615449p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q       macrocell41   1250   1250  597141  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_4  macrocell42   4791   6041  615449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_last_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 615508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_last_reg\/q    macrocell50   1250   1250  614715  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_3  macrocell56   4732   5982  615508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \i2c:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 615613p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  599381  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_0             macrocell41     2297   5877  615613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:status_1\/main_3
Capture Clock  : \i2c:bI2C_UDB:status_1\/clock_0
Path slack     : 615759p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q      macrocell40   1250   1250  598459  RISE       1
\i2c:bI2C_UDB:status_1\/main_3  macrocell45   4481   5731  615759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_4
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 615759p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q      macrocell40   1250   1250  598459  RISE       1
\i2c:bI2C_UDB:status_0\/main_4  macrocell46   4481   5731  615759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_3
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 615824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5666
-------------------------------------   ---- 
End-of-path arrival time (ps)           5666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q      macrocell40   1250   1250  598459  RISE       1
\i2c:bI2C_UDB:status_2\/main_3  macrocell44   4416   5666  615824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:sda_x_wire\/main_6
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 616023p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q  macrocell41   1250   1250  597141  RISE       1
\i2c:sda_x_wire\/main_6     macrocell59   4217   5467  616023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:lost_arb_reg\/q
Path End       : \i2c:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \i2c:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 616032p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:lost_arb_reg\/q       macrocell53   1250   1250  603756  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/main_2  macrocell53   4208   5458  616032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:lost_arb_reg\/q
Path End       : \i2c:sda_x_wire\/main_9
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 616032p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:lost_arb_reg\/q  macrocell53   1250   1250  603756  RISE       1
\i2c:sda_x_wire\/main_9        macrocell59   4208   5458  616032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_last_reg\/q
Path End       : \i2c:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 616070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_last_reg\/q        macrocell50   1250   1250  614715  RISE       1
\i2c:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell51   4170   5420  616070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:status_2\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_0
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 616144p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:status_2\/q       macrocell44   1250   1250  616144  RISE       1
\i2c:bI2C_UDB:status_2\/main_0  macrocell44   4096   5346  616144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616236p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q         macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_6  macrocell41   4004   5254  616236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616236p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q         macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_5  macrocell38   4004   5254  616236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616236p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q         macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_6  macrocell42   4004   5254  616236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:status_2\/main_5
Capture Clock  : \i2c:bI2C_UDB:status_2\/clock_0
Path slack     : 616252p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q      macrocell42   1250   1250  596119  RISE       1
\i2c:bI2C_UDB:status_2\/main_5  macrocell44   3988   5238  616252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_2\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616354p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_reg\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_reg\/q         macrocell47   1250   1250  600108  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_0  macrocell56   3886   5136  616354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_1\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616435p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_1\/q       macrocell41   1250   1250  597141  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_4  macrocell41   3805   5055  616435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:status_0\/q
Path End       : \i2c:bI2C_UDB:status_0\/main_0
Capture Clock  : \i2c:bI2C_UDB:status_0\/clock_0
Path slack     : 616491p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:status_0\/q       macrocell46   1250   1250  616491  RISE       1
\i2c:bI2C_UDB:status_0\/main_0  macrocell46   3749   4999  616491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_0\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_2\/q
Path End       : \i2c:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \i2c:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616655p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_2\/q       macrocell40   1250   1250  598459  RISE       1
\i2c:bI2C_UDB:m_state_2\/main_2  macrocell40   3585   4835  616655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \i2c:sda_x_wire\/main_2
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 616666p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:Shifter:u0\/so_comb  datapathcell4   2520   2520  616666  RISE       1
\i2c:sda_x_wire\/main_2            macrocell59     2304   4824  616666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:status_3\/q
Path End       : \i2c:bI2C_UDB:status_3\/main_0
Capture Clock  : \i2c:bI2C_UDB:status_3\/clock_0
Path slack     : 617037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:status_3\/q       macrocell43   1250   1250  617037  RISE       1
\i2c:bI2C_UDB:status_3\/main_0  macrocell43   3203   4453  617037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:status_3\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \i2c:bI2C_UDB:m_state_4\/clock_0
Path slack     : 617154p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q       macrocell42   1250   1250  596119  RISE       1
\i2c:bI2C_UDB:m_state_4\/main_4  macrocell38   3086   4336  617154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \i2c:bI2C_UDB:m_state_0\/clock_0
Path slack     : 617154p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q       macrocell42   1250   1250  596119  RISE       1
\i2c:bI2C_UDB:m_state_0\/main_5  macrocell42   3086   4336  617154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:sda_x_wire\/main_7
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 617159p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q  macrocell42   1250   1250  596119  RISE       1
\i2c:sda_x_wire\/main_7     macrocell59   3081   4331  617159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \i2c:Net_643_3\/main_7
Capture Clock  : \i2c:Net_643_3\/clock_0
Path slack     : 617165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc1_reg\/q  macrocell52   1250   1250  597728  RISE       1
\i2c:Net_643_3\/main_7           macrocell58   3075   4325  617165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:Net_643_3\/clock_0                                    macrocell58         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_0\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617284p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_0\/q       macrocell42   1250   1250  596119  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_5  macrocell41   2956   4206  617284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:scl_in_last_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617313p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:scl_in_last_reg\/q    macrocell48   1250   1250  599259  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_1  macrocell56   2927   4177  617313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \i2c:sda_x_wire\/main_10
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 617394p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           4096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:clkgen_tc2_reg\/q  macrocell55   1250   1250  617394  RISE       1
\i2c:sda_x_wire\/main_10         macrocell59   2846   4096  617394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617633p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_last2_reg\/q   macrocell51   1250   1250  613627  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_4  macrocell56   2607   3857  617633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \i2c:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617644p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  606093  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_0           macrocell39    2636   3846  617644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_state_4\/q
Path End       : \i2c:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617925p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_4\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_state_4\/q       macrocell38   1250   1250  595426  RISE       1
\i2c:bI2C_UDB:m_state_1\/main_1  macrocell41   2315   3565  617925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \i2c:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617938p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  608388  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_1           macrocell39    2342   3552  617938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:bus_busy_reg\/q
Path End       : \i2c:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \i2c:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617939p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:bus_busy_reg\/q       macrocell56   1250   1250  617939  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/main_6  macrocell56   2301   3551  617939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:sda_x_wire\/q
Path End       : \i2c:sda_x_wire\/main_0
Capture Clock  : \i2c:sda_x_wire\/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\i2c:sda_x_wire\/q       macrocell59   1250   1250  617947  RISE       1
\i2c:sda_x_wire\/main_0  macrocell59   2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:sda_x_wire\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:sda_in_reg\/q
Path End       : \i2c:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 617952p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_reg\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:sda_in_reg\/q            macrocell37   1250   1250  614365  RISE       1
\i2c:bI2C_UDB:sda_in_last_reg\/main_0  macrocell50   2288   3538  617952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \i2c:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \i2c:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617965p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3525
-------------------------------------   ---- 
End-of-path arrival time (ps)           3525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  608578  RISE       1
\i2c:bI2C_UDB:m_state_3\/main_2           macrocell39    2315   3525  617965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_state_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \i2c:bI2C_UDB:m_reset\/q
Path End       : \i2c:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \i2c:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 618002p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (i2c_IntClock:R#1 vs. i2c_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:m_reset\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\i2c:bI2C_UDB:m_reset\/q              macrocell60   1250   1250  598449  RISE       1
\i2c:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell55   2238   3488  618002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\i2c:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13008529p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32637
-------------------------------------   ----- 
End-of-path arrival time (ps)           32637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                        macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3  11330  12580  13008529  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  21160  13008529  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell8      2241  23401  13008529  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell8      3350  26751  13008529  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    5886  32637  13008529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13009144p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32023
-------------------------------------   ----- 
End-of-path arrival time (ps)           32023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   9676  10926  13009144  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  16116  13009144  RISE       1
\UART:BUART:tx_status_0\/main_2              macrocell4      7107  23223  13009144  RISE       1
\UART:BUART:tx_status_0\/q                   macrocell4      3350  26573  13009144  RISE       1
\UART:BUART:sTX:TxSts\/status_0              statusicell1    5450  32023  13009144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13009293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26184
-------------------------------------   ----- 
End-of-path arrival time (ps)           26184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                       macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   9676  10926  13009144  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  16116  13009144  RISE       1
\UART:BUART:counter_load_not\/main_2           macrocell3      3855  19970  13009293  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  23320  13009293  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2864  26184  13009293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13012594p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23062
-------------------------------------   ----- 
End-of-path arrival time (ps)           23062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   9676  10926  13009144  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  16116  13009144  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6947  23062  13012594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13013096p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25060
-------------------------------------   ----- 
End-of-path arrival time (ps)           25060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   9676  10926  13009144  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  16116  13013096  RISE       1
\UART:BUART:txn\/main_6                      macrocell18     8945  25060  13013096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13013854p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24303
-------------------------------------   ----- 
End-of-path arrival time (ps)           24303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   9676  10926  13009144  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  16116  13013096  RISE       1
\UART:BUART:tx_state_2\/main_5               macrocell21     8187  24303  13013854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13014178p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23978
-------------------------------------   ----- 
End-of-path arrival time (ps)           23978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   9676  10926  13009144  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  16116  13009144  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell22     7863  23978  13014178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13014920p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23236
-------------------------------------   ----- 
End-of-path arrival time (ps)           23236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   9676  10926  13009144  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  16116  13009144  RISE       1
\UART:BUART:tx_state_2\/main_3               macrocell21     7121  23236  13014920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13014934p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23223
-------------------------------------   ----- 
End-of-path arrival time (ps)           23223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   9676  10926  13009144  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  16116  13009144  RISE       1
\UART:BUART:tx_state_0\/main_3               macrocell20     7107  23223  13014934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13015651p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22506
-------------------------------------   ----- 
End-of-path arrival time (ps)           22506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   9676  10926  13009144  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  16116  13013096  RISE       1
\UART:BUART:tx_state_1\/main_5               macrocell19     6390  22506  13015651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13016827p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19480
-------------------------------------   ----- 
End-of-path arrival time (ps)           19480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell25   1250   1250  13016827  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell6    8609   9859  13016827  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell6    3350  13209  13016827  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    6271  19480  13016827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13017665p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20492
-------------------------------------   ----- 
End-of-path arrival time (ps)           20492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                        macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   5790   7040  13011875  RISE       1
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  15620  13011875  RISE       1
\UART:BUART:tx_state_0\/main_4                  macrocell20     4872  20492  13017665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13018186p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19970
-------------------------------------   ----- 
End-of-path arrival time (ps)           19970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                     macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   9676  10926  13009144  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  16116  13009144  RISE       1
\UART:BUART:tx_state_1\/main_3               macrocell19     3855  19970  13018186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13018859p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19297
-------------------------------------   ----- 
End-of-path arrival time (ps)           19297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q               macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:TxShifter:u0\/reset    datapathcell1   5790   7040  13011875  RISE       1
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   9370  16410  13018859  RISE       1
\UART:BUART:txn\/main_4                macrocell18     2888  19297  13018859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/reset
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13020267p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -8820
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13032847

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12580
-------------------------------------   ----- 
End-of-path arrival time (ps)           12580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q             macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sRX:RxShifter:u0\/reset  datapathcell3  11330  12580  13020267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13021038p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17118
-------------------------------------   ----- 
End-of-path arrival time (ps)           17118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q         macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell34  15868  17118  13021038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13021043p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17113
-------------------------------------   ----- 
End-of-path arrival time (ps)           17113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell20  15863  17113  13021043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021871p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -8870
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13032797

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                   macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset  datapathcell2   9676  10926  13021871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_6
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13024144p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14013
-------------------------------------   ----- 
End-of-path arrival time (ps)           14013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  13024144  RISE       1
\UART:BUART:tx_state_2\/main_6  macrocell21  12763  14013  13024144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_6
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13024151p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14006
-------------------------------------   ----- 
End-of-path arrival time (ps)           14006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  13024144  RISE       1
\UART:BUART:tx_state_0\/main_6  macrocell20  12756  14006  13024151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13024848p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13309
-------------------------------------   ----- 
End-of-path arrival time (ps)           13309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell19  12059  13309  13024848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13024860p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13297
-------------------------------------   ----- 
End-of-path arrival time (ps)           13297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell25  12047  13297  13024860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13024973p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13184
-------------------------------------   ----- 
End-of-path arrival time (ps)           13184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell21  11934  13184  13024973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025011p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q                macrocell24     1250   1250  13021316  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   9396  10646  13025011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13025471p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12686
-------------------------------------   ----- 
End-of-path arrival time (ps)           12686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell19   1250   1250  13021123  RISE       1
\UART:BUART:txn\/main_2    macrocell18  11436  12686  13025471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13025951p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9706
-------------------------------------   ---- 
End-of-path arrival time (ps)           9706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell19     1250   1250  13021123  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   8456   9706  13025951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/reset
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13026007p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -8620
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13033047

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q             macrocell17     1250   1250  13008529  RISE       1
\UART:BUART:sTX:TxShifter:u0\/reset  datapathcell1   5790   7040  13026007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13026052p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12105
-------------------------------------   ----- 
End-of-path arrival time (ps)           12105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q         macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:pollcount_1\/main_0  macrocell31  10855  12105  13026052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13026052p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12105
-------------------------------------   ----- 
End-of-path arrival time (ps)           12105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q         macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:pollcount_0\/main_0  macrocell32  10855  12105  13026052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13026182p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11974
-------------------------------------   ----- 
End-of-path arrival time (ps)           11974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell25   1250   1250  13016827  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell34  10724  11974  13026182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13026194p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11962
-------------------------------------   ----- 
End-of-path arrival time (ps)           11962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell25   1250   1250  13016827  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell30  10712  11962  13026194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13026452p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell19   1250   1250  13021123  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell22  10455  11705  13026452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13026480p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11676
-------------------------------------   ----- 
End-of-path arrival time (ps)           11676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q          macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell26  10426  11676  13026480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13026904p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  13021123  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell21  10003  11253  13026904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13026913p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11244
-------------------------------------   ----- 
End-of-path arrival time (ps)           11244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  13021123  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell20   9994  11244  13026913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13026990p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell24   1250   1250  13021316  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell25   9917  11167  13026990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_6
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13027232p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10925
-------------------------------------   ----- 
End-of-path arrival time (ps)           10925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell22   1250   1250  13024144  RISE       1
\UART:BUART:tx_state_1\/main_6  macrocell19   9675  10925  13027232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027348p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8308
-------------------------------------   ---- 
End-of-path arrival time (ps)           8308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell20     1250   1250  13020075  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   7058   8308  13027348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13027374p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell31   1250   1250  13025705  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell34   9532  10782  13027374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13027463p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell28   1250   1250  13017066  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell25   9444  10694  13027463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13027494p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10663
-------------------------------------   ----- 
End-of-path arrival time (ps)           10663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell28   1250   1250  13017066  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell34   9413  10663  13027494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13027502p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10655
-------------------------------------   ----- 
End-of-path arrival time (ps)           10655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell28   1250   1250  13017066  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell30   9405  10655  13027502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13027716p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10441
-------------------------------------   ----- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:rx_state_2\/main_0  macrocell28   9191  10441  13027716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 13027716p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10441
-------------------------------------   ----- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q     macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:rx_last\/main_0  macrocell36   9191  10441  13027716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell36         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13027729p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10427
-------------------------------------   ----- 
End-of-path arrival time (ps)           10427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13027729  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell34   9177  10427  13027729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13027730p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10427
-------------------------------------   ----- 
End-of-path arrival time (ps)           10427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:rx_state_3\/main_0  macrocell27   9177  10427  13027730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13028029p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10127
-------------------------------------   ----- 
End-of-path arrival time (ps)           10127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell27   1250   1250  13017617  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell34   8877  10127  13028029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028036p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10120
-------------------------------------   ----- 
End-of-path arrival time (ps)           10120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell27   1250   1250  13017617  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell30   8870  10120  13028036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13028072p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10084
-------------------------------------   ----- 
End-of-path arrival time (ps)           10084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell20   1250   1250  13020075  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell22   8834  10084  13028072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13028086p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell20   1250   1250  13020075  RISE       1
\UART:BUART:txn\/main_3    macrocell18   8821  10071  13028086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13028318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9839
-------------------------------------   ---- 
End-of-path arrival time (ps)           9839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell28   1250   1250  13017066  RISE       1
\UART:BUART:rx_state_3\/main_5  macrocell27   8589   9839  13028318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13028328p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9829
-------------------------------------   ---- 
End-of-path arrival time (ps)           9829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell28   1250   1250  13017066  RISE       1
\UART:BUART:rx_load_fifo\/main_5  macrocell26   8579   9829  13028328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13028450p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9706
-------------------------------------   ---- 
End-of-path arrival time (ps)           9706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell28   1250   1250  13017066  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell28   8456   9706  13028450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13028702p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9455
-------------------------------------   ---- 
End-of-path arrival time (ps)           9455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell21   1250   1250  13020272  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell22   8205   9455  13028702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13028715p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9442
-------------------------------------   ---- 
End-of-path arrival time (ps)           9442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell21   1250   1250  13020272  RISE       1
\UART:BUART:txn\/main_5    macrocell18   8192   9442  13028715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13028888p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9269
-------------------------------------   ---- 
End-of-path arrival time (ps)           9269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13027729  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell25   8019   9269  13028888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13028969p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  13020075  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell19   7938   9188  13028969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxSts\/reset
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13029087p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12580
-------------------------------------   ----- 
End-of-path arrival time (ps)           12580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q      macrocell17    1250   1250  13008529  RISE       1
\UART:BUART:sRX:RxSts\/reset  statusicell2  11330  12580  13029087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13029166p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  13020272  RISE       1
\UART:BUART:tx_state_1\/main_4  macrocell19   7741   8991  13029166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13029231p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8926
-------------------------------------   ---- 
End-of-path arrival time (ps)           8926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell24   1250   1250  13021316  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell27   7676   8926  13029231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13029253p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8904
-------------------------------------   ---- 
End-of-path arrival time (ps)           8904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell24   1250   1250  13021316  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell28   7654   8904  13029253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8777
-------------------------------------   ---- 
End-of-path arrival time (ps)           8777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q         macrocell24   1250   1250  13021316  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell26   7527   8777  13029380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029454p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell29     1250   1250  13027729  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4953   6203  13029454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13029456p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8701
-------------------------------------   ---- 
End-of-path arrival time (ps)           8701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell27   1250   1250  13017617  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell25   7451   8701  13029456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029769p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8388
-------------------------------------   ---- 
End-of-path arrival time (ps)           8388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell29   1250   1250  13027729  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell26   7138   8388  13029769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13029777p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8379
-------------------------------------   ---- 
End-of-path arrival time (ps)           8379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13027729  RISE       1
\UART:BUART:rx_state_3\/main_3   macrocell27   7129   8379  13029777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13029811p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8345
-------------------------------------   ---- 
End-of-path arrival time (ps)           8345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell25   1250   1250  13016827  RISE       1
\UART:BUART:rx_state_0\/main_2  macrocell25   7095   8345  13029811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/reset
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13030032p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           11635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q             macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:sRX:RxBitCounter\/reset  count7cell   10385  11635  13030032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_8
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13030289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell32   1250   1250  13027636  RISE       1
\UART:BUART:rx_status_3\/main_8  macrocell34   6618   7868  13030289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13030339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell27   1250   1250  13017617  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell28   6567   7817  13030339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030343p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell27   1250   1250  13017617  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell26   6564   7814  13030343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13030358p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell27   1250   1250  13017617  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell27   6548   7798  13030358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:sTX:TxSts\/reset
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13030420p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11247
-------------------------------------   ----- 
End-of-path arrival time (ps)           11247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q      macrocell17    1250   1250  13008529  RISE       1
\UART:BUART:sTX:TxSts\/reset  statusicell1   9997  11247  13030420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_address_detected\/main_0
Capture Clock  : \UART:BUART:rx_address_detected\/clock_0
Path slack     : 13030438p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7719
-------------------------------------   ---- 
End-of-path arrival time (ps)           7719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q                 macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:rx_address_detected\/main_0  macrocell35   6469   7719  13030438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030458p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q               macrocell24   1250   1250  13021316  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell30   6449   7699  13030458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13030534p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7622
-------------------------------------   ---- 
End-of-path arrival time (ps)           7622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  13020075  RISE       1
\UART:BUART:tx_state_0\/main_2  macrocell20   6372   7622  13030534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030680p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell25   1250   1250  13016827  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell26   6227   7477  13030680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13030864p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  13020272  RISE       1
\UART:BUART:tx_state_2\/main_4  macrocell21   6042   7292  13030864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13030874p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7283
-------------------------------------   ---- 
End-of-path arrival time (ps)           7283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell21   1250   1250  13020272  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell20   6033   7283  13030874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13030987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7169
-------------------------------------   ---- 
End-of-path arrival time (ps)           7169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q        macrocell24   1250   1250  13021316  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell34   5919   7169  13030987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13031245p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell31   1250   1250  13025705  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell25   5662   6912  13031245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:rx_state_1\/main_0
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 13031370p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6787
-------------------------------------   ---- 
End-of-path arrival time (ps)           6787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q        macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:rx_state_1\/main_0  macrocell24   5537   6787  13031370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031863p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell25     1250   1250  13016827  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2544   3794  13031863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032024p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032024  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell25   4193   6133  13032024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell25   1250   1250  13016827  RISE       1
\UART:BUART:rx_state_3\/main_2  macrocell27   4738   5988  13032169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032188p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell25   1250   1250  13016827  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell28   4719   5969  13032188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032337p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032337  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell25   3879   5819  13032337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032370p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032370  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell25   3847   5787  13032370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13032782p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q  macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:txn\/main_0   macrocell18   4125   5375  13032782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:reset_reg\/q
Path End       : \UART:BUART:tx_mark\/main_0
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13032795p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:reset_reg\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:reset_reg\/q     macrocell17   1250   1250  13008529  RISE       1
\UART:BUART:tx_mark\/main_0  macrocell23   4112   5362  13032795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032826p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell29   1250   1250  13027729  RISE       1
\UART:BUART:rx_state_2\/main_3   macrocell28   4081   5331  13032826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13032843p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032843  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell31   3373   5313  13032843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13032843p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032843  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell32   3373   5313  13032843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032885p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032024  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell28   3332   5272  13032885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032890p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032024  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell26   3326   5266  13032890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032908p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032024  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell27   3309   5249  13032908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13033015p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033015  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell31   3202   5142  13033015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13033015p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033015  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell32   3202   5142  13033015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033069p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032337  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell26   3148   5088  13033069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033079p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032337  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell27   3138   5078  13033079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033083p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell20   1250   1250  13020075  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell21   3823   5073  13033083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033099p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032370  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell28   3118   5058  13033099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_8
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033113p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032370  RISE       1
\UART:BUART:rx_state_3\/main_8         macrocell27   3104   5044  13033113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13033115p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell31   1250   1250  13025705  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell31   3792   5042  13033115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_11
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033176p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell32   1250   1250  13027636  RISE       1
\UART:BUART:rx_state_0\/main_11  macrocell25   3731   4981  13033176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13033188p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell32   1250   1250  13027636  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell31   3719   4969  13033188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13033188p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell32   1250   1250  13027636  RISE       1
\UART:BUART:pollcount_0\/main_4  macrocell32   3719   4969  13033188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033213p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032337  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell28   3004   4944  13033213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033252p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032370  RISE       1
\UART:BUART:rx_load_fifo\/main_8       macrocell26   2965   4905  13033252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_7
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033506p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell22   1250   1250  13024144  RISE       1
\UART:BUART:txn\/main_7   macrocell18   3401   4651  13033506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033585p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032843  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell29   2631   4571  13033585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13033893p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell34    1250   1250  13033893  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   6023   7273  13033893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033909p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033015  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell29   2307   4247  13033909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033918p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033918  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell29   2298   4238  13033918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034237p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell26     1250   1250  13027615  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3050   4300  13034237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell18   1250   1250  13034287  RISE       1
\UART:BUART:txn\/main_1  macrocell18   2620   3870  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034365p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell19   1250   1250  13021123  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell19   2541   3791  13034365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_mark\/q
Path End       : \UART:BUART:tx_mark\/main_1
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13034597p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_mark\/q       macrocell23   1250   1250  13034597  RISE       1
\UART:BUART:tx_mark\/main_1  macrocell23   2310   3560  13034597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_address_detected\/main_1
Capture Clock  : \UART:BUART:rx_address_detected\/clock_0
Path slack     : 13034602p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_address_detected\/q       macrocell35   1250   1250  13034602  RISE       1
\UART:BUART:rx_address_detected\/main_1  macrocell35   2304   3554  13034602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_1\/main_1
Capture Clock  : \UART:BUART:rx_state_1\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell24   1250   1250  13021316  RISE       1
\UART:BUART:rx_state_1\/main_1  macrocell24   2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13034608p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q           macrocell36   1250   1250  13034608  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell28   2299   3549  13034608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell28         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

