// Seed: 1508304269
module module_0 (
    input tri id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    output supply1 id_6
);
  wire id_8;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output tri id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6
);
  wire id_8;
  tranif0 (~id_6, id_5, id_0, 1'b0, 1);
  assign id_4 = 1;
  wire id_9;
  wire id_10;
  module_0(
      id_6, id_5, id_5, id_6, id_5, id_5, id_1
  );
endmodule
