// Seed: 833183327
module module_0;
  logic id_1 = id_1;
  assign module_1.id_6 = 0;
  tri1 id_2;
  assign id_2 = id_2;
  assign id_2 = 1;
  assign id_1 = 1'b0;
  wire id_3 = id_3;
endmodule
module module_1 (
    input supply0 id_0
    , id_9,
    output wand id_1,
    input tri id_2,
    input wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7
);
  assign id_4 = 1;
  module_0 modCall_1 ();
  id_10(
      id_5, 1, -1, ""
  );
endmodule
