

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:54:59 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        histogram
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |        |           |           |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+
    |+ main                            |  Timing|  -1.26|    21024|  1.051e+05|         -|    21025|     -|        no|  9 (3%)|  3 (1%)|  1698 (1%)|  1955 (3%)|    -|
    | + main_Pipeline_VITIS_LOOP_16_1  |  Timing|  -1.26|     1002|  5.010e+03|         -|     1002|     -|        no|       -|       -|   23 (~0%)|   64 (~0%)|    -|
    |  o VITIS_LOOP_16_1               |       -|   3.65|     1000|  5.000e+03|         2|        1|  1000|       yes|       -|       -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_14_1  |  Timing|  -1.26|    19009|  9.504e+04|         -|    19009|     -|        no|       -|  3 (1%)|  1372 (1%)|  1381 (2%)|    -|
    |  o VITIS_LOOP_14_1               |      II|   3.65|    19007|  9.504e+04|        27|       19|  1000|       yes|       -|       -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_26_2  |  Timing|  -1.26|     1007|  5.035e+03|         -|     1007|     -|        no|       -|       -|  293 (~0%)|  257 (~0%)|    -|
    |  o VITIS_LOOP_26_2               |       -|   3.65|     1005|  5.025e+03|         7|        1|  1000|       yes|       -|       -|          -|          -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+----------+------+---------+---------+
| + main                                | 3   |        |          |      |         |         |
|  + main_Pipeline_VITIS_LOOP_16_1      | 0   |        |          |      |         |         |
|    add_ln16_fu_95_p2                  |     |        | add_ln16 | add  | fabric  | 0       |
|  + main_Pipeline_VITIS_LOOP_14_1      | 3   |        |          |      |         |         |
|    add_ln14_fu_110_p2                 |     |        | add_ln14 | add  | fabric  | 0       |
|    dadd_64ns_64ns_64_16_full_dsp_1_U4 | 3   |        | add_i_i  | dadd | fulldsp | 15      |
|  + main_Pipeline_VITIS_LOOP_26_2      | 0   |        |          |      |         |         |
|    add_ln26_fu_96_p2                  |     |        | add_ln26 | add  | fabric  | 0       |
|    t_1_fu_157_p2                      |     |        | t_1      | add  | fabric  | 0       |
+---------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Storage Report
================================================================
+----------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name     | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|          |              |      |      |      |        |          |      |         | Banks            |
+----------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + main   |              |      | 9    | 0    |        |          |      |         |                  |
|   f_U    | ram_1p array |      | 1    |      |        | f        | auto | 1       | 10, 1000, 1      |
|   w_U    | ram_1p array |      | 4    |      |        | w        | auto | 1       | 64, 1000, 1      |
|   hist_U | ram_1p array |      | 4    |      |        | hist     | auto | 1       | 64, 1000, 1      |
+----------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

