Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 16 16:37:39 2022
| Host         : Raghvendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: swervolf/keyboard_module/PS2Receiver/debounce/O0_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: swervolf/keyboard_module/PS2Receiver/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.226       -0.772                      7                56568        0.053        0.000                      0                56568        0.264        0.000                       0                 20024  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clkout0              {0.000 2.500}        5.000           200.000         
  clkout1              {0.000 5.000}        10.000          100.000         
    clk_core           {0.000 10.000}       20.000          50.000          
    clkfb              {0.000 5.000}        10.000          100.000         
  clkout2              {0.000 2.500}        5.000           200.000         
  clkout3              {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb  {0.000 5.000}        10.000          100.000         
tck_dmi                {0.000 50.000}       100.000         10.000          
tck_dtmcs              {0.000 50.000}       100.000         10.000          
tck_idcode             {0.000 50.000}       100.000         10.000          
vga_clk/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_31_5_clk_wiz_0   {0.000 15.873}       31.746          31.500          
  clkfbout_clk_wiz_0   {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  8.732        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                     9  
  clkout0                    1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                    0.495        0.000                      0                 8723        0.061        0.000                      0                 8723        3.000        0.000                       0                  3189  
    clk_core                -0.226       -0.772                      7                31796        0.060        0.000                      0                31796        8.750        0.000                       0                 16571  
    clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
tck_dmi                     98.648        0.000                      0                   31        0.162        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                   98.060        0.000                      0                   81        0.117        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                  98.906        0.000                      0                    1        0.265        0.000                      0                    1       49.500        0.000                       0                     1  
vga_clk/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_31_5_clk_wiz_0        24.330        0.000                      0                   86        0.251        0.000                      0                   86       15.373        0.000                       0                    41  
  clkfbout_clk_wiz_0                                                                                                                                                    37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             3.921        0.000                      0                  155        1.047        0.000                      0                  155  
clkout1       clk_core            4.251        0.000                      0                   91        0.053        0.000                      0                   91  
tck_dtmcs     clk_core           14.289        0.000                      0                    2        1.303        0.000                      0                    2  
clk_core      tck_dtmcs          10.862        0.000                      0                   32        1.617        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 5.538        0.000                      0                15481        0.593        0.000                      0                15481  
**async_default**  clkout1            clkout1                  3.110        0.000                      0                  326        0.553        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.285%)  route 0.626ns (54.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.638     3.120    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y146        FDRE (Prop_fdre_C_Q)         0.518     3.638 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.626     4.263    ddr2/ldc/subfragments_reset0
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.398    12.809    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.289    13.098    
                         clock uncertainty           -0.035    13.062    
    SLICE_X89Y146        FDRE (Setup_fdre_C_D)       -0.067    12.995    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                          -4.263    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.791ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.638     3.120    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.657     4.232    ddr2/ldc/subfragments_reset2
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.398    12.809    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.311    13.120    
                         clock uncertainty           -0.035    13.084    
    SLICE_X89Y146        FDRE (Setup_fdre_C_D)       -0.061    13.023    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         13.023    
                         arrival time                          -4.232    
  -------------------------------------------------------------------
                         slack                                  8.791    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.776%)  route 0.610ns (57.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.638     3.120    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.610     4.186    ddr2/ldc/subfragments_reset3
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.398    12.809    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.311    13.120    
                         clock uncertainty           -0.035    13.084    
    SLICE_X89Y146        FDRE (Setup_fdre_C_D)       -0.058    13.026    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.638     3.120    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y146        FDRE (Prop_fdre_C_Q)         0.478     3.598 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.382     3.980    ddr2/ldc/subfragments_reset5
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.398    12.809    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.311    13.120    
                         clock uncertainty           -0.035    13.084    
    SLICE_X88Y146        FDRE (Setup_fdre_C_D)       -0.216    12.868    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.638     3.120    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y146        FDRE (Prop_fdre_C_Q)         0.518     3.638 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.519     4.157    ddr2/ldc/subfragments_reset6
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.398    12.809    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.311    13.120    
                         clock uncertainty           -0.035    13.084    
    SLICE_X88Y146        FDRE (Setup_fdre_C_D)       -0.028    13.056    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         13.056    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.638     3.120    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     4.096    ddr2/ldc/subfragments_reset1
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.398    12.809    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.311    13.120    
                         clock uncertainty           -0.035    13.084    
    SLICE_X89Y146        FDRE (Setup_fdre_C_D)       -0.081    13.003    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.638     3.120    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.456     3.576 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.332     3.908    ddr2/ldc/subfragments_reset4
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.398    12.809    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.289    13.098    
                         clock uncertainty           -0.035    13.062    
    SLICE_X88Y146        FDRE (Setup_fdre_C_D)       -0.016    13.046    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -3.908    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.675     0.924    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.112     1.177    ddr2/ldc/subfragments_reset4
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.791     1.228    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.291     0.937    
    SLICE_X88Y146        FDRE (Hold_fdre_C_D)         0.060     0.997    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.675     0.924    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.236    ddr2/ldc/subfragments_reset1
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.791     1.228    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.304     0.924    
    SLICE_X89Y146        FDRE (Hold_fdre_C_D)         0.066     0.990    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.675     0.924    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y146        FDRE (Prop_fdre_C_Q)         0.148     1.072 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.119     1.192    ddr2/ldc/subfragments_reset5
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.791     1.228    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.304     0.924    
    SLICE_X88Y146        FDRE (Hold_fdre_C_D)        -0.001     0.923    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.675     0.924    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.201     1.266    ddr2/ldc/subfragments_reset3
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.791     1.228    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.304     0.924    
    SLICE_X89Y146        FDRE (Hold_fdre_C_D)         0.072     0.996    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.675     0.924    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y146        FDRE (Prop_fdre_C_Q)         0.164     1.088 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.170     1.259    ddr2/ldc/subfragments_reset6
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.791     1.228    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.304     0.924    
    SLICE_X88Y146        FDRE (Hold_fdre_C_D)         0.063     0.987    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.284%)  route 0.224ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.675     0.924    ddr2/ldc/clk
    SLICE_X88Y146        FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y146        FDRE (Prop_fdre_C_Q)         0.164     1.088 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.224     1.312    ddr2/ldc/subfragments_reset0
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.791     1.228    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.291     0.937    
    SLICE_X89Y146        FDRE (Hold_fdre_C_D)         0.070     1.007    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.130%)  route 0.327ns (69.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.675     0.924    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.327     1.392    ddr2/ldc/subfragments_reset2
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.791     1.228    ddr2/ldc/clk
    SLICE_X89Y146        FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.304     0.924    
    SLICE_X89Y146        FDRE (Hold_fdre_C_D)         0.070     0.994    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y146   ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y146   ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y146   ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y146   ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X89Y146   ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y146   ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y146   ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X88Y146   ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y146   ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y146   ddr2/ldc/FD/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_1/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_2/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_3/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y146   ddr2/ldc/FD/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X88Y146   ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_1/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_2/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_3/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X89Y146   ddr2/ldc/FD_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.998ns
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDPE (Prop_fdpe_C_Q)         0.456     6.803 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190     6.993    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     4.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     6.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.597     7.998    ddr2/ldc/iodelay_clk
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.349     8.347    
                         clock uncertainty           -0.053     8.294    
    SLICE_X89Y73         FDPE (Setup_fdpe_C_D)       -0.047     8.247    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.745    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.123    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.745    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.123    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.745    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.123    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.518     6.863 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.745    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.124     7.869 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.058    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_CE)      -0.169    11.123    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.123    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.773ns (40.923%)  route 1.116ns (59.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.823 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116     7.939    ddr2/ldc/reset_counter[1]
    SLICE_X88Y74         LUT3 (Prop_lut3_I0_O)        0.295     8.234 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.234    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.081    11.373    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.795ns (41.430%)  route 1.124ns (58.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.823 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.124     7.947    ddr2/ldc/reset_counter[1]
    SLICE_X88Y74         LUT2 (Prop_lut2_I1_O)        0.317     8.264 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.264    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.118    11.410    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.801ns (41.786%)  route 1.116ns (58.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.823 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116     7.939    ddr2/ldc/reset_counter[1]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.323     8.262 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.262    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.349    11.345    
                         clock uncertainty           -0.053    11.292    
    SLICE_X88Y74         FDSE (Setup_fdse_C_D)        0.118    11.410    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.773ns (45.472%)  route 0.927ns (54.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.712     6.345    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.478     6.823 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.927     7.750    ddr2/ldc/reset_counter[1]
    SLICE_X89Y74         LUT6 (Prop_lut6_I0_O)        0.295     8.045 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.045    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.327    11.323    
                         clock uncertainty           -0.053    11.270    
    SLICE_X89Y74         FDRE (Setup_fdre_C_D)        0.029    11.299    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.331%)  route 0.352ns (45.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns = ( 10.996 - 5.000 ) 
    Source Clock Delay      (SCD):    6.347ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.714     6.347    ddr2/ldc/iodelay_clk
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDPE (Prop_fdpe_C_Q)         0.419     6.766 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.352     7.118    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     7.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.595    10.996    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.327    11.323    
                         clock uncertainty           -0.053    11.270    
    SLICE_X88Y74         FDSE (Setup_fdse_C_S)       -0.699    10.571    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.571    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                  3.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDPE (Prop_fdpe_C_Q)         0.141     2.015 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     2.071    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.864     2.424    ddr2/ldc/iodelay_clk
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.549     1.874    
    SLICE_X89Y73         FDPE (Hold_fdpe_C_D)         0.075     1.949    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.154    ddr2/ldc/reset_counter[0]
    SLICE_X89Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.199 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.199    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X89Y74         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.536     1.886    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.091     1.977    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.211    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I0_O)        0.048     2.259 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.259    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.131     2.004    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.211    ddr2/ldc/reset_counter[2]
    SLICE_X88Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.256 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.256    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.121     1.994    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.235    ddr2/ldc/reset_counter[0]
    SLICE_X88Y74         LUT2 (Prop_lut2_I0_O)        0.043     2.278 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.278    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.131     2.004    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.594     1.873    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDSE (Prop_fdse_C_Q)         0.164     2.037 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.235    ddr2/ldc/reset_counter[0]
    SLICE_X88Y74         LUT1 (Prop_lut1_I0_O)        0.045     2.280 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.280    ddr2/ldc/reset_counter0[0]
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.873    
    SLICE_X88Y74         FDSE (Hold_fdse_C_D)         0.120     1.993    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDPE (Prop_fdpe_C_Q)         0.128     2.002 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     2.131    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.045     1.841    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDPE (Prop_fdpe_C_Q)         0.128     2.002 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     2.131    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.045     1.841    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDPE (Prop_fdpe_C_Q)         0.128     2.002 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     2.131    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.045     1.841    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.962%)  route 0.128ns (50.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.595     1.874    ddr2/ldc/iodelay_clk
    SLICE_X89Y73         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDPE (Prop_fdpe_C_Q)         0.128     2.002 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.128     2.131    ddr2/ldc/iodelay_rst
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.863     2.423    ddr2/ldc/iodelay_clk
    SLICE_X88Y74         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.886    
    SLICE_X88Y74         FDSE (Hold_fdse_C_S)        -0.045     1.841    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y73     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y73     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y74     ddr2/ldc/ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y74     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y73     ddr2/ldc/FDPE_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 2.394ns (25.754%)  route 6.902ns (74.246%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605     6.237    ddr2/ldc/clk_0
    SLICE_X69Y119        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.456     6.693 r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/Q
                         net (fo=1, routed)           1.115     7.809    ddr2/ldc/sdram_bankmachine7_row_reg_n_0_[5]
    SLICE_X71Y119        LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  ddr2/ldc/subfragments_bankmachine7_state[2]_i_15/O
                         net (fo=1, routed)           0.000     7.933    ddr2/ldc/subfragments_bankmachine7_state[2]_i_15_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.483 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.483    ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.754 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_7/CO[0]
                         net (fo=6, routed)           0.568     9.322    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X69Y122        LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.807    10.502    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X73Y123        LUT5 (Prop_lut5_I4_O)        0.124    10.626 r  ddr2/ldc/sdram_choose_req_grant[2]_i_14/O
                         net (fo=12, routed)          0.672    11.298    ddr2/ldc/sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.422 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=5, routed)           0.619    12.041    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X72Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.165 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=56, routed)          1.227    13.392    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X61Y119        LUT5 (Prop_lut5_I3_O)        0.124    13.516 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.497    14.013    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.137 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=4, routed)           1.396    15.533    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X79Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.578    15.978    ddr2/ldc/clk_0
    SLICE_X79Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[0]/C
                         clock pessimism              0.311    16.289    
                         clock uncertainty           -0.057    16.233    
    SLICE_X79Y115        FDRE (Setup_fdre_C_CE)      -0.205    16.028    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         16.028    
                         arrival time                         -15.533    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 2.394ns (25.754%)  route 6.902ns (74.246%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605     6.237    ddr2/ldc/clk_0
    SLICE_X69Y119        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.456     6.693 r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/Q
                         net (fo=1, routed)           1.115     7.809    ddr2/ldc/sdram_bankmachine7_row_reg_n_0_[5]
    SLICE_X71Y119        LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  ddr2/ldc/subfragments_bankmachine7_state[2]_i_15/O
                         net (fo=1, routed)           0.000     7.933    ddr2/ldc/subfragments_bankmachine7_state[2]_i_15_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.483 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.483    ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.754 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_7/CO[0]
                         net (fo=6, routed)           0.568     9.322    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X69Y122        LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.807    10.502    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X73Y123        LUT5 (Prop_lut5_I4_O)        0.124    10.626 r  ddr2/ldc/sdram_choose_req_grant[2]_i_14/O
                         net (fo=12, routed)          0.672    11.298    ddr2/ldc/sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.422 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=5, routed)           0.619    12.041    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X72Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.165 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=56, routed)          1.227    13.392    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X61Y119        LUT5 (Prop_lut5_I3_O)        0.124    13.516 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.497    14.013    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.137 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=4, routed)           1.396    15.533    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X79Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.578    15.978    ddr2/ldc/clk_0
    SLICE_X79Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[1]/C
                         clock pessimism              0.311    16.289    
                         clock uncertainty           -0.057    16.233    
    SLICE_X79Y115        FDRE (Setup_fdre_C_CE)      -0.205    16.028    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[1]
  -------------------------------------------------------------------
                         required time                         16.028    
                         arrival time                         -15.533    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 2.394ns (25.754%)  route 6.902ns (74.246%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605     6.237    ddr2/ldc/clk_0
    SLICE_X69Y119        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.456     6.693 r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/Q
                         net (fo=1, routed)           1.115     7.809    ddr2/ldc/sdram_bankmachine7_row_reg_n_0_[5]
    SLICE_X71Y119        LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  ddr2/ldc/subfragments_bankmachine7_state[2]_i_15/O
                         net (fo=1, routed)           0.000     7.933    ddr2/ldc/subfragments_bankmachine7_state[2]_i_15_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.483 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.483    ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.754 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_7/CO[0]
                         net (fo=6, routed)           0.568     9.322    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X69Y122        LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.807    10.502    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X73Y123        LUT5 (Prop_lut5_I4_O)        0.124    10.626 r  ddr2/ldc/sdram_choose_req_grant[2]_i_14/O
                         net (fo=12, routed)          0.672    11.298    ddr2/ldc/sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.422 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=5, routed)           0.619    12.041    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X72Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.165 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=56, routed)          1.227    13.392    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X61Y119        LUT5 (Prop_lut5_I3_O)        0.124    13.516 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.497    14.013    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.137 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=4, routed)           1.396    15.533    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X79Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.578    15.978    ddr2/ldc/clk_0
    SLICE_X79Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[2]/C
                         clock pessimism              0.311    16.289    
                         clock uncertainty           -0.057    16.233    
    SLICE_X79Y115        FDRE (Setup_fdre_C_CE)      -0.205    16.028    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[2]
  -------------------------------------------------------------------
                         required time                         16.028    
                         arrival time                         -15.533    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 2.394ns (25.754%)  route 6.902ns (74.246%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 15.978 - 10.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605     6.237    ddr2/ldc/clk_0
    SLICE_X69Y119        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.456     6.693 r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/Q
                         net (fo=1, routed)           1.115     7.809    ddr2/ldc/sdram_bankmachine7_row_reg_n_0_[5]
    SLICE_X71Y119        LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  ddr2/ldc/subfragments_bankmachine7_state[2]_i_15/O
                         net (fo=1, routed)           0.000     7.933    ddr2/ldc/subfragments_bankmachine7_state[2]_i_15_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.483 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.483    ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.754 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_7/CO[0]
                         net (fo=6, routed)           0.568     9.322    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X69Y122        LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.807    10.502    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X73Y123        LUT5 (Prop_lut5_I4_O)        0.124    10.626 r  ddr2/ldc/sdram_choose_req_grant[2]_i_14/O
                         net (fo=12, routed)          0.672    11.298    ddr2/ldc/sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.422 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=5, routed)           0.619    12.041    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X72Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.165 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=56, routed)          1.227    13.392    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X61Y119        LUT5 (Prop_lut5_I3_O)        0.124    13.516 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.497    14.013    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X55Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.137 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=4, routed)           1.396    15.533    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read
    SLICE_X79Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.578    15.978    ddr2/ldc/clk_0
    SLICE_X79Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[3]/C
                         clock pessimism              0.311    16.289    
                         clock uncertainty           -0.057    16.233    
    SLICE_X79Y115        FDRE (Setup_fdre_C_CE)      -0.205    16.028    ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[3]
  -------------------------------------------------------------------
                         required time                         16.028    
                         arrival time                         -15.533    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 2.590ns (28.030%)  route 6.650ns (71.970%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 15.968 - 10.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605     6.237    ddr2/ldc/clk_0
    SLICE_X69Y119        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.456     6.693 r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/Q
                         net (fo=1, routed)           1.115     7.809    ddr2/ldc/sdram_bankmachine7_row_reg_n_0_[5]
    SLICE_X71Y119        LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  ddr2/ldc/subfragments_bankmachine7_state[2]_i_15/O
                         net (fo=1, routed)           0.000     7.933    ddr2/ldc/subfragments_bankmachine7_state[2]_i_15_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.483 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.483    ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.754 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_7/CO[0]
                         net (fo=6, routed)           0.568     9.322    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X69Y122        LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.807    10.502    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X73Y123        LUT5 (Prop_lut5_I4_O)        0.124    10.626 r  ddr2/ldc/sdram_choose_req_grant[2]_i_14/O
                         net (fo=12, routed)          0.672    11.298    ddr2/ldc/sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.422 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=5, routed)           0.619    12.041    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X72Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.165 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=56, routed)          1.437    13.602    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.118    13.720 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.436    14.157    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y118        LUT6 (Prop_lut6_I5_O)        0.326    14.483 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=4, routed)           0.995    15.477    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X73Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.568    15.968    ddr2/ldc/clk_0
    SLICE_X73Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[0]/C
                         clock pessimism              0.311    16.279    
                         clock uncertainty           -0.057    16.223    
    SLICE_X73Y120        FDRE (Setup_fdre_C_CE)      -0.205    16.018    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         16.018    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 2.590ns (28.030%)  route 6.650ns (71.970%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 15.968 - 10.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605     6.237    ddr2/ldc/clk_0
    SLICE_X69Y119        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.456     6.693 r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/Q
                         net (fo=1, routed)           1.115     7.809    ddr2/ldc/sdram_bankmachine7_row_reg_n_0_[5]
    SLICE_X71Y119        LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  ddr2/ldc/subfragments_bankmachine7_state[2]_i_15/O
                         net (fo=1, routed)           0.000     7.933    ddr2/ldc/subfragments_bankmachine7_state[2]_i_15_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.483 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.483    ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.754 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_7/CO[0]
                         net (fo=6, routed)           0.568     9.322    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X69Y122        LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.807    10.502    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X73Y123        LUT5 (Prop_lut5_I4_O)        0.124    10.626 r  ddr2/ldc/sdram_choose_req_grant[2]_i_14/O
                         net (fo=12, routed)          0.672    11.298    ddr2/ldc/sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.422 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=5, routed)           0.619    12.041    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X72Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.165 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=56, routed)          1.437    13.602    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.118    13.720 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.436    14.157    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y118        LUT6 (Prop_lut6_I5_O)        0.326    14.483 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=4, routed)           0.995    15.477    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X73Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.568    15.968    ddr2/ldc/clk_0
    SLICE_X73Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[1]/C
                         clock pessimism              0.311    16.279    
                         clock uncertainty           -0.057    16.223    
    SLICE_X73Y120        FDRE (Setup_fdre_C_CE)      -0.205    16.018    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[1]
  -------------------------------------------------------------------
                         required time                         16.018    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 2.590ns (28.030%)  route 6.650ns (71.970%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 15.968 - 10.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605     6.237    ddr2/ldc/clk_0
    SLICE_X69Y119        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.456     6.693 r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/Q
                         net (fo=1, routed)           1.115     7.809    ddr2/ldc/sdram_bankmachine7_row_reg_n_0_[5]
    SLICE_X71Y119        LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  ddr2/ldc/subfragments_bankmachine7_state[2]_i_15/O
                         net (fo=1, routed)           0.000     7.933    ddr2/ldc/subfragments_bankmachine7_state[2]_i_15_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.483 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.483    ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.754 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_7/CO[0]
                         net (fo=6, routed)           0.568     9.322    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X69Y122        LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.807    10.502    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X73Y123        LUT5 (Prop_lut5_I4_O)        0.124    10.626 r  ddr2/ldc/sdram_choose_req_grant[2]_i_14/O
                         net (fo=12, routed)          0.672    11.298    ddr2/ldc/sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.422 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=5, routed)           0.619    12.041    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X72Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.165 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=56, routed)          1.437    13.602    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.118    13.720 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.436    14.157    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y118        LUT6 (Prop_lut6_I5_O)        0.326    14.483 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=4, routed)           0.995    15.477    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X73Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.568    15.968    ddr2/ldc/clk_0
    SLICE_X73Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[2]/C
                         clock pessimism              0.311    16.279    
                         clock uncertainty           -0.057    16.223    
    SLICE_X73Y120        FDRE (Setup_fdre_C_CE)      -0.205    16.018    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[2]
  -------------------------------------------------------------------
                         required time                         16.018    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 2.590ns (28.030%)  route 6.650ns (71.970%))
  Logic Levels:           9  (CARRY4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 15.968 - 10.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605     6.237    ddr2/ldc/clk_0
    SLICE_X69Y119        FDRE                                         r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.456     6.693 r  ddr2/ldc/sdram_bankmachine7_row_reg[5]/Q
                         net (fo=1, routed)           1.115     7.809    ddr2/ldc/sdram_bankmachine7_row_reg_n_0_[5]
    SLICE_X71Y119        LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  ddr2/ldc/subfragments_bankmachine7_state[2]_i_15/O
                         net (fo=1, routed)           0.000     7.933    ddr2/ldc/subfragments_bankmachine7_state[2]_i_15_n_0
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.483 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.483    ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_10_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.754 r  ddr2/ldc/subfragments_bankmachine7_state_reg[2]_i_7/CO[0]
                         net (fo=6, routed)           0.568     9.322    ddr2/ldc/sdram_bankmachine7_row_hit
    SLICE_X69Y122        LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=1, routed)           0.807    10.502    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X73Y123        LUT5 (Prop_lut5_I4_O)        0.124    10.626 r  ddr2/ldc/sdram_choose_req_grant[2]_i_14/O
                         net (fo=12, routed)          0.672    11.298    ddr2/ldc/sdram_choose_req_grant[2]_i_14_n_0
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    11.422 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=5, routed)           0.619    12.041    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X72Y123        LUT5 (Prop_lut5_I4_O)        0.124    12.165 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=56, routed)          1.437    13.602    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.118    13.720 f  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=1, routed)           0.436    14.157    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_3_n_0
    SLICE_X59Y118        LUT6 (Prop_lut6_I5_O)        0.326    14.483 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=4, routed)           0.995    15.477    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read
    SLICE_X73Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.568    15.968    ddr2/ldc/clk_0
    SLICE_X73Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[3]/C
                         clock pessimism              0.311    16.279    
                         clock uncertainty           -0.057    16.223    
    SLICE_X73Y120        FDRE (Setup_fdre_C_CE)      -0.205    16.018    ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[3]
  -------------------------------------------------------------------
                         required time                         16.018    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/uart_phy_rx_busy_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 0.419ns (4.943%)  route 8.057ns (95.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 15.976 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.057    14.821    ddr2/ldc/FDPE_3_0
    SLICE_X76Y135        FDRE                                         r  ddr2/ldc/uart_phy_rx_busy_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.576    15.976    ddr2/ldc/clk_0
    SLICE_X76Y135        FDRE                                         r  ddr2/ldc/uart_phy_rx_busy_reg/C
                         clock pessimism              0.232    16.208    
                         clock uncertainty           -0.057    16.151    
    SLICE_X76Y135        FDRE (Setup_fdre_C_R)       -0.699    15.452    ddr2/ldc/uart_phy_rx_busy_reg
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/uart_phy_rx_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 0.419ns (4.943%)  route 8.057ns (95.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 15.976 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 r  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        8.057    14.821    ddr2/ldc/FDPE_3_0
    SLICE_X76Y135        FDRE                                         r  ddr2/ldc/uart_phy_rx_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.576    15.976    ddr2/ldc/clk_0
    SLICE_X76Y135        FDRE                                         r  ddr2/ldc/uart_phy_rx_r_reg/C
                         clock pessimism              0.232    16.208    
                         clock uncertainty           -0.057    16.151    
    SLICE_X76Y135        FDRE (Setup_fdre_C_R)       -0.699    15.452    ddr2/ldc/uart_phy_rx_r_reg
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                  0.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_6_reg_0_15_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.731%)  route 0.243ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.582     1.861    ddr2/ldc/clk_0
    SLICE_X77Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.141     2.002 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.243     2.245    ddr2/ldc/storage_6_reg_0_15_12_17/ADDRD0
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.853     2.413    ddr2/ldc/storage_6_reg_0_15_12_17/WCLK
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.538     1.874    
    SLICE_X76Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_6_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_6_reg_0_15_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.731%)  route 0.243ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.582     1.861    ddr2/ldc/clk_0
    SLICE_X77Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.141     2.002 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.243     2.245    ddr2/ldc/storage_6_reg_0_15_12_17/ADDRD0
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.853     2.413    ddr2/ldc/storage_6_reg_0_15_12_17/WCLK
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.538     1.874    
    SLICE_X76Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_6_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_6_reg_0_15_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.731%)  route 0.243ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.582     1.861    ddr2/ldc/clk_0
    SLICE_X77Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.141     2.002 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.243     2.245    ddr2/ldc/storage_6_reg_0_15_12_17/ADDRD0
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.853     2.413    ddr2/ldc/storage_6_reg_0_15_12_17/WCLK
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.538     1.874    
    SLICE_X76Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_6_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_6_reg_0_15_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.731%)  route 0.243ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.582     1.861    ddr2/ldc/clk_0
    SLICE_X77Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.141     2.002 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.243     2.245    ddr2/ldc/storage_6_reg_0_15_12_17/ADDRD0
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.853     2.413    ddr2/ldc/storage_6_reg_0_15_12_17/WCLK
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.538     1.874    
    SLICE_X76Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_6_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_6_reg_0_15_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.731%)  route 0.243ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.582     1.861    ddr2/ldc/clk_0
    SLICE_X77Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.141     2.002 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.243     2.245    ddr2/ldc/storage_6_reg_0_15_12_17/ADDRD0
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.853     2.413    ddr2/ldc/storage_6_reg_0_15_12_17/WCLK
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.538     1.874    
    SLICE_X76Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_6_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_6_reg_0_15_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.731%)  route 0.243ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.582     1.861    ddr2/ldc/clk_0
    SLICE_X77Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.141     2.002 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.243     2.245    ddr2/ldc/storage_6_reg_0_15_12_17/ADDRD0
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.853     2.413    ddr2/ldc/storage_6_reg_0_15_12_17/WCLK
    SLICE_X76Y120        RAMD32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.538     1.874    
    SLICE_X76Y120        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.184    ddr2/ldc/storage_6_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_6_reg_0_15_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.731%)  route 0.243ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.582     1.861    ddr2/ldc/clk_0
    SLICE_X77Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.141     2.002 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.243     2.245    ddr2/ldc/storage_6_reg_0_15_12_17/ADDRD0
    SLICE_X76Y120        RAMS32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.853     2.413    ddr2/ldc/storage_6_reg_0_15_12_17/WCLK
    SLICE_X76Y120        RAMS32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.538     1.874    
    SLICE_X76Y120        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.184    ddr2/ldc/storage_6_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_6_reg_0_15_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.731%)  route 0.243ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.582     1.861    ddr2/ldc/clk_0
    SLICE_X77Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.141     2.002 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.243     2.245    ddr2/ldc/storage_6_reg_0_15_12_17/ADDRD0
    SLICE_X76Y120        RAMS32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.853     2.413    ddr2/ldc/storage_6_reg_0_15_12_17/WCLK
    SLICE_X76Y120        RAMS32                                       r  ddr2/ldc/storage_6_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism             -0.538     1.874    
    SLICE_X76Y120        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.184    ddr2/ldc/storage_6_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.209%)  route 0.271ns (65.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.558     1.837    ddr2/ldc/clk_0
    SLICE_X64Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.141     1.978 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.271     2.250    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD0
    SLICE_X62Y116        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.826     2.386    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X62Y116        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.514     1.871    
    SLICE_X62Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    ddr2/ldc/storage_7_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.209%)  route 0.271ns (65.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.558     1.837    ddr2/ldc/clk_0
    SLICE_X64Y115        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.141     1.978 r  ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.271     2.250    ddr2/ldc/storage_7_reg_0_15_18_21/ADDRD0
    SLICE_X62Y116        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.826     2.386    ddr2/ldc/storage_7_reg_0_15_18_21/WCLK
    SLICE_X62Y116        RAMD32                                       r  ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.514     1.871    
    SLICE_X62Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.181    ddr2/ldc/storage_7_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y52    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y21    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y21    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y52    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y23    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y22    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_2_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_2_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_2_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_2_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_2_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_2_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_2_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y115   ddr2/ldc/storage_2_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y127   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y127   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y127   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y127   ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y127   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y127   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y127   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y127   ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            7  Failing Endpoints,  Worst Slack       -0.226ns,  Total Violation       -0.772ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.642ns  (logic 4.256ns (21.668%)  route 15.386ns (78.332%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.870ns = ( 29.870 - 20.000 ) 
    Source Clock Delay      (SCD):    10.466ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.804    10.466    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X14Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518    10.984 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=190, routed)         0.894    11.877    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_5__47/O
                         net (fo=1, routed)           0.748    12.749    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/lsu_rdata_dc3[1]
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_3__184/O
                         net (fo=1, routed)           1.008    13.881    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_21
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[1]_i_2__237/O
                         net (fo=10, routed)          0.651    14.656    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    14.780 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__31/O
                         net (fo=1, routed)           0.000    14.780    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.358 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=22, routed)          0.932    16.289    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[2]_0[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.301    16.590 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/i___237_i_8/O
                         net (fo=2, routed)           1.216    17.806    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_2
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.118    17.924 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_i_2__0/O
                         net (fo=3, routed)           0.627    18.551    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_42_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.326    18.877 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_58/O
                         net (fo=1, routed)           0.635    19.512    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3_3
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.636 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42/O
                         net (fo=1, routed)           0.667    20.303    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.427 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3/O
                         net (fo=6, routed)           1.057    21.484    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0]_5
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.119    21.603 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_37/O
                         net (fo=1, routed)           0.408    22.011    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332    22.343 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25/O
                         net (fo=1, routed)           0.571    22.914    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.038 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18/O
                         net (fo=1, routed)           0.348    23.386    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.510 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12/O
                         net (fo=1, routed)           0.430    23.940    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    24.064 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_5/O
                         net (fo=2, routed)           0.671    24.735    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.859 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          1.167    26.026    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.150    26.176 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=138, routed)         1.011    27.187    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.332    27.519 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_8__0/O
                         net (fo=2, routed)           0.557    28.076    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/p_12_in
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    28.200 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         0.620    28.819    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.118    28.937 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__3/O
                         net (fo=135, routed)         1.170    30.107    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X65Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.673    29.870    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X65Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.480    30.351    
                         clock uncertainty           -0.062    30.288    
    SLICE_X65Y42         FDCE (Setup_fdce_C_CE)      -0.407    29.881    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         29.881    
                         arrival time                         -30.107    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.570ns  (logic 4.256ns (21.748%)  route 15.314ns (78.252%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 29.866 - 20.000 ) 
    Source Clock Delay      (SCD):    10.466ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.804    10.466    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X14Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518    10.984 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=190, routed)         0.894    11.877    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_5__47/O
                         net (fo=1, routed)           0.748    12.749    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/lsu_rdata_dc3[1]
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_3__184/O
                         net (fo=1, routed)           1.008    13.881    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_21
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[1]_i_2__237/O
                         net (fo=10, routed)          0.651    14.656    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    14.780 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__31/O
                         net (fo=1, routed)           0.000    14.780    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.358 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=22, routed)          0.932    16.289    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[2]_0[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.301    16.590 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/i___237_i_8/O
                         net (fo=2, routed)           1.216    17.806    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_2
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.118    17.924 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_i_2__0/O
                         net (fo=3, routed)           0.627    18.551    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_42_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.326    18.877 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_58/O
                         net (fo=1, routed)           0.635    19.512    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3_3
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.636 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42/O
                         net (fo=1, routed)           0.667    20.303    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.427 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3/O
                         net (fo=6, routed)           1.057    21.484    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0]_5
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.119    21.603 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_37/O
                         net (fo=1, routed)           0.408    22.011    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332    22.343 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25/O
                         net (fo=1, routed)           0.571    22.914    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.038 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18/O
                         net (fo=1, routed)           0.348    23.386    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.510 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12/O
                         net (fo=1, routed)           0.430    23.940    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    24.064 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_5/O
                         net (fo=2, routed)           0.671    24.735    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.859 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          1.167    26.026    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.150    26.176 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=138, routed)         1.011    27.187    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.332    27.519 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_8__0/O
                         net (fo=2, routed)           0.557    28.076    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/p_12_in
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    28.200 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         0.620    28.819    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.118    28.937 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__3/O
                         net (fo=135, routed)         1.098    30.035    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X63Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.669    29.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X63Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.480    30.347    
                         clock uncertainty           -0.062    30.284    
    SLICE_X63Y37         FDCE (Setup_fdce_C_CE)      -0.407    29.877    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         29.877    
                         arrival time                         -30.035    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.570ns  (logic 4.256ns (21.748%)  route 15.314ns (78.252%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 29.866 - 20.000 ) 
    Source Clock Delay      (SCD):    10.466ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.804    10.466    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X14Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518    10.984 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=190, routed)         0.894    11.877    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_5__47/O
                         net (fo=1, routed)           0.748    12.749    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/lsu_rdata_dc3[1]
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_3__184/O
                         net (fo=1, routed)           1.008    13.881    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_21
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[1]_i_2__237/O
                         net (fo=10, routed)          0.651    14.656    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    14.780 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__31/O
                         net (fo=1, routed)           0.000    14.780    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.358 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=22, routed)          0.932    16.289    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[2]_0[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.301    16.590 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/i___237_i_8/O
                         net (fo=2, routed)           1.216    17.806    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_2
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.118    17.924 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_i_2__0/O
                         net (fo=3, routed)           0.627    18.551    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_42_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.326    18.877 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_58/O
                         net (fo=1, routed)           0.635    19.512    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3_3
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.636 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42/O
                         net (fo=1, routed)           0.667    20.303    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.427 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3/O
                         net (fo=6, routed)           1.057    21.484    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0]_5
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.119    21.603 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_37/O
                         net (fo=1, routed)           0.408    22.011    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332    22.343 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25/O
                         net (fo=1, routed)           0.571    22.914    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.038 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18/O
                         net (fo=1, routed)           0.348    23.386    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.510 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12/O
                         net (fo=1, routed)           0.430    23.940    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    24.064 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_5/O
                         net (fo=2, routed)           0.671    24.735    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.859 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          1.167    26.026    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.150    26.176 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=138, routed)         1.011    27.187    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.332    27.519 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_8__0/O
                         net (fo=2, routed)           0.557    28.076    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/p_12_in
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    28.200 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         0.620    28.819    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.118    28.937 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__3/O
                         net (fo=135, routed)         1.098    30.035    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X63Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.669    29.866    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X63Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[8]/C
                         clock pessimism              0.480    30.347    
                         clock uncertainty           -0.062    30.284    
    SLICE_X63Y37         FDCE (Setup_fdce_C_CE)      -0.407    29.877    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         29.877    
                         arrival time                         -30.035    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.507ns  (logic 4.256ns (21.818%)  route 15.251ns (78.182%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.862ns = ( 29.862 - 20.000 ) 
    Source Clock Delay      (SCD):    10.466ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.804    10.466    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X14Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518    10.984 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=190, routed)         0.894    11.877    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_5__47/O
                         net (fo=1, routed)           0.748    12.749    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/lsu_rdata_dc3[1]
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_3__184/O
                         net (fo=1, routed)           1.008    13.881    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_21
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[1]_i_2__237/O
                         net (fo=10, routed)          0.651    14.656    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    14.780 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__31/O
                         net (fo=1, routed)           0.000    14.780    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.358 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=22, routed)          0.932    16.289    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[2]_0[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.301    16.590 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/i___237_i_8/O
                         net (fo=2, routed)           1.216    17.806    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_2
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.118    17.924 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_i_2__0/O
                         net (fo=3, routed)           0.627    18.551    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_42_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.326    18.877 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_58/O
                         net (fo=1, routed)           0.635    19.512    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3_3
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.636 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42/O
                         net (fo=1, routed)           0.667    20.303    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.427 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3/O
                         net (fo=6, routed)           1.057    21.484    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0]_5
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.119    21.603 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_37/O
                         net (fo=1, routed)           0.408    22.011    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332    22.343 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25/O
                         net (fo=1, routed)           0.571    22.914    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.038 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18/O
                         net (fo=1, routed)           0.348    23.386    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.510 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12/O
                         net (fo=1, routed)           0.430    23.940    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    24.064 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_5/O
                         net (fo=2, routed)           0.671    24.735    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.859 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          1.167    26.026    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.150    26.176 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=138, routed)         1.011    27.187    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.332    27.519 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_8__0/O
                         net (fo=2, routed)           0.557    28.076    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/p_12_in
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    28.200 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         0.620    28.819    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.118    28.937 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__3/O
                         net (fo=135, routed)         1.035    29.972    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X59Y34         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.665    29.862    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X59Y34         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[19]/C
                         clock pessimism              0.480    30.343    
                         clock uncertainty           -0.062    30.280    
    SLICE_X59Y34         FDCE (Setup_fdce_C_CE)      -0.407    29.873    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         29.873    
                         arrival time                         -29.972    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.486ns  (logic 4.256ns (21.842%)  route 15.230ns (78.158%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.870ns = ( 29.870 - 20.000 ) 
    Source Clock Delay      (SCD):    10.466ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.804    10.466    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X14Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518    10.984 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=190, routed)         0.894    11.877    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_5__47/O
                         net (fo=1, routed)           0.748    12.749    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/lsu_rdata_dc3[1]
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_3__184/O
                         net (fo=1, routed)           1.008    13.881    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_21
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[1]_i_2__237/O
                         net (fo=10, routed)          0.651    14.656    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    14.780 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__31/O
                         net (fo=1, routed)           0.000    14.780    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.358 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=22, routed)          0.932    16.289    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[2]_0[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.301    16.590 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/i___237_i_8/O
                         net (fo=2, routed)           1.216    17.806    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_2
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.118    17.924 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_i_2__0/O
                         net (fo=3, routed)           0.627    18.551    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_42_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.326    18.877 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_58/O
                         net (fo=1, routed)           0.635    19.512    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3_3
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.636 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42/O
                         net (fo=1, routed)           0.667    20.303    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.427 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3/O
                         net (fo=6, routed)           1.057    21.484    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0]_5
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.119    21.603 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_37/O
                         net (fo=1, routed)           0.408    22.011    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332    22.343 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25/O
                         net (fo=1, routed)           0.571    22.914    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.038 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18/O
                         net (fo=1, routed)           0.348    23.386    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.510 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12/O
                         net (fo=1, routed)           0.430    23.940    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    24.064 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_5/O
                         net (fo=2, routed)           0.671    24.735    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.859 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          1.167    26.026    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.150    26.176 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=138, routed)         1.011    27.187    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.332    27.519 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_8__0/O
                         net (fo=2, routed)           0.557    28.076    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/p_12_in
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    28.200 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         0.620    28.819    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.118    28.937 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__3/O
                         net (fo=135, routed)         1.014    29.951    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X64Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.673    29.870    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X64Y41         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[24]/C
                         clock pessimism              0.480    30.351    
                         clock uncertainty           -0.062    30.288    
    SLICE_X64Y41         FDCE (Setup_fdce_C_CE)      -0.407    29.881    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         29.881    
                         arrival time                         -29.951    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.460ns  (logic 4.256ns (21.871%)  route 15.204ns (78.129%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.869ns = ( 29.869 - 20.000 ) 
    Source Clock Delay      (SCD):    10.466ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.804    10.466    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X14Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518    10.984 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=190, routed)         0.894    11.877    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_5__47/O
                         net (fo=1, routed)           0.748    12.749    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/lsu_rdata_dc3[1]
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_3__184/O
                         net (fo=1, routed)           1.008    13.881    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_21
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[1]_i_2__237/O
                         net (fo=10, routed)          0.651    14.656    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    14.780 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__31/O
                         net (fo=1, routed)           0.000    14.780    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.358 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=22, routed)          0.932    16.289    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[2]_0[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.301    16.590 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/i___237_i_8/O
                         net (fo=2, routed)           1.216    17.806    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_2
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.118    17.924 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_i_2__0/O
                         net (fo=3, routed)           0.627    18.551    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_42_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.326    18.877 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_58/O
                         net (fo=1, routed)           0.635    19.512    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3_3
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.636 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42/O
                         net (fo=1, routed)           0.667    20.303    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.427 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3/O
                         net (fo=6, routed)           1.057    21.484    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0]_5
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.119    21.603 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_37/O
                         net (fo=1, routed)           0.408    22.011    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332    22.343 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25/O
                         net (fo=1, routed)           0.571    22.914    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.038 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18/O
                         net (fo=1, routed)           0.348    23.386    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.510 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12/O
                         net (fo=1, routed)           0.430    23.940    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    24.064 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_5/O
                         net (fo=2, routed)           0.671    24.735    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.859 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          1.167    26.026    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.150    26.176 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=138, routed)         1.011    27.187    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.332    27.519 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_8__0/O
                         net (fo=2, routed)           0.557    28.076    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/p_12_in
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    28.200 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         0.620    28.819    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.118    28.937 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__3/O
                         net (fo=135, routed)         0.988    29.925    swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X63Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.672    29.869    swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X63Y42         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[27]/C
                         clock pessimism              0.480    30.350    
                         clock uncertainty           -0.062    30.287    
    SLICE_X63Y42         FDCE (Setup_fdce_C_CE)      -0.407    29.880    swervolf/swerv_eh1/swerv/dec/instbuff/pc3ff/genblock.dff/dffs/dout_reg[27]
  -------------------------------------------------------------------
                         required time                         29.880    
                         arrival time                         -29.925    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[37]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.430ns  (logic 4.256ns (21.904%)  route 15.174ns (78.096%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.867ns = ( 29.867 - 20.000 ) 
    Source Clock Delay      (SCD):    10.466ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.804    10.466    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X14Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518    10.984 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=190, routed)         0.894    11.877    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_5__47/O
                         net (fo=1, routed)           0.748    12.749    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/lsu_rdata_dc3[1]
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_3__184/O
                         net (fo=1, routed)           1.008    13.881    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_21
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[1]_i_2__237/O
                         net (fo=10, routed)          0.651    14.656    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    14.780 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__31/O
                         net (fo=1, routed)           0.000    14.780    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.358 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=22, routed)          0.932    16.289    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[2]_0[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.301    16.590 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/i___237_i_8/O
                         net (fo=2, routed)           1.216    17.806    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_2
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.118    17.924 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_i_2__0/O
                         net (fo=3, routed)           0.627    18.551    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_42_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.326    18.877 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_58/O
                         net (fo=1, routed)           0.635    19.512    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3_3
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.636 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42/O
                         net (fo=1, routed)           0.667    20.303    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.427 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3/O
                         net (fo=6, routed)           1.057    21.484    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0]_5
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.119    21.603 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_37/O
                         net (fo=1, routed)           0.408    22.011    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332    22.343 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25/O
                         net (fo=1, routed)           0.571    22.914    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.038 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18/O
                         net (fo=1, routed)           0.348    23.386    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.510 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12/O
                         net (fo=1, routed)           0.430    23.940    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    24.064 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_5/O
                         net (fo=2, routed)           0.671    24.735    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.859 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          1.167    26.026    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.150    26.176 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=138, routed)         1.011    27.187    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.332    27.519 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_8__0/O
                         net (fo=2, routed)           0.557    28.076    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/p_12_in
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    28.200 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         0.620    28.819    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.118    28.937 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__3/O
                         net (fo=135, routed)         0.958    29.895    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X63Y38         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.670    29.867    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X63Y38         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[37]/C
                         clock pessimism              0.480    30.348    
                         clock uncertainty           -0.062    30.285    
    SLICE_X63Y38         FDCE (Setup_fdce_C_CE)      -0.407    29.878    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[37]
  -------------------------------------------------------------------
                         required time                         29.878    
                         arrival time                         -29.895    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.402ns  (logic 4.256ns (21.936%)  route 15.146ns (78.064%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 29.858 - 20.000 ) 
    Source Clock Delay      (SCD):    10.466ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.804    10.466    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X14Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518    10.984 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=190, routed)         0.894    11.877    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_5__47/O
                         net (fo=1, routed)           0.748    12.749    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/lsu_rdata_dc3[1]
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_3__184/O
                         net (fo=1, routed)           1.008    13.881    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_21
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[1]_i_2__237/O
                         net (fo=10, routed)          0.651    14.656    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    14.780 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__31/O
                         net (fo=1, routed)           0.000    14.780    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.358 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=22, routed)          0.932    16.289    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[2]_0[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.301    16.590 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/i___237_i_8/O
                         net (fo=2, routed)           1.216    17.806    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_2
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.118    17.924 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_i_2__0/O
                         net (fo=3, routed)           0.627    18.551    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_42_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.326    18.877 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_58/O
                         net (fo=1, routed)           0.635    19.512    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3_3
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.636 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42/O
                         net (fo=1, routed)           0.667    20.303    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.427 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3/O
                         net (fo=6, routed)           1.057    21.484    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0]_5
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.119    21.603 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_37/O
                         net (fo=1, routed)           0.408    22.011    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332    22.343 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25/O
                         net (fo=1, routed)           0.571    22.914    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.038 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18/O
                         net (fo=1, routed)           0.348    23.386    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.510 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12/O
                         net (fo=1, routed)           0.430    23.940    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    24.064 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_5/O
                         net (fo=2, routed)           0.671    24.735    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.859 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          1.167    26.026    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.150    26.176 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=138, routed)         1.011    27.187    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.332    27.519 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_8__0/O
                         net (fo=2, routed)           0.557    28.076    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/p_12_in
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    28.200 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         0.620    28.819    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.118    28.937 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__3/O
                         net (fo=135, routed)         0.930    29.867    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X57Y34         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.661    29.858    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X57Y34         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[13]/C
                         clock pessimism              0.480    30.339    
                         clock uncertainty           -0.062    30.276    
    SLICE_X57Y34         FDCE (Setup_fdce_C_CE)      -0.407    29.869    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         29.869    
                         arrival time                         -29.867    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.402ns  (logic 4.256ns (21.936%)  route 15.146ns (78.064%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 29.858 - 20.000 ) 
    Source Clock Delay      (SCD):    10.466ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.804    10.466    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X14Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518    10.984 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=190, routed)         0.894    11.877    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_5__47/O
                         net (fo=1, routed)           0.748    12.749    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/lsu_rdata_dc3[1]
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_3__184/O
                         net (fo=1, routed)           1.008    13.881    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_21
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[1]_i_2__237/O
                         net (fo=10, routed)          0.651    14.656    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    14.780 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__31/O
                         net (fo=1, routed)           0.000    14.780    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.358 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=22, routed)          0.932    16.289    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[2]_0[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.301    16.590 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/i___237_i_8/O
                         net (fo=2, routed)           1.216    17.806    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_2
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.118    17.924 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_i_2__0/O
                         net (fo=3, routed)           0.627    18.551    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_42_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.326    18.877 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_58/O
                         net (fo=1, routed)           0.635    19.512    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3_3
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.636 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42/O
                         net (fo=1, routed)           0.667    20.303    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.427 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3/O
                         net (fo=6, routed)           1.057    21.484    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0]_5
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.119    21.603 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_37/O
                         net (fo=1, routed)           0.408    22.011    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332    22.343 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25/O
                         net (fo=1, routed)           0.571    22.914    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.038 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18/O
                         net (fo=1, routed)           0.348    23.386    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.510 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12/O
                         net (fo=1, routed)           0.430    23.940    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    24.064 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_5/O
                         net (fo=2, routed)           0.671    24.735    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.859 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          1.167    26.026    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.150    26.176 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=138, routed)         1.011    27.187    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.332    27.519 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_8__0/O
                         net (fo=2, routed)           0.557    28.076    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/p_12_in
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    28.200 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         0.620    28.819    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.118    28.937 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__3/O
                         net (fo=135, routed)         0.930    29.867    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X57Y34         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.661    29.858    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X57Y34         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[14]/C
                         clock pessimism              0.480    30.339    
                         clock uncertainty           -0.062    30.276    
    SLICE_X57Y34         FDCE (Setup_fdce_C_CE)      -0.407    29.869    swervolf/swerv_eh1/swerv/dec/instbuff/ib3ff/genblock.dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         29.869    
                         arrival time                         -29.867    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.443ns  (logic 4.256ns (21.890%)  route 15.187ns (78.110%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 29.866 - 20.000 ) 
    Source Clock Delay      (SCD):    10.466ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.804    10.466    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/clk_core_BUFG
    SLICE_X14Y21         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.518    10.984 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/addr_in_pic_dc3ff/dffs/dffs/dout_reg[0]/Q
                         net (fo=190, routed)         0.894    11.877    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/addr_in_pic_dc3
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_5__47/O
                         net (fo=1, routed)           0.748    12.749    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/lsu_rdata_dc3[1]
    SLICE_X19Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.873 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_3__184/O
                         net (fo=1, routed)           1.008    13.881    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[1]_21
    SLICE_X27Y37         LUT6 (Prop_lut6_I0_O)        0.124    14.005 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout[1]_i_2__237/O
                         net (fo=10, routed)          0.651    14.656    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124    14.780 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__31/O
                         net (fo=1, routed)           0.000    14.780    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.358 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=22, routed)          0.932    16.289    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[2]_0[2]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.301    16.590 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/i___237_i_8/O
                         net (fo=2, routed)           1.216    17.806    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_2
    SLICE_X41Y64         LUT5 (Prop_lut5_I4_O)        0.118    17.924 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/i___237_i_2__0/O
                         net (fo=3, routed)           0.627    18.551    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_42_0
    SLICE_X42Y65         LUT3 (Prop_lut3_I2_O)        0.326    18.877 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout[30]_i_58/O
                         net (fo=1, routed)           0.635    19.512    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3_3
    SLICE_X43Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.636 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42/O
                         net (fo=1, routed)           0.667    20.303    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_42_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    20.427 f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout[30]_i_18__3/O
                         net (fo=6, routed)           1.057    21.484    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0]_5
    SLICE_X45Y49         LUT3 (Prop_lut3_I1_O)        0.119    21.603 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/i__i_37/O
                         net (fo=1, routed)           0.408    22.011    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_1
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.332    22.343 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25/O
                         net (fo=1, routed)           0.571    22.914    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_25_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.038 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18/O
                         net (fo=1, routed)           0.348    23.386    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_18_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    23.510 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12/O
                         net (fo=1, routed)           0.430    23.940    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_12_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I5_O)        0.124    24.064 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_5/O
                         net (fo=2, routed)           0.671    24.735    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[7]_4
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124    24.859 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_3/O
                         net (fo=56, routed)          1.167    26.026    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dec_i1_decode_d
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.150    26.176 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_5__2/O
                         net (fo=138, routed)         1.011    27.187    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[3]_1
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.332    27.519 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_8__0/O
                         net (fo=2, routed)           0.557    28.076    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/p_12_in
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    28.200 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[36]_i_4/O
                         net (fo=136, routed)         0.620    28.819    swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/write_i1_ib3
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.118    28.937 r  swervolf/swerv_eh1/swerv/dec/instbuff/ibvalff/dout[36]_i_1__3/O
                         net (fo=135, routed)         0.971    29.909    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/ibwrite[0]
    SLICE_X62Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.669    29.866    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X62Y37         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[40]/C
                         clock pessimism              0.480    30.347    
                         clock uncertainty           -0.062    30.284    
    SLICE_X62Y37         FDCE (Setup_fdce_C_CE)      -0.371    29.913    swervolf/swerv_eh1/swerv/dec/instbuff/bp3ff/genblock.dff/dffs/dout_reg[40]
  -------------------------------------------------------------------
                         required time                         29.913    
                         arrival time                         -29.909    
  -------------------------------------------------------------------
                         slack                                  0.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.412%)  route 0.299ns (64.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.564     3.211    swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y51         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDCE (Prop_fdce_C_Q)         0.164     3.375 r  swervolf/swerv_eh1/swerv/dec/decode/trap_e1ff/genblock.dff/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.299     3.674    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[10]_1
    SLICE_X59Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.906     4.167    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X59Y49         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism             -0.618     3.548    
    SLICE_X59Y49         FDCE (Hold_fdce_C_D)         0.066     3.614    swervolf/swerv_eh1/swerv/dec/decode/trap_e2ff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.163ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.629     3.277    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dffs/clk_core_BUFG
    SLICE_X47Y7          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141     3.418 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.231     3.649    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dffs/dout_reg_n_0_[4]
    SLICE_X52Y6          LUT6 (Prop_lut6_I0_O)        0.045     3.694 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dffs/dout[4]_i_1__95/O
                         net (fo=1, routed)           0.000     3.694    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/dout_reg[4]_0
    SLICE_X52Y6          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.902     4.163    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y6          FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism             -0.622     3.541    
    SLICE_X52Y6          FDCE (Hold_fdce_C_D)         0.091     3.632    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank0_way0_data_out/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.632    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X32Y116        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.141     3.350 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.253     3.604    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.829     4.091    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.868     3.222    
    SLICE_X30Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.532    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X32Y116        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.141     3.350 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.253     3.604    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.829     4.091    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.868     3.222    
    SLICE_X30Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.532    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X32Y116        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.141     3.350 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.253     3.604    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.829     4.091    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.868     3.222    
    SLICE_X30Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.532    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X32Y116        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.141     3.350 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.253     3.604    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.829     4.091    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.868     3.222    
    SLICE_X30Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.532    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X32Y116        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.141     3.350 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.253     3.604    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.829     4.091    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.868     3.222    
    SLICE_X30Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.532    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X32Y116        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.141     3.350 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.253     3.604    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.829     4.091    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X30Y117        RAMD32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.868     3.222    
    SLICE_X30Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.532    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X32Y116        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.141     3.350 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.253     3.604    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X30Y117        RAMS32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.829     4.091    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X30Y117        RAMS32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.868     3.222    
    SLICE_X30Y117        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.532    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.775%)  route 0.253ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.562     3.209    swervolf/uart16550_0/regs/transmitter/fifo_tx/clk_core_BUFG
    SLICE_X32Y116        FDCE                                         r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDCE (Prop_fdce_C_Q)         0.141     3.350 r  swervolf/uart16550_0/regs/transmitter/fifo_tx/top_reg[0]/Q
                         net (fo=20, routed)          0.253     3.604    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/ADDRD0
    SLICE_X30Y117        RAMS32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.829     4.091    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/WCLK
    SLICE_X30Y117        RAMS32                                       r  swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.868     3.222    
    SLICE_X30Y117        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.532    swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.532    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y11    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y11    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y9     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y9     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y14    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y6     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y6     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y12    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[1].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y123   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y123   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y123   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y123   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y123   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y123   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y123   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y123   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y124   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y124   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y106   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y106   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y106   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y106   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y106   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y106   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y106   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y106   swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y107   swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y107   swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17  ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19  ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.648ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.291%)  route 0.768ns (59.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 103.241 - 100.000 ) 
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.832     1.832    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.928 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.698     3.626    tap/dmi_tck
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.518     4.144 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.768     4.912    tap/dmi[19]
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.569   101.569    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.660 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.581   103.241    tap/dmi_tck
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.385   103.626    
                         clock uncertainty           -0.035   103.591    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)       -0.031   103.560    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        103.560    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 98.648    

Slack (MET) :             98.662ns  (required time - arrival time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.326%)  route 0.766ns (62.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 103.240 - 100.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.832     1.832    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.928 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.697     3.625    tap/dmi_tck
    SLICE_X3Y128         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.456     4.081 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           0.766     4.847    tap/dmi[24]
    SLICE_X3Y128         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.569   101.569    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.660 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.240    tap/dmi_tck
    SLICE_X3Y128         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism              0.385   103.625    
                         clock uncertainty           -0.035   103.590    
    SLICE_X3Y128         FDRE (Setup_fdre_C_D)       -0.081   103.509    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                        103.509    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                 98.662    

Slack (MET) :             98.663ns  (required time - arrival time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.419ns (39.300%)  route 0.647ns (60.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 103.236 - 100.000 ) 
    Source Clock Delay      (SCD):    3.621ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.832     1.832    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.928 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.693     3.621    tap/dmi_tck
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.419     4.040 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.647     4.687    tap/dmi[31]
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.569   101.569    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.660 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.576   103.236    tap/dmi_tck
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism              0.385   103.621    
                         clock uncertainty           -0.035   103.586    
    SLICE_X4Y127         FDRE (Setup_fdre_C_D)       -0.235   103.351    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                        103.351    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                 98.663    

Slack (MET) :             98.668ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.478ns (43.674%)  route 0.616ns (56.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 103.240 - 100.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.832     1.832    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.928 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.697     3.625    tap/dmi_tck
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.478     4.103 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           0.616     4.719    tap/dmi[9]
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.569   101.569    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.660 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.240    tap/dmi_tck
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.385   103.625    
                         clock uncertainty           -0.035   103.590    
    SLICE_X2Y128         FDRE (Setup_fdre_C_D)       -0.202   103.388    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        103.388    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                 98.668    

Slack (MET) :             98.672ns  (required time - arrival time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.419ns (39.133%)  route 0.652ns (60.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 103.236 - 100.000 ) 
    Source Clock Delay      (SCD):    3.621ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.832     1.832    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.928 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.693     3.621    tap/dmi_tck
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.419     4.040 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.652     4.692    tap/dmi[3]
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.569   101.569    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.660 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.576   103.236    tap/dmi_tck
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism              0.385   103.621    
                         clock uncertainty           -0.035   103.586    
    SLICE_X4Y127         FDRE (Setup_fdre_C_D)       -0.222   103.364    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                        103.364    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                 98.672    

Slack (MET) :             98.699ns  (required time - arrival time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.575%)  route 0.614ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 103.240 - 100.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.832     1.832    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.928 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.697     3.625    tap/dmi_tck
    SLICE_X3Y128         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.419     4.044 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.614     4.658    tap/dmi[26]
    SLICE_X3Y128         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.569   101.569    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.660 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.240    tap/dmi_tck
    SLICE_X3Y128         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism              0.385   103.625    
                         clock uncertainty           -0.035   103.590    
    SLICE_X3Y128         FDRE (Setup_fdre_C_D)       -0.233   103.357    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                        103.357    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                 98.699    

Slack (MET) :             98.761ns  (required time - arrival time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.719%)  route 0.640ns (55.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 103.241 - 100.000 ) 
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.832     1.832    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.928 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.698     3.626    tap/dmi_tck
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.518     4.144 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.640     4.784    tap/dmi[20]
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.569   101.569    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.660 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.581   103.241    tap/dmi_tck
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism              0.385   103.626    
                         clock uncertainty           -0.035   103.591    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)       -0.045   103.546    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                        103.546    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 98.761    

Slack (MET) :             98.798ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.317%)  route 0.622ns (57.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 103.236 - 100.000 ) 
    Source Clock Delay      (SCD):    3.621ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.832     1.832    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.928 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.693     3.621    tap/dmi_tck
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     4.077 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           0.622     4.699    tap/dmi[1]
    SLICE_X5Y127         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.569   101.569    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.660 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.576   103.236    tap/dmi_tck
    SLICE_X5Y127         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.363   103.599    
                         clock uncertainty           -0.035   103.564    
    SLICE_X5Y127         FDSE (Setup_fdse_C_D)       -0.067   103.497    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        103.497    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                 98.798    

Slack (MET) :             98.805ns  (required time - arrival time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.518ns (45.759%)  route 0.614ns (54.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 103.241 - 100.000 ) 
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.832     1.832    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.928 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.698     3.626    tap/dmi_tck
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.518     4.144 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.614     4.758    tap/dmi[21]
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.569   101.569    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.660 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.581   103.241    tap/dmi_tck
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism              0.385   103.626    
                         clock uncertainty           -0.035   103.591    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)       -0.028   103.563    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                        103.563    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                 98.805    

Slack (MET) :             98.819ns  (required time - arrival time)
  Source:                 tap/dmi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.169%)  route 0.580ns (52.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 103.240 - 100.000 ) 
    Source Clock Delay      (SCD):    3.625ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.832     1.832    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.928 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.697     3.625    tap/dmi_tck
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.518     4.143 r  tap/dmi_reg[11]/Q
                         net (fo=1, routed)           0.580     4.723    tap/dmi[11]
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.569   101.569    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   101.660 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.580   103.240    tap/dmi_tck
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[10]/C
                         clock pessimism              0.385   103.625    
                         clock uncertainty           -0.035   103.590    
    SLICE_X2Y128         FDRE (Setup_fdre_C_D)       -0.047   103.543    tap/dmi_reg[10]
  -------------------------------------------------------------------
                         required time                        103.543    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 98.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.591     1.327    tap/dmi_tck
    SLICE_X3Y129         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.468 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.110     1.578    tap/dmi[12]
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.715    tap/dmi_tck
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.376     1.340    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.076     1.416    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.589     1.325    tap/dmi_tck
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.128     1.453 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.062     1.514    tap/dmi[2]
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.711    tap/dmi_tck
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism             -0.387     1.325    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)        -0.008     1.317    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dmi_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.162%)  route 0.171ns (54.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.589     1.325    tap/dmi_tck
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.466 r  tap/dmi_reg[27]/Q
                         net (fo=1, routed)           0.171     1.637    tap/dmi[27]
    SLICE_X3Y128         FDRE                                         r  tap/dmi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.715    tap/dmi_tck
    SLICE_X3Y128         FDRE                                         r  tap/dmi_reg[26]/C
                         clock pessimism             -0.353     1.363    
    SLICE_X3Y128         FDRE (Hold_fdre_C_D)         0.075     1.438    tap/dmi_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.080%)  route 0.172ns (54.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.326    tap/dmi_tck
    SLICE_X3Y127         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDSE (Prop_fdse_C_Q)         0.141     1.467 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.172     1.638    tap/dmi[4]
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.856     1.711    tap/dmi_tck
    SLICE_X4Y127         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.353     1.359    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)         0.078     1.437    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.326    tap/dmi_tck
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164     1.490 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.110     1.600    tap/dmi[10]
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.715    tap/dmi_tck
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.390     1.326    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.064     1.390    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 tap/dmi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.591     1.327    tap/dmi_tck
    SLICE_X3Y129         FDRE                                         r  tap/dmi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.468 r  tap/dmi_reg[16]/Q
                         net (fo=1, routed)           0.145     1.613    tap/dmi[16]
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.860     1.715    tap/dmi_tck
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[15]/C
                         clock pessimism             -0.376     1.340    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.063     1.403    tap/dmi_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.326    tap/dmi_tck
    SLICE_X3Y128         FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.141     1.467 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.166     1.633    tap/dmi[22]
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.716    tap/dmi_tck
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism             -0.376     1.341    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.063     1.404    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.326    tap/dmi_tck
    SLICE_X2Y128         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.148     1.474 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.113     1.587    tap/dmi[7]
    SLICE_X3Y127         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.859     1.714    tap/dmi_tck
    SLICE_X3Y127         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism             -0.376     1.339    
    SLICE_X3Y127         FDSE (Hold_fdse_C_D)         0.017     1.356    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.591     1.327    tap/dmi_tck
    SLICE_X3Y129         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.468 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           0.176     1.644    tap/dmi[17]
    SLICE_X3Y129         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.716    tap/dmi_tck
    SLICE_X3Y129         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism             -0.390     1.327    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.070     1.397    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.710     0.710    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.736 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.591     1.327    tap/dmi_tck
    SLICE_X2Y129         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDRE (Prop_fdre_C_Q)         0.164     1.491 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.172     1.663    tap/dmi[18]
    SLICE_X3Y129         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.826     0.826    tap_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.855 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.861     1.716    tap/dmi_tck
    SLICE_X3Y129         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.377     1.340    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.072     1.412    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y127   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y128   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y128   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y129   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y129   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y128   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y128   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y129   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y129   tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X3Y127   tap/dmi_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X3Y127   tap/dmi_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X3Y127   tap/dmi_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y127   tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y128   tap/dmi_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y128   tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y128   tap/dmi_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y128   tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y129   tap/dmi_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y129   tap/dmi_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y127   tap/dmi_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y128   tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y128   tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y128   tap/dmi_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y128   tap/dmi_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y127   tap/dmi_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y128   tap/dmi_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y128   tap/dmi_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y128   tap/dmi_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y128   tap/dmi_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       98.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.060ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.744ns (37.576%)  route 1.236ns (62.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.703     3.492    tap/dtmcs_tck
    SLICE_X75Y80         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_fdre_C_Q)         0.419     3.911 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           1.236     5.147    tap/dtmcs[26]
    SLICE_X75Y80         LUT3 (Prop_lut3_I2_O)        0.325     5.472 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     5.472    tap/dtmcs[25]_i_1_n_0
    SLICE_X75Y80         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X75Y80         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.366   103.492    
                         clock uncertainty           -0.035   103.457    
    SLICE_X75Y80         FDRE (Setup_fdre_C_D)        0.075   103.532    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                        103.532    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 98.060    

Slack (MET) :             98.237ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.608ns (36.146%)  route 1.074ns (63.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 103.038 - 100.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.696     3.485    tap/dtmcs_tck
    SLICE_X72Y77         FDRE                                         r  tap/dtmcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.456     3.941 r  tap/dtmcs_reg[1]/Q
                         net (fo=2, routed)           1.074     5.015    tap/dtmcs[1]
    SLICE_X69Y77         LUT3 (Prop_lut3_I0_O)        0.152     5.167 r  tap/dtmcs_r[1]_i_1/O
                         net (fo=1, routed)           0.000     5.167    tap/dtmcs_r[1]_i_1_n_0
    SLICE_X69Y77         FDRE                                         r  tap/dtmcs_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.495   103.038    tap/dtmcs_tck
    SLICE_X69Y77         FDRE                                         r  tap/dtmcs_r_reg[1]/C
                         clock pessimism              0.326   103.364    
                         clock uncertainty           -0.035   103.329    
    SLICE_X69Y77         FDRE (Setup_fdre_C_D)        0.075   103.404    tap/dtmcs_r_reg[1]
  -------------------------------------------------------------------
                         required time                        103.404    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                 98.237    

Slack (MET) :             98.240ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.419ns (29.784%)  route 0.988ns (70.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 103.120 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.698     3.487    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y77         FDRE (Prop_fdre_C_Q)         0.419     3.906 r  tap/dtmcs_reg[13]/Q
                         net (fo=2, routed)           0.988     4.894    tap/dtmcs[13]
    SLICE_X72Y76         FDRE                                         r  tap/dtmcs_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.577   103.120    tap/dtmcs_tck
    SLICE_X72Y76         FDRE                                         r  tap/dtmcs_r_reg[13]/C
                         clock pessimism              0.326   103.446    
                         clock uncertainty           -0.035   103.411    
    SLICE_X72Y76         FDRE (Setup_fdre_C_D)       -0.277   103.134    tap/dtmcs_r_reg[13]
  -------------------------------------------------------------------
                         required time                        103.134    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                 98.240    

Slack (MET) :             98.283ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.609ns (34.079%)  route 1.178ns (65.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 103.129 - 100.000 ) 
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.695     3.484    tap/dtmcs_tck
    SLICE_X75Y75         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.456     3.940 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.178     5.118    tap/dtmcs[34]
    SLICE_X74Y82         LUT3 (Prop_lut3_I2_O)        0.153     5.271 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.271    tap/dtmcs[33]_i_2_n_0
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.129    tap/dtmcs_tck
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.342   103.471    
                         clock uncertainty           -0.035   103.436    
    SLICE_X74Y82         FDRE (Setup_fdre_C_D)        0.118   103.554    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.554    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                 98.283    

Slack (MET) :             98.326ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.580ns (34.112%)  route 1.120ns (65.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.698     3.487    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y77         FDRE (Prop_fdre_C_Q)         0.456     3.943 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           1.120     5.063    tap/dtmcs[16]
    SLICE_X76Y80         LUT3 (Prop_lut3_I2_O)        0.124     5.187 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     5.187    tap/dtmcs[15]_i_1_n_0
    SLICE_X76Y80         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X76Y80         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.342   103.468    
                         clock uncertainty           -0.035   103.433    
    SLICE_X76Y80         FDRE (Setup_fdre_C_D)        0.081   103.514    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                        103.514    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 98.326    

Slack (MET) :             98.363ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.419ns (30.434%)  route 0.958ns (69.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.703     3.492    tap/dtmcs_tck
    SLICE_X75Y80         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_fdre_C_Q)         0.419     3.911 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           0.958     4.869    tap/dtmcs[25]
    SLICE_X74Y80         FDRE                                         r  tap/dtmcs_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X74Y80         FDRE                                         r  tap/dtmcs_r_reg[25]/C
                         clock pessimism              0.344   103.470    
                         clock uncertainty           -0.035   103.435    
    SLICE_X74Y80         FDRE (Setup_fdre_C_D)       -0.203   103.232    tap/dtmcs_r_reg[25]
  -------------------------------------------------------------------
                         required time                        103.232    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                 98.363    

Slack (MET) :             98.397ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.419ns (33.680%)  route 0.825ns (66.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 103.120 - 100.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.698     3.487    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y77         FDRE (Prop_fdre_C_Q)         0.419     3.906 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.825     4.731    tap/dtmcs[3]
    SLICE_X72Y76         FDRE                                         r  tap/dtmcs_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.577   103.120    tap/dtmcs_tck
    SLICE_X72Y76         FDRE                                         r  tap/dtmcs_r_reg[3]/C
                         clock pessimism              0.326   103.446    
                         clock uncertainty           -0.035   103.411    
    SLICE_X72Y76         FDRE (Setup_fdre_C_D)       -0.283   103.128    tap/dtmcs_r_reg[3]
  -------------------------------------------------------------------
                         required time                        103.128    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                 98.397    

Slack (MET) :             98.424ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.456ns (30.940%)  route 1.018ns (69.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 103.120 - 100.000 ) 
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.695     3.484    tap/dtmcs_tck
    SLICE_X75Y75         FDRE                                         r  tap/dtmcs_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.456     3.940 r  tap/dtmcs_reg[35]/Q
                         net (fo=2, routed)           1.018     4.958    tap/dtmcs[35]
    SLICE_X75Y75         FDRE                                         r  tap/dtmcs_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.577   103.120    tap/dtmcs_tck
    SLICE_X75Y75         FDRE                                         r  tap/dtmcs_reg[34]/C
                         clock pessimism              0.364   103.484    
                         clock uncertainty           -0.035   103.449    
    SLICE_X75Y75         FDRE (Setup_fdre_C_D)       -0.067   103.382    tap/dtmcs_reg[34]
  -------------------------------------------------------------------
                         required time                        103.382    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                 98.424    

Slack (MET) :             98.442ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.610ns (38.185%)  route 0.987ns (61.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.702     3.491    tap/dtmcs_tck
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456     3.947 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.987     4.935    tap/dtmcs[7]
    SLICE_X77Y79         LUT3 (Prop_lut3_I2_O)        0.154     5.089 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000     5.089    tap/dtmcs[6]_i_1_n_0
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.365   103.491    
                         clock uncertainty           -0.035   103.456    
    SLICE_X77Y79         FDRE (Setup_fdre_C_D)        0.075   103.531    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        103.531    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                 98.442    

Slack (MET) :             98.450ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.297%)  route 0.956ns (67.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 103.122 - 100.000 ) 
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.695     3.484    tap/dtmcs_tck
    SLICE_X75Y75         FDRE                                         r  tap/dtmcs_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.456     3.940 r  tap/dtmcs_reg[36]/Q
                         net (fo=2, routed)           0.956     4.896    tap/dtmcs[36]
    SLICE_X77Y73         FDRE                                         r  tap/dtmcs_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.579   103.122    tap/dtmcs_tck
    SLICE_X77Y73         FDRE                                         r  tap/dtmcs_r_reg[36]/C
                         clock pessimism              0.326   103.448    
                         clock uncertainty           -0.035   103.413    
    SLICE_X77Y73         FDRE (Setup_fdre_C_D)       -0.067   103.346    tap/dtmcs_r_reg[36]
  -------------------------------------------------------------------
                         required time                        103.346    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                 98.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.253    tap/dtmcs_tck
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.141     1.394 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.065     1.459    tap/dtmcs[18]
    SLICE_X76Y79         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.632    tap/dtmcs_tck
    SLICE_X76Y79         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism             -0.366     1.266    
    SLICE_X76Y79         FDRE (Hold_fdre_C_D)         0.076     1.342    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.551%)  route 0.127ns (47.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.252    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y77         FDRE (Prop_fdre_C_Q)         0.141     1.393 r  tap/dtmcs_reg[12]/Q
                         net (fo=2, routed)           0.127     1.521    tap/dtmcs[12]
    SLICE_X76Y79         FDRE                                         r  tap/dtmcs_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.632    tap/dtmcs_tck
    SLICE_X76Y79         FDRE                                         r  tap/dtmcs_r_reg[12]/C
                         clock pessimism             -0.365     1.267    
    SLICE_X76Y79         FDRE (Hold_fdre_C_D)         0.075     1.342    tap/dtmcs_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.707%)  route 0.127ns (47.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.254    tap/dtmcs_tck
    SLICE_X75Y80         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_fdre_C_Q)         0.141     1.395 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.127     1.522    tap/dtmcs[22]
    SLICE_X74Y80         FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.633    tap/dtmcs_tck
    SLICE_X74Y80         FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism             -0.366     1.267    
    SLICE_X74Y80         FDRE (Hold_fdre_C_D)         0.076     1.343    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.253    tap/dtmcs_tck
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.141     1.394 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.112     1.506    tap/dtmcs[7]
    SLICE_X76Y79         FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.632    tap/dtmcs_tck
    SLICE_X76Y79         FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism             -0.366     1.266    
    SLICE_X76Y79         FDRE (Hold_fdre_C_D)         0.053     1.319    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.256    tap/dtmcs_tck
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDRE (Prop_fdre_C_Q)         0.164     1.420 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.094     1.515    tap/dtmcs[28]
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.635    tap/dtmcs_tck
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism             -0.366     1.269    
    SLICE_X75Y82         FDRE (Hold_fdre_C_D)         0.057     1.326    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.148ns (66.181%)  route 0.076ns (33.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.256    tap/dtmcs_tck
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDRE (Prop_fdre_C_Q)         0.148     1.404 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           0.076     1.480    tap/dtmcs[31]
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.635    tap/dtmcs_tck
    SLICE_X75Y82         FDRE                                         r  tap/dtmcs_r_reg[31]/C
                         clock pessimism             -0.366     1.269    
    SLICE_X75Y82         FDRE (Hold_fdre_C_D)         0.018     1.287    tap/dtmcs_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.753%)  route 0.121ns (46.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.586     1.253    tap/dtmcs_tck
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.141     1.394 r  tap/dtmcs_reg[19]/Q
                         net (fo=2, routed)           0.121     1.516    tap/dtmcs[19]
    SLICE_X77Y81         FDRE                                         r  tap/dtmcs_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.859     1.634    tap/dtmcs_tck
    SLICE_X77Y81         FDRE                                         r  tap/dtmcs_r_reg[19]/C
                         clock pessimism             -0.365     1.269    
    SLICE_X77Y81         FDRE (Hold_fdre_C_D)         0.047     1.316    tap/dtmcs_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.613%)  route 0.111ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.254    tap/dtmcs_tck
    SLICE_X76Y80         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y80         FDRE (Prop_fdre_C_Q)         0.164     1.418 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           0.111     1.529    tap/dtmcs[15]
    SLICE_X74Y80         FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.633    tap/dtmcs_tck
    SLICE_X74Y80         FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism             -0.365     1.268    
    SLICE_X74Y80         FDRE (Hold_fdre_C_D)         0.059     1.327    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.057%)  route 0.115ns (44.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.582     1.249    tap/dtmcs_tck
    SLICE_X75Y75         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y75         FDRE (Prop_fdre_C_Q)         0.141     1.390 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.115     1.505    tap/dtmcs[37]
    SLICE_X75Y75         FDRE                                         r  tap/dtmcs_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.852     1.627    tap/dtmcs_tck
    SLICE_X75Y75         FDRE                                         r  tap/dtmcs_reg[36]/C
                         clock pessimism             -0.378     1.249    
    SLICE_X75Y75         FDRE (Hold_fdre_C_D)         0.047     1.296    tap/dtmcs_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.391%)  route 0.184ns (56.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.583     1.250    tap/dtmcs_tck
    SLICE_X72Y77         FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141     1.391 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           0.184     1.575    tap/dtmcs[40]
    SLICE_X75Y75         FDRE                                         r  tap/dtmcs_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.852     1.627    tap/dtmcs_tck
    SLICE_X75Y75         FDRE                                         r  tap/dtmcs_reg[39]/C
                         clock pessimism             -0.342     1.285    
    SLICE_X75Y75         FDRE (Hold_fdre_C_D)         0.076     1.361    tap/dtmcs_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y77   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X74Y79   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X74Y79   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y79   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y76   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X74Y79   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X74Y80   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X76Y79   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X77Y81   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y77   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y76   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y80   tap/dtmcs_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y81   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y81   tap/dtmcs_r_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y77   tap/dtmcs_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y81   tap/dtmcs_r_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y80   tap/dtmcs_r_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y80   tap/dtmcs_r_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X77Y81   tap/dtmcs_r_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y77   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y77   tap/dtmcs_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y79   tap/dtmcs_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y79   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y79   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y79   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y79   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y79   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y76   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y76   tap/dtmcs_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.906ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.580ns (53.335%)  route 0.507ns (46.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.046ns = ( 101.046 - 100.000 ) 
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.232     1.232    tap/idcode_tck
    SLICE_X31Y81         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.456     1.688 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.507     2.195    tap/idcode[0]
    SLICE_X31Y81         LUT3 (Prop_lut3_I2_O)        0.124     2.319 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.319    tap/idcode[0]_i_1_n_0
    SLICE_X31Y81         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.046   101.046    tap/idcode_tck
    SLICE_X31Y81         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.186   101.232    
                         clock uncertainty           -0.035   101.196    
    SLICE_X31Y81         FDRE (Setup_fdre_C_D)        0.029   101.225    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.225    
                         arrival time                          -2.319    
  -------------------------------------------------------------------
                         slack                                 98.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.568ns
    Source Clock Delay      (SCD):    0.487ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.487     0.487    tap/idcode_tck
    SLICE_X31Y81         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     0.628 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.170     0.798    tap/idcode[0]
    SLICE_X31Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.843 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.843    tap/idcode[0]_i_1_n_0
    SLICE_X31Y81         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.568     0.568    tap/idcode_tck
    SLICE_X31Y81         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.081     0.487    
    SLICE_X31Y81         FDRE (Hold_fdre_C_D)         0.091     0.578    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X31Y81  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X31Y81  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X31Y81  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X31Y81  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X31Y81  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk/inst/clk_in1
  To Clock:  vga_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5_clk_wiz_0
  To Clock:  clk_31_5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.330ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.792ns (24.866%)  route 5.415ns (75.134%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 28.909 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -2.309    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y142        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -1.853 f  swervolf/vga/dtg/pixel_column_reg[8]/Q
                         net (fo=16, routed)          1.224    -0.629    swervolf/vga/dtg/pix_col[8]
    SLICE_X83Y143        LUT4 (Prop_lut4_I3_O)        0.152    -0.477 r  swervolf/vga/dtg/vga_r[3]_i_50/O
                         net (fo=8, routed)           1.133     0.656    swervolf/vga/dtg/vga_r[3]_i_50_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.358     1.014 r  swervolf/vga/dtg/vga_r[3]_i_29/O
                         net (fo=6, routed)           1.071     2.084    swervolf/vga/dtg/vga_r[3]_i_29_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I4_O)        0.376     2.460 r  swervolf/vga/dtg/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.436     2.897    swervolf/vga/dtg/vga_r[3]_i_17_n_0
    SLICE_X86Y140        LUT6 (Prop_lut6_I3_O)        0.326     3.223 r  swervolf/vga/dtg/vga_r[3]_i_6/O
                         net (fo=1, routed)           0.825     4.048    swervolf/vga/dtg/vga_r[3]_i_6_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.172 r  swervolf/vga/dtg/vga_r[3]_i_2/O
                         net (fo=2, routed)           0.726     4.898    swervolf/vga/dtg_n_3
    SLICE_X88Y141        FDRE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.595    28.909    swervolf/vga/clk_31_5
    SLICE_X88Y141        FDRE                                         r  swervolf/vga/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.489    29.398    
                         clock uncertainty           -0.142    29.256    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.028    29.228    swervolf/vga/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 24.330    

Slack (MET) :             24.520ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.792ns (25.536%)  route 5.226ns (74.464%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 28.909 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.309ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.713    -2.309    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y142        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.456    -1.853 f  swervolf/vga/dtg/pixel_column_reg[8]/Q
                         net (fo=16, routed)          1.224    -0.629    swervolf/vga/dtg/pix_col[8]
    SLICE_X83Y143        LUT4 (Prop_lut4_I3_O)        0.152    -0.477 r  swervolf/vga/dtg/vga_r[3]_i_50/O
                         net (fo=8, routed)           1.133     0.656    swervolf/vga/dtg/vga_r[3]_i_50_n_0
    SLICE_X84Y140        LUT3 (Prop_lut3_I1_O)        0.358     1.014 r  swervolf/vga/dtg/vga_r[3]_i_29/O
                         net (fo=6, routed)           1.071     2.084    swervolf/vga/dtg/vga_r[3]_i_29_n_0
    SLICE_X86Y140        LUT5 (Prop_lut5_I4_O)        0.376     2.460 r  swervolf/vga/dtg/vga_r[3]_i_17/O
                         net (fo=1, routed)           0.436     2.897    swervolf/vga/dtg/vga_r[3]_i_17_n_0
    SLICE_X86Y140        LUT6 (Prop_lut6_I3_O)        0.326     3.223 r  swervolf/vga/dtg/vga_r[3]_i_6/O
                         net (fo=1, routed)           0.825     4.048    swervolf/vga/dtg/vga_r[3]_i_6_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I0_O)        0.124     4.172 r  swervolf/vga/dtg/vga_r[3]_i_2/O
                         net (fo=2, routed)           0.536     4.709    swervolf/vga/dtg_n_3
    SLICE_X88Y141        FDRE                                         r  swervolf/vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.595    28.909    swervolf/vga/clk_31_5
    SLICE_X88Y141        FDRE                                         r  swervolf/vga/vga_r_reg[3]/C
                         clock pessimism              0.489    29.398    
                         clock uncertainty           -0.142    29.256    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.028    29.228    swervolf/vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                 24.520    

Slack (MET) :             24.750ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[1]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 1.306ns (19.243%)  route 5.481ns (80.757%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 28.910 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.714    -2.308    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.852 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=14, routed)          0.997    -0.855    swervolf/vga/dtg/pix_col[9]
    SLICE_X83Y142        LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  swervolf/vga/dtg/vga_r[3]_i_33/O
                         net (fo=24, routed)          0.996     0.266    swervolf/vga/dtg/vga_r[3]_i_33_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.152     0.418 r  swervolf/vga/dtg/vga_r[3]_i_38/O
                         net (fo=1, routed)           0.819     1.237    swervolf/vga/dtg/vga_r[3]_i_38_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     1.563 r  swervolf/vga/dtg/vga_r[3]_i_20/O
                         net (fo=2, routed)           0.814     2.377    swervolf/vga/dtg/vga_r[3]_i_20_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  swervolf/vga/dtg/vga_r[1]_i_2/O
                         net (fo=1, routed)           0.951     3.452    swervolf/vga/dtg/vga_r[1]_i_2_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     3.576 r  swervolf/vga/dtg/vga_r[1]_i_1/O
                         net (fo=10, routed)          0.903     4.479    swervolf/vga/dtg_n_2
    SLICE_X88Y143        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    28.910    swervolf/vga/clk_31_5
    SLICE_X88Y143        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_8/C
                         clock pessimism              0.489    29.399    
                         clock uncertainty           -0.142    29.257    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.028    29.229    swervolf/vga/vga_r_reg[1]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                 24.750    

Slack (MET) :             24.901ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.306ns (19.795%)  route 5.291ns (80.205%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 28.910 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.714    -2.308    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.852 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=14, routed)          0.997    -0.855    swervolf/vga/dtg/pix_col[9]
    SLICE_X83Y142        LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  swervolf/vga/dtg/vga_r[3]_i_33/O
                         net (fo=24, routed)          0.996     0.266    swervolf/vga/dtg/vga_r[3]_i_33_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.152     0.418 r  swervolf/vga/dtg/vga_r[3]_i_38/O
                         net (fo=1, routed)           0.819     1.237    swervolf/vga/dtg/vga_r[3]_i_38_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     1.563 r  swervolf/vga/dtg/vga_r[3]_i_20/O
                         net (fo=2, routed)           0.814     2.377    swervolf/vga/dtg/vga_r[3]_i_20_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  swervolf/vga/dtg/vga_r[1]_i_2/O
                         net (fo=1, routed)           0.951     3.452    swervolf/vga/dtg/vga_r[1]_i_2_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     3.576 r  swervolf/vga/dtg/vga_r[1]_i_1/O
                         net (fo=10, routed)          0.714     4.290    swervolf/vga/dtg_n_2
    SLICE_X89Y143        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    28.910    swervolf/vga/clk_31_5
    SLICE_X89Y143        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica/C
                         clock pessimism              0.489    29.399    
                         clock uncertainty           -0.142    29.257    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.067    29.190    swervolf/vga/vga_r_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         29.190    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                 24.901    

Slack (MET) :             24.940ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[1]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.306ns (19.795%)  route 5.291ns (80.205%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 28.910 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.714    -2.308    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.852 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=14, routed)          0.997    -0.855    swervolf/vga/dtg/pix_col[9]
    SLICE_X83Y142        LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  swervolf/vga/dtg/vga_r[3]_i_33/O
                         net (fo=24, routed)          0.996     0.266    swervolf/vga/dtg/vga_r[3]_i_33_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.152     0.418 r  swervolf/vga/dtg/vga_r[3]_i_38/O
                         net (fo=1, routed)           0.819     1.237    swervolf/vga/dtg/vga_r[3]_i_38_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     1.563 r  swervolf/vga/dtg/vga_r[3]_i_20/O
                         net (fo=2, routed)           0.814     2.377    swervolf/vga/dtg/vga_r[3]_i_20_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  swervolf/vga/dtg/vga_r[1]_i_2/O
                         net (fo=1, routed)           0.951     3.452    swervolf/vga/dtg/vga_r[1]_i_2_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     3.576 r  swervolf/vga/dtg/vga_r[1]_i_1/O
                         net (fo=10, routed)          0.714     4.290    swervolf/vga/dtg_n_2
    SLICE_X88Y143        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    28.910    swervolf/vga/clk_31_5
    SLICE_X88Y143        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_7/C
                         clock pessimism              0.489    29.399    
                         clock uncertainty           -0.142    29.257    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.028    29.229    swervolf/vga/vga_r_reg[1]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                 24.940    

Slack (MET) :             25.100ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.306ns (20.304%)  route 5.126ns (79.696%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 28.908 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.714    -2.308    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.852 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=14, routed)          0.997    -0.855    swervolf/vga/dtg/pix_col[9]
    SLICE_X83Y142        LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  swervolf/vga/dtg/vga_r[3]_i_33/O
                         net (fo=24, routed)          0.996     0.266    swervolf/vga/dtg/vga_r[3]_i_33_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.152     0.418 r  swervolf/vga/dtg/vga_r[3]_i_38/O
                         net (fo=1, routed)           0.819     1.237    swervolf/vga/dtg/vga_r[3]_i_38_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     1.563 r  swervolf/vga/dtg/vga_r[3]_i_20/O
                         net (fo=2, routed)           0.814     2.377    swervolf/vga/dtg/vga_r[3]_i_20_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  swervolf/vga/dtg/vga_r[1]_i_2/O
                         net (fo=1, routed)           0.951     3.452    swervolf/vga/dtg/vga_r[1]_i_2_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     3.576 r  swervolf/vga/dtg/vga_r[1]_i_1/O
                         net (fo=10, routed)          0.548     4.124    swervolf/vga/dtg_n_2
    SLICE_X88Y139        FDRE                                         r  swervolf/vga/vga_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.594    28.908    swervolf/vga/clk_31_5
    SLICE_X88Y139        FDRE                                         r  swervolf/vga/vga_r_reg[1]/C
                         clock pessimism              0.489    29.397    
                         clock uncertainty           -0.142    29.255    
    SLICE_X88Y139        FDRE (Setup_fdre_C_D)       -0.031    29.224    swervolf/vga/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                         29.224    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                 25.100    

Slack (MET) :             25.103ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[1]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 1.306ns (20.304%)  route 5.126ns (79.696%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 28.908 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.714    -2.308    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.852 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=14, routed)          0.997    -0.855    swervolf/vga/dtg/pix_col[9]
    SLICE_X83Y142        LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  swervolf/vga/dtg/vga_r[3]_i_33/O
                         net (fo=24, routed)          0.996     0.266    swervolf/vga/dtg/vga_r[3]_i_33_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.152     0.418 r  swervolf/vga/dtg/vga_r[3]_i_38/O
                         net (fo=1, routed)           0.819     1.237    swervolf/vga/dtg/vga_r[3]_i_38_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     1.563 r  swervolf/vga/dtg/vga_r[3]_i_20/O
                         net (fo=2, routed)           0.814     2.377    swervolf/vga/dtg/vga_r[3]_i_20_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  swervolf/vga/dtg/vga_r[1]_i_2/O
                         net (fo=1, routed)           0.951     3.452    swervolf/vga/dtg/vga_r[1]_i_2_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     3.576 r  swervolf/vga/dtg/vga_r[1]_i_1/O
                         net (fo=10, routed)          0.548     4.124    swervolf/vga/dtg_n_2
    SLICE_X88Y139        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.594    28.908    swervolf/vga/clk_31_5
    SLICE_X88Y139        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_9/C
                         clock pessimism              0.489    29.397    
                         clock uncertainty           -0.142    29.255    
    SLICE_X88Y139        FDRE (Setup_fdre_C_D)       -0.028    29.227    swervolf/vga/vga_r_reg[1]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         29.227    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                 25.103    

Slack (MET) :             25.112ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[1]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 1.306ns (20.380%)  route 5.102ns (79.620%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 28.910 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.714    -2.308    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.852 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=14, routed)          0.997    -0.855    swervolf/vga/dtg/pix_col[9]
    SLICE_X83Y142        LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  swervolf/vga/dtg/vga_r[3]_i_33/O
                         net (fo=24, routed)          0.996     0.266    swervolf/vga/dtg/vga_r[3]_i_33_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.152     0.418 r  swervolf/vga/dtg/vga_r[3]_i_38/O
                         net (fo=1, routed)           0.819     1.237    swervolf/vga/dtg/vga_r[3]_i_38_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     1.563 r  swervolf/vga/dtg/vga_r[3]_i_20/O
                         net (fo=2, routed)           0.814     2.377    swervolf/vga/dtg/vga_r[3]_i_20_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  swervolf/vga/dtg/vga_r[1]_i_2/O
                         net (fo=1, routed)           0.951     3.452    swervolf/vga/dtg/vga_r[1]_i_2_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     3.576 r  swervolf/vga/dtg/vga_r[1]_i_1/O
                         net (fo=10, routed)          0.524     4.100    swervolf/vga/dtg_n_2
    SLICE_X88Y143        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    28.910    swervolf/vga/clk_31_5
    SLICE_X88Y143        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_6/C
                         clock pessimism              0.489    29.399    
                         clock uncertainty           -0.142    29.257    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.045    29.212    swervolf/vga/vga_r_reg[1]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         29.212    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 25.112    

Slack (MET) :             25.126ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[1]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 1.306ns (20.380%)  route 5.102ns (79.620%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 28.910 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.714    -2.308    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.852 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=14, routed)          0.997    -0.855    swervolf/vga/dtg/pix_col[9]
    SLICE_X83Y142        LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  swervolf/vga/dtg/vga_r[3]_i_33/O
                         net (fo=24, routed)          0.996     0.266    swervolf/vga/dtg/vga_r[3]_i_33_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.152     0.418 r  swervolf/vga/dtg/vga_r[3]_i_38/O
                         net (fo=1, routed)           0.819     1.237    swervolf/vga/dtg/vga_r[3]_i_38_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     1.563 r  swervolf/vga/dtg/vga_r[3]_i_20/O
                         net (fo=2, routed)           0.814     2.377    swervolf/vga/dtg/vga_r[3]_i_20_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  swervolf/vga/dtg/vga_r[1]_i_2/O
                         net (fo=1, routed)           0.951     3.452    swervolf/vga/dtg/vga_r[1]_i_2_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     3.576 r  swervolf/vga/dtg/vga_r[1]_i_1/O
                         net (fo=10, routed)          0.524     4.100    swervolf/vga/dtg_n_2
    SLICE_X88Y143        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.596    28.910    swervolf/vga/clk_31_5
    SLICE_X88Y143        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_5/C
                         clock pessimism              0.489    29.399    
                         clock uncertainty           -0.142    29.257    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.031    29.226    swervolf/vga/vga_r_reg[1]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         29.226    
                         arrival time                          -4.100    
  -------------------------------------------------------------------
                         slack                                 25.126    

Slack (MET) :             25.270ns  (required time - arrival time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/vga_r_reg[1]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.746ns  (clk_31_5_clk_wiz_0 rise@31.746ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.306ns (20.899%)  route 4.943ns (79.101%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 28.909 - 31.746 ) 
    Source Clock Delay      (SCD):    -2.308ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.233     1.233    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.714    -2.308    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.456    -1.852 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=14, routed)          0.997    -0.855    swervolf/vga/dtg/pix_col[9]
    SLICE_X83Y142        LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  swervolf/vga/dtg/vga_r[3]_i_33/O
                         net (fo=24, routed)          0.996     0.266    swervolf/vga/dtg/vga_r[3]_i_33_n_0
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.152     0.418 r  swervolf/vga/dtg/vga_r[3]_i_38/O
                         net (fo=1, routed)           0.819     1.237    swervolf/vga/dtg/vga_r[3]_i_38_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.326     1.563 r  swervolf/vga/dtg/vga_r[3]_i_20/O
                         net (fo=2, routed)           0.814     2.377    swervolf/vga/dtg/vga_r[3]_i_20_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  swervolf/vga/dtg/vga_r[1]_i_2/O
                         net (fo=1, routed)           0.951     3.452    swervolf/vga/dtg/vga_r[1]_i_2_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.124     3.576 r  swervolf/vga/dtg/vga_r[1]_i_1/O
                         net (fo=10, routed)          0.365     3.941    swervolf/vga/dtg_n_2
    SLICE_X88Y141        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                     31.746    31.746 r  
    E3                   IBUF                         0.000    31.746 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    32.908    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    25.584 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    27.223    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    27.314 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          1.595    28.909    swervolf/vga/clk_31_5
    SLICE_X88Y141        FDRE                                         r  swervolf/vga/vga_r_reg[1]_lopt_replica_4/C
                         clock pessimism              0.489    29.398    
                         clock uncertainty           -0.142    29.256    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.045    29.211    swervolf/vga/vga_r_reg[1]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         29.211    
                         arrival time                          -3.941    
  -------------------------------------------------------------------
                         slack                                 25.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/vert_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.340%)  route 0.149ns (41.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.814    swervolf/vga/dtg/clk_31_5
    SLICE_X84Y143        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.650 f  swervolf/vga/dtg/pixel_row_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.501    swervolf/vga/dtg/pix_row[3]
    SLICE_X83Y144        LUT6 (Prop_lut6_I3_O)        0.045    -0.456 r  swervolf/vga/dtg/vert_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.456    swervolf/vga/dtg/vert_sync_i_1_n_0
    SLICE_X83Y144        FDRE                                         r  swervolf/vga/dtg/vert_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -1.239    swervolf/vga/dtg/clk_31_5
    SLICE_X83Y144        FDRE                                         r  swervolf/vga/dtg/vert_sync_reg/C
                         clock pessimism              0.441    -0.798    
    SLICE_X83Y144        FDRE (Hold_fdre_C_D)         0.091    -0.707    swervolf/vga/dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.814    swervolf/vga/dtg/clk_31_5
    SLICE_X84Y144        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.650 r  swervolf/vga/dtg/pixel_row_reg[6]/Q
                         net (fo=3, routed)           0.127    -0.523    swervolf/vga/dtg/pix_row[6]
    SLICE_X84Y144        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.413 r  swervolf/vga/dtg/pixel_row_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.413    swervolf/vga/dtg/pixel_row_reg[4]_i_1_n_5
    SLICE_X84Y144        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -1.239    swervolf/vga/dtg/clk_31_5
    SLICE_X84Y144        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[6]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X84Y144        FDRE (Hold_fdre_C_D)         0.134    -0.680    swervolf/vga/dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/horiz_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.531%)  route 0.190ns (50.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.815    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y142        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  swervolf/vga/dtg/pixel_column_reg[5]/Q
                         net (fo=11, routed)          0.190    -0.484    swervolf/vga/dtg/pix_col[5]
    SLICE_X83Y143        LUT6 (Prop_lut6_I4_O)        0.045    -0.439 r  swervolf/vga/dtg/horiz_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.439    swervolf/vga/dtg/horiz_sync_i_1_n_0
    SLICE_X83Y143        FDRE                                         r  swervolf/vga/dtg/horiz_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -1.239    swervolf/vga/dtg/clk_31_5
    SLICE_X83Y143        FDRE                                         r  swervolf/vga/dtg/horiz_sync_reg/C
                         clock pessimism              0.441    -0.798    
    SLICE_X83Y143        FDRE (Hold_fdre_C_D)         0.091    -0.707    swervolf/vga/dtg/horiz_sync_reg
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_row_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.814    swervolf/vga/dtg/clk_31_5
    SLICE_X84Y145        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.164    -0.650 r  swervolf/vga/dtg/pixel_row_reg[10]/Q
                         net (fo=4, routed)           0.137    -0.512    swervolf/vga/dtg/pix_row[10]
    SLICE_X84Y145        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.402 r  swervolf/vga/dtg/pixel_row_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.402    swervolf/vga/dtg/pixel_row_reg[8]_i_1_n_5
    SLICE_X84Y145        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -1.239    swervolf/vga/dtg/clk_31_5
    SLICE_X84Y145        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[10]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.134    -0.680    swervolf/vga/dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pixel_column_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.266%)  route 0.145ns (36.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.815    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y141        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  swervolf/vga/dtg/pixel_column_reg[4]/Q
                         net (fo=11, routed)          0.145    -0.529    swervolf/vga/dtg/pix_col[4]
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.421 r  swervolf/vga/dtg/pixel_column_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.421    swervolf/vga/dtg/pixel_column_reg[4]_i_1_n_4
    SLICE_X85Y141        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -1.240    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y141        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[4]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.105    -0.710    swervolf/vga/dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.494%)  route 0.151ns (35.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.814    swervolf/vga/dtg/clk_31_5
    SLICE_X84Y143        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.650 r  swervolf/vga/dtg/pixel_row_reg[2]/Q
                         net (fo=16, routed)          0.151    -0.499    swervolf/vga/dtg/pix_row[2]
    SLICE_X84Y143        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.389 r  swervolf/vga/dtg/pixel_row_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.389    swervolf/vga/dtg/pixel_row_reg[0]_i_2_n_5
    SLICE_X84Y143        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -1.239    swervolf/vga/dtg/clk_31_5
    SLICE_X84Y143        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[2]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.134    -0.680    swervolf/vga/dtg/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pixel_column_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.341%)  route 0.146ns (36.659%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.815    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y141        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  swervolf/vga/dtg/pixel_column_reg[3]/Q
                         net (fo=15, routed)          0.146    -0.528    swervolf/vga/dtg/pix_col[3]
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.417 r  swervolf/vga/dtg/pixel_column_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.417    swervolf/vga/dtg/pixel_column_reg[4]_i_1_n_5
    SLICE_X85Y141        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -1.240    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y141        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[3]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.105    -0.710    swervolf/vga/dtg/pixel_column_reg[3]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pixel_column_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.256ns (63.791%)  route 0.145ns (36.209%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.599    -0.815    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y142        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  swervolf/vga/dtg/pixel_column_reg[5]/Q
                         net (fo=11, routed)          0.145    -0.528    swervolf/vga/dtg/pix_col[5]
    SLICE_X85Y142        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.413 r  swervolf/vga/dtg/pixel_column_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.413    swervolf/vga/dtg/pixel_column_reg[8]_i_1_n_7
    SLICE_X85Y142        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -1.240    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y142        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[5]/C
                         clock pessimism              0.425    -0.815    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.105    -0.710    swervolf/vga/dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_column_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pixel_column_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.821%)  route 0.152ns (37.179%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.814    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  swervolf/vga/dtg/pixel_column_reg[9]/Q
                         net (fo=14, routed)          0.152    -0.521    swervolf/vga/dtg/pix_col[9]
    SLICE_X85Y143        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.406 r  swervolf/vga/dtg/pixel_column_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.406    swervolf/vga/dtg/pixel_column_reg[11]_i_2_n_7
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -1.239    swervolf/vga/dtg/clk_31_5
    SLICE_X85Y143        FDRE                                         r  swervolf/vga/dtg/pixel_column_reg[9]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X85Y143        FDRE (Hold_fdre_C_D)         0.105    -0.709    swervolf/vga/dtg/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 swervolf/vga/dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Destination:            swervolf/vga/dtg/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5_clk_wiz_0  {rise@0.000ns fall@15.873ns period=31.746ns})
  Path Group:             clk_31_5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5_clk_wiz_0 rise@0.000ns - clk_31_5_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.600    -0.814    swervolf/vga/dtg/clk_31_5
    SLICE_X84Y144        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.650 r  swervolf/vga/dtg/pixel_row_reg[6]/Q
                         net (fo=3, routed)           0.127    -0.523    swervolf/vga/dtg/pix_row[6]
    SLICE_X84Y144        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.377 r  swervolf/vga/dtg/pixel_row_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.377    swervolf/vga/dtg/pixel_row_reg[4]_i_1_n_4
    SLICE_X84Y144        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    vga_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vga_clk/inst/clk_31_5_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vga_clk/inst/clkout1_buf/O
                         net (fo=39, routed)          0.871    -1.239    swervolf/vga/dtg/clk_31_5
    SLICE_X84Y144        FDRE                                         r  swervolf/vga/dtg/pixel_row_reg[7]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X84Y144        FDRE (Hold_fdre_C_D)         0.134    -0.680    swervolf/vga/dtg/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5_clk_wiz_0
Waveform(ns):       { 0.000 15.873 }
Period(ns):         31.746
Sources:            { vga_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.746      29.591     BUFGCTRL_X0Y20   vga_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         31.746      30.497     MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X83Y143    swervolf/vga/dtg/horiz_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X82Y140    swervolf/vga/dtg/pixel_column_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X85Y143    swervolf/vga/dtg/pixel_column_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X85Y143    swervolf/vga/dtg/pixel_column_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X85Y141    swervolf/vga/dtg/pixel_column_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X85Y141    swervolf/vga/dtg/pixel_column_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X85Y141    swervolf/vga/dtg/pixel_column_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.746      30.746     SLICE_X85Y141    swervolf/vga/dtg/pixel_column_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.746      181.614    MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X89Y143    swervolf/vga/vga_r_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y141    swervolf/vga/vga_r_reg[1]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y141    swervolf/vga/vga_r_reg[1]_lopt_replica_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y143    swervolf/vga/vga_r_reg[1]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y143    swervolf/vga/vga_r_reg[1]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y143    swervolf/vga/vga_r_reg[1]_lopt_replica_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y143    swervolf/vga/vga_r_reg[1]_lopt_replica_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y141    swervolf/vga/vga_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y141    swervolf/vga/vga_r_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X82Y140    swervolf/vga/dtg/pixel_column_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y141    swervolf/vga/vga_r_reg[1]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y141    swervolf/vga/vga_r_reg[1]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y141    swervolf/vga/vga_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X88Y141    swervolf/vga/vga_r_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X83Y143    swervolf/vga/dtg/horiz_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X83Y143    swervolf/vga/dtg/horiz_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X82Y140    swervolf/vga/dtg/pixel_column_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X82Y140    swervolf/vga/dtg/pixel_column_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X85Y143    swervolf/vga/dtg/pixel_column_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.873      15.373     SLICE_X85Y143    swervolf/vga/dtg/pixel_column_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   vga_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.718ns (39.131%)  route 1.117ns (60.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 15.877 - 10.000 ) 
    Source Clock Delay      (SCD):    10.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.599    10.260    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X53Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDRE (Prop_fdre_C_Q)         0.419    10.679 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           1.117    11.796    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][30]
    SLICE_X54Y119        LUT4 (Prop_lut4_I0_O)        0.299    12.095 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[56]_i_1/O
                         net (fo=1, routed)           0.000    12.095    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[30]
    SLICE_X54Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.477    15.877    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X54Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.232    16.109    
                         clock uncertainty           -0.172    15.937    
    SLICE_X54Y119        FDCE (Setup_fdce_C_D)        0.079    16.016    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         16.016    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][59]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.718ns (39.745%)  route 1.089ns (60.255%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 15.871 - 10.000 ) 
    Source Clock Delay      (SCD):    10.252ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.591    10.252    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X52Y125        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.419    10.671 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][59]/Q
                         net (fo=1, routed)           1.089    11.760    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][27]
    SLICE_X54Y125        LUT4 (Prop_lut4_I0_O)        0.299    12.059 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[59]_i_1/O
                         net (fo=1, routed)           0.000    12.059    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[27]
    SLICE_X54Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.471    15.871    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X54Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.232    16.103    
                         clock uncertainty           -0.172    15.931    
    SLICE_X54Y125        FDCE (Setup_fdce_C_D)        0.079    16.010    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         16.010    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.580ns (32.961%)  route 1.180ns (67.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.708    10.369    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X81Y109        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.456    10.825 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][21]/Q
                         net (fo=1, routed)           1.180    12.005    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][21]
    SLICE_X82Y110        LUT4 (Prop_lut4_I0_O)        0.124    12.129 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[21]_i_1/O
                         net (fo=1, routed)           0.000    12.129    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[20]
    SLICE_X82Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.172    16.052    
    SLICE_X82Y110        FDCE (Setup_fdce_C_D)        0.031    16.083    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         16.083    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.779ns (45.448%)  route 0.935ns (54.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 15.980 - 10.000 ) 
    Source Clock Delay      (SCD):    10.363ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.702    10.363    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X76Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.478    10.841 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][53]/Q
                         net (fo=1, routed)           0.935    11.776    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][53]
    SLICE_X75Y108        LUT4 (Prop_lut4_I3_O)        0.301    12.077 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[53]_i_1/O
                         net (fo=1, routed)           0.000    12.077    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[52]
    SLICE_X75Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.580    15.980    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]/C
                         clock pessimism              0.232    16.212    
                         clock uncertainty           -0.172    16.040    
    SLICE_X75Y108        FDCE (Setup_fdce_C_D)        0.031    16.071    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[53]
  -------------------------------------------------------------------
                         required time                         16.071    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.580ns (33.904%)  route 1.131ns (66.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.995ns = ( 15.995 - 10.000 ) 
    Source Clock Delay      (SCD):    10.378ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.717    10.378    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X85Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y100        FDRE (Prop_fdre_C_Q)         0.456    10.834 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][11]/Q
                         net (fo=1, routed)           1.131    11.965    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][11]
    SLICE_X83Y100        LUT4 (Prop_lut4_I3_O)        0.124    12.089 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[11]_i_1/O
                         net (fo=1, routed)           0.000    12.089    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[10]
    SLICE_X83Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.595    15.995    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism              0.232    16.227    
                         clock uncertainty           -0.172    16.055    
    SLICE_X83Y100        FDCE (Setup_fdce_C_D)        0.031    16.086    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         16.086    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.580ns (34.693%)  route 1.092ns (65.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 15.878 - 10.000 ) 
    Source Clock Delay      (SCD):    10.270ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.609    10.270    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X51Y117        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.456    10.726 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][35]/Q
                         net (fo=1, routed)           1.092    11.818    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][9]
    SLICE_X52Y118        LUT4 (Prop_lut4_I0_O)        0.124    11.942 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[35]_i_1/O
                         net (fo=1, routed)           0.000    11.942    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[9]
    SLICE_X52Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.478    15.878    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X52Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism              0.232    16.110    
                         clock uncertainty           -0.172    15.938    
    SLICE_X52Y118        FDCE (Setup_fdce_C_D)        0.031    15.969    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         15.969    
                         arrival time                         -11.942    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.642ns (38.025%)  route 1.046ns (61.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 15.992 - 10.000 ) 
    Source Clock Delay      (SCD):    10.365ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.704    10.365    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X78Y111        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.518    10.883 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][1]/Q
                         net (fo=1, routed)           1.046    11.929    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][1]
    SLICE_X82Y110        LUT4 (Prop_lut4_I3_O)        0.124    12.053 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    12.053    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[0]
    SLICE_X82Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.592    15.992    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism              0.232    16.224    
                         clock uncertainty           -0.172    16.052    
    SLICE_X82Y110        FDCE (Setup_fdce_C_D)        0.029    16.081    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         16.081    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.580ns (34.562%)  route 1.098ns (65.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.995ns = ( 15.995 - 10.000 ) 
    Source Clock Delay      (SCD):    10.378ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.717    10.378    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X82Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.456    10.834 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][22]/Q
                         net (fo=1, routed)           1.098    11.932    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][22]
    SLICE_X82Y102        LUT4 (Prop_lut4_I0_O)        0.124    12.056 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[22]_i_1/O
                         net (fo=1, routed)           0.000    12.056    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[21]
    SLICE_X82Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.595    15.995    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X82Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism              0.232    16.227    
                         clock uncertainty           -0.172    16.055    
    SLICE_X82Y102        FDCE (Setup_fdce_C_D)        0.031    16.086    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                         16.086    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  4.029    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.715ns (41.492%)  route 1.008ns (58.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 15.871 - 10.000 ) 
    Source Clock Delay      (SCD):    10.252ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.591    10.252    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X52Y124        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDRE (Prop_fdre_C_Q)         0.419    10.671 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][54]/Q
                         net (fo=1, routed)           1.008    11.679    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[22]
    SLICE_X54Y124        LUT4 (Prop_lut4_I1_O)        0.296    11.975 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[54]_i_1/O
                         net (fo=1, routed)           0.000    11.975    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[22]
    SLICE_X54Y124        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.471    15.871    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X54Y124        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.232    16.103    
                         clock uncertainty           -0.172    15.931    
    SLICE_X54Y124        FDCE (Setup_fdce_C_D)        0.079    16.010    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         16.010    
                         arrival time                         -11.975    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.718ns (43.234%)  route 0.943ns (56.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 15.984 - 10.000 ) 
    Source Clock Delay      (SCD):    10.369ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.708    10.369    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.419    10.788 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           0.943    11.731    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][68]
    SLICE_X79Y103        LUT4 (Prop_lut4_I3_O)        0.299    12.030 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000    12.030    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[67]
    SLICE_X79Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.584    15.984    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.232    16.216    
                         clock uncertainty           -0.172    16.044    
    SLICE_X79Y103        FDCE (Setup_fdce_C_D)        0.031    16.075    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  4.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.593     3.240    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDRE (Prop_fdre_C_Q)         0.141     3.381 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][38]/Q
                         net (fo=1, routed)           0.056     3.438    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][38]
    SLICE_X74Y105        LUT4 (Prop_lut4_I3_O)        0.045     3.483 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[38]_i_1/O
                         net (fo=1, routed)           0.000     3.483    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[37]
    SLICE_X74Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y105        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]/C
                         clock pessimism             -0.280     2.143    
                         clock uncertainty            0.172     2.316    
    SLICE_X74Y105        FDCE (Hold_fdce_C_D)         0.120     2.436    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.591     3.238    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y110        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.141     3.379 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][23]/Q
                         net (fo=1, routed)           0.087     3.467    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][23]
    SLICE_X76Y110        LUT4 (Prop_lut4_I0_O)        0.045     3.512 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[23]_i_1/O
                         net (fo=1, routed)           0.000     3.512    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[22]
    SLICE_X76Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.862     2.422    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y110        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.280     2.141    
                         clock uncertainty            0.172     2.314    
    SLICE_X76Y110        FDCE (Hold_fdce_C_D)         0.120     2.434    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.599     3.246    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X80Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y102        FDRE (Prop_fdre_C_Q)         0.164     3.410 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][45]/Q
                         net (fo=1, routed)           0.049     3.460    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][45]
    SLICE_X81Y102        LUT4 (Prop_lut4_I0_O)        0.045     3.505 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[45]_i_1/O
                         net (fo=1, routed)           0.000     3.505    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[44]
    SLICE_X81Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.868     2.429    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X81Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism             -0.280     2.148    
                         clock uncertainty            0.172     2.321    
    SLICE_X81Y102        FDCE (Hold_fdce_C_D)         0.092     2.413    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.552     3.199    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X53Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDRE (Prop_fdre_C_Q)         0.141     3.340 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][54]/Q
                         net (fo=1, routed)           0.099     3.440    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][28]
    SLICE_X54Y119        LUT4 (Prop_lut4_I0_O)        0.045     3.485 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[54]_i_1/O
                         net (fo=1, routed)           0.000     3.485    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[28]
    SLICE_X54Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.817     2.378    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X54Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism             -0.280     2.097    
                         clock uncertainty            0.172     2.270    
    SLICE_X54Y119        FDCE (Hold_fdce_C_D)         0.121     2.391    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.547     3.194    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X53Y124        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDRE (Prop_fdre_C_Q)         0.141     3.335 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][23]/Q
                         net (fo=1, routed)           0.098     3.434    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][0]
    SLICE_X54Y124        LUT4 (Prop_lut4_I0_O)        0.045     3.479 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[23]_i_1/O
                         net (fo=1, routed)           0.000     3.479    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[0]
    SLICE_X54Y124        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.811     2.372    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X54Y124        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.280     2.091    
                         clock uncertainty            0.172     2.264    
    SLICE_X54Y124        FDCE (Hold_fdce_C_D)         0.121     2.385    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.551     3.198    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X50Y121        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     3.362 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][39]/Q
                         net (fo=1, routed)           0.049     3.412    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][7]
    SLICE_X51Y121        LUT4 (Prop_lut4_I0_O)        0.045     3.457 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[39]_i_1/O
                         net (fo=1, routed)           0.000     3.457    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[7]
    SLICE_X51Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.817     2.377    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X51Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.280     2.096    
                         clock uncertainty            0.172     2.269    
    SLICE_X51Y121        FDCE (Hold_fdce_C_D)         0.092     2.361    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.551     3.198    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X50Y122        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.164     3.362 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           0.051     3.414    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][4]
    SLICE_X51Y122        LUT4 (Prop_lut4_I0_O)        0.045     3.459 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     3.459    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[4]
    SLICE_X51Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.816     2.376    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X51Y122        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.280     2.095    
                         clock uncertainty            0.172     2.268    
    SLICE_X51Y122        FDCE (Hold_fdce_C_D)         0.091     2.359    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.061%)  route 0.114ns (37.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.551     3.198    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X57Y121        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.141     3.339 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][51]/Q
                         net (fo=1, routed)           0.114     3.453    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][25]
    SLICE_X54Y121        LUT4 (Prop_lut4_I0_O)        0.045     3.498 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[51]_i_1/O
                         net (fo=1, routed)           0.000     3.498    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[25]
    SLICE_X54Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.816     2.376    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X54Y121        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]/C
                         clock pessimism             -0.280     2.095    
                         clock uncertainty            0.172     2.268    
    SLICE_X54Y121        FDCE (Hold_fdce_C_D)         0.121     2.389    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.592     3.239    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y108        FDRE (Prop_fdre_C_Q)         0.141     3.380 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][33]/Q
                         net (fo=1, routed)           0.095     3.476    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][33]
    SLICE_X75Y108        LUT4 (Prop_lut4_I0_O)        0.045     3.521 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[33]_i_1/O
                         net (fo=1, routed)           0.000     3.521    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[32]
    SLICE_X75Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.863     2.423    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y108        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism             -0.280     2.142    
                         clock uncertainty            0.172     2.315    
    SLICE_X75Y108        FDCE (Hold_fdce_C_D)         0.091     2.406    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.321%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.593     3.240    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y105        FDRE (Prop_fdre_C_Q)         0.141     3.381 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           0.103     3.485    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][31]
    SLICE_X75Y104        LUT4 (Prop_lut4_I3_O)        0.045     3.530 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[31]_i_1/O
                         net (fo=1, routed)           0.000     3.530    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[30]
    SLICE_X75Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.864     2.424    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism             -0.280     2.143    
                         clock uncertainty            0.172     2.316    
    SLICE_X75Y104        FDCE (Hold_fdce_C_D)         0.092     2.408    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  1.122    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.283ns  (logic 0.580ns (6.248%)  route 8.703ns (93.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.807ns = ( 29.807 - 20.000 ) 
    Source Clock Delay      (SCD):    6.363ns = ( 16.363 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.730    16.363    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.456    16.819 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][31]/Q
                         net (fo=1, routed)           8.703    25.522    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][31]
    SLICE_X86Y94         LUT4 (Prop_lut4_I3_O)        0.124    25.646 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[31]_i_1__0/O
                         net (fo=1, routed)           0.000    25.646    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[28]
    SLICE_X86Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.609    29.807    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.232    30.039    
                         clock uncertainty           -0.173    29.866    
    SLICE_X86Y94         FDCE (Setup_fdce_C_D)        0.031    29.897    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         29.897    
                         arrival time                         -25.646    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.168ns  (logic 0.580ns (6.327%)  route 8.588ns (93.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.806ns = ( 29.806 - 20.000 ) 
    Source Clock Delay      (SCD):    6.362ns = ( 16.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.729    16.362    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.456    16.818 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][61]/Q
                         net (fo=1, routed)           8.588    25.405    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][61]
    SLICE_X87Y91         LUT4 (Prop_lut4_I0_O)        0.124    25.529 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[61]_i_1__0/O
                         net (fo=1, routed)           0.000    25.529    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[58]
    SLICE_X87Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.608    29.806    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]/C
                         clock pessimism              0.232    30.038    
                         clock uncertainty           -0.173    29.865    
    SLICE_X87Y91         FDCE (Setup_fdce_C_D)        0.032    29.897    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[61]
  -------------------------------------------------------------------
                         required time                         29.897    
                         arrival time                         -25.529    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.103ns  (logic 0.580ns (6.371%)  route 8.523ns (93.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.806ns = ( 29.806 - 20.000 ) 
    Source Clock Delay      (SCD):    6.362ns = ( 16.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.729    16.362    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y91         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.456    16.818 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][23]/Q
                         net (fo=1, routed)           8.523    25.341    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][23]
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    25.465 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[23]_i_1__0/O
                         net (fo=1, routed)           0.000    25.465    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[20]
    SLICE_X87Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.608    29.806    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism              0.232    30.038    
                         clock uncertainty           -0.173    29.865    
    SLICE_X87Y91         FDCE (Setup_fdce_C_D)        0.031    29.896    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         29.896    
                         arrival time                         -25.465    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.018ns  (logic 0.580ns (6.432%)  route 8.438ns (93.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.799ns = ( 29.799 - 20.000 ) 
    Source Clock Delay      (SCD):    6.355ns = ( 16.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.722    16.355    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.456    16.811 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/Q
                         net (fo=1, routed)           8.438    25.248    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][30]
    SLICE_X83Y84         LUT4 (Prop_lut4_I3_O)        0.124    25.372 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    25.372    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[27]
    SLICE_X83Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.601    29.799    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism              0.232    30.031    
                         clock uncertainty           -0.173    29.858    
    SLICE_X83Y84         FDCE (Setup_fdce_C_D)        0.031    29.889    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         29.889    
                         arrival time                         -25.372    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][72]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.868ns  (logic 0.580ns (6.541%)  route 8.288ns (93.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.687ns = ( 29.687 - 20.000 ) 
    Source Clock Delay      (SCD):    6.241ns = ( 16.241 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.609    16.241    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y114        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDRE (Prop_fdre_C_Q)         0.456    16.697 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][72]/Q
                         net (fo=1, routed)           8.288    24.985    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][72]
    SLICE_X59Y115        LUT4 (Prop_lut4_I0_O)        0.124    25.109 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[72]_i_1__0/O
                         net (fo=1, routed)           0.000    25.109    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[69]
    SLICE_X59Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.490    29.687    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism              0.232    29.919    
                         clock uncertainty           -0.173    29.746    
    SLICE_X59Y115        FDCE (Setup_fdce_C_D)        0.031    29.777    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         29.777    
                         arrival time                         -25.109    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.897ns  (logic 0.715ns (8.037%)  route 8.182ns (91.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.804ns = ( 29.804 - 20.000 ) 
    Source Clock Delay      (SCD):    6.362ns = ( 16.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.729    16.362    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y88         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.419    16.781 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][37]/Q
                         net (fo=1, routed)           8.182    24.963    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][37]
    SLICE_X88Y88         LUT4 (Prop_lut4_I0_O)        0.296    25.259 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[37]_i_1__0/O
                         net (fo=1, routed)           0.000    25.259    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[34]
    SLICE_X88Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.606    29.804    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]/C
                         clock pessimism              0.232    30.036    
                         clock uncertainty           -0.173    29.863    
    SLICE_X88Y88         FDCE (Setup_fdce_C_D)        0.079    29.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[37]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                         -25.259    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.830ns  (logic 0.580ns (6.569%)  route 8.250ns (93.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.798ns = ( 29.798 - 20.000 ) 
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.723    16.356    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y84         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.456    16.812 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/Q
                         net (fo=1, routed)           8.250    25.061    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][26]
    SLICE_X85Y83         LUT4 (Prop_lut4_I3_O)        0.124    25.185 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    25.185    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[23]
    SLICE_X85Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.600    29.798    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism              0.232    30.030    
                         clock uncertainty           -0.173    29.857    
    SLICE_X85Y83         FDCE (Setup_fdce_C_D)        0.031    29.888    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         29.888    
                         arrival time                         -25.185    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.578ns  (logic 0.580ns (6.761%)  route 7.998ns (93.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.805ns = ( 29.805 - 20.000 ) 
    Source Clock Delay      (SCD):    6.361ns = ( 16.361 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.728    16.361    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y87         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.456    16.817 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][18]/Q
                         net (fo=1, routed)           7.998    24.815    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][18]
    SLICE_X87Y89         LUT4 (Prop_lut4_I3_O)        0.124    24.939 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[18]_i_1__0/O
                         net (fo=1, routed)           0.000    24.939    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[15]
    SLICE_X87Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.607    29.805    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y89         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism              0.232    30.037    
                         clock uncertainty           -0.173    29.864    
    SLICE_X87Y89         FDCE (Setup_fdce_C_D)        0.031    29.895    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                         -24.939    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.610ns  (logic 0.580ns (6.737%)  route 8.030ns (93.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.791ns = ( 29.791 - 20.000 ) 
    Source Clock Delay      (SCD):    6.346ns = ( 16.346 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.713    16.346    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDRE (Prop_fdre_C_Q)         0.456    16.802 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][4]/Q
                         net (fo=1, routed)           8.030    24.831    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][4]
    SLICE_X80Y83         LUT4 (Prop_lut4_I3_O)        0.124    24.955 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    24.955    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[1]
    SLICE_X80Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.593    29.791    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism              0.232    30.023    
                         clock uncertainty           -0.173    29.850    
    SLICE_X80Y83         FDCE (Setup_fdce_C_D)        0.081    29.931    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -24.955    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.575ns  (logic 0.642ns (7.486%)  route 7.933ns (92.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.807ns = ( 29.807 - 20.000 ) 
    Source Clock Delay      (SCD):    6.365ns = ( 16.365 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    12.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    12.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    14.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    14.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.732    16.365    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X88Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.518    16.883 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           7.933    24.816    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X88Y96         LUT4 (Prop_lut4_I0_O)        0.124    24.940 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[43]_i_1__0/O
                         net (fo=1, routed)           0.000    24.940    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[40]
    SLICE_X88Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.609    29.807    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.232    30.039    
                         clock uncertainty           -0.173    29.866    
    SLICE_X88Y96         FDCE (Setup_fdce_C_D)        0.081    29.947    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         29.947    
                         arrival time                         -24.940    
  -------------------------------------------------------------------
                         slack                                  5.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 0.467ns (10.054%)  route 4.178ns (89.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.392ns
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.011    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.367     6.378 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][25]/Q
                         net (fo=1, routed)           4.178    10.555    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][25]
    SLICE_X86Y94         LUT4 (Prop_lut4_I3_O)        0.100    10.655 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    10.655    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[22]
    SLICE_X86Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.730    10.392    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism             -0.232    10.159    
                         clock uncertainty            0.173    10.332    
    SLICE_X86Y94         FDCE (Hold_fdce_C_D)         0.270    10.602    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                        -10.602    
                         arrival time                          10.655    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.467ns (10.028%)  route 4.190ns (89.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.390ns
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.011    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X89Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.367     6.378 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][13]/Q
                         net (fo=1, routed)           4.190    10.568    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][13]
    SLICE_X87Y90         LUT4 (Prop_lut4_I0_O)        0.100    10.668 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    10.668    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[10]
    SLICE_X87Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.728    10.390    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.232    10.157    
                         clock uncertainty            0.173    10.330    
    SLICE_X87Y90         FDCE (Hold_fdce_C_D)         0.269    10.599    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                        -10.599    
                         arrival time                          10.668    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][55]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.576ns (12.342%)  route 4.091ns (87.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.392ns
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.011    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.337     6.348 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][55]/Q
                         net (fo=1, routed)           4.091    10.439    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][55]
    SLICE_X86Y94         LUT4 (Prop_lut4_I3_O)        0.239    10.678 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[55]_i_1__0/O
                         net (fo=1, routed)           0.000    10.678    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[52]
    SLICE_X86Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.730    10.392    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y94         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism             -0.232    10.159    
                         clock uncertainty            0.173    10.332    
    SLICE_X86Y94         FDCE (Hold_fdce_C_D)         0.271    10.603    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                        -10.603    
                         arrival time                          10.678    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][69]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.518ns (11.081%)  route 4.157ns (88.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.270ns
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.487     5.887    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X58Y115        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y115        FDRE (Prop_fdre_C_Q)         0.418     6.305 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][69]/Q
                         net (fo=1, routed)           4.157    10.462    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][69]
    SLICE_X59Y115        LUT4 (Prop_lut4_I3_O)        0.100    10.562 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[69]_i_1__0/O
                         net (fo=1, routed)           0.000    10.562    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[66]
    SLICE_X59Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.609    10.270    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]/C
                         clock pessimism             -0.232    10.038    
                         clock uncertainty            0.173    10.211    
    SLICE_X59Y115        FDCE (Hold_fdce_C_D)         0.269    10.480    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[69]
  -------------------------------------------------------------------
                         required time                        -10.480    
                         arrival time                          10.562    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.627ns (13.241%)  route 4.108ns (86.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.392ns
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.612     6.013    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X88Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.385     6.398 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/Q
                         net (fo=1, routed)           4.108    10.506    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][59]
    SLICE_X88Y96         LUT4 (Prop_lut4_I0_O)        0.242    10.748 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[59]_i_1__0/O
                         net (fo=1, routed)           0.000    10.748    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[56]
    SLICE_X88Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.730    10.392    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism             -0.232    10.159    
                         clock uncertainty            0.173    10.332    
    SLICE_X88Y96         FDCE (Hold_fdce_C_D)         0.331    10.663    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                        -10.663    
                         arrival time                          10.748    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.576ns (12.317%)  route 4.101ns (87.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.382ns
    Source Clock Delay      (SCD):    6.004ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.603     6.004    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y83         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.337     6.341 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][8]/Q
                         net (fo=1, routed)           4.101    10.441    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][8]
    SLICE_X85Y83         LUT4 (Prop_lut4_I0_O)        0.239    10.680 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.680    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[5]
    SLICE_X85Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.720    10.382    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X85Y83         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism             -0.232    10.149    
                         clock uncertainty            0.173    10.322    
    SLICE_X85Y83         FDCE (Hold_fdce_C_D)         0.271    10.593    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.593    
                         arrival time                          10.680    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 0.467ns (9.857%)  route 4.271ns (90.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.377ns
    Source Clock Delay      (SCD):    5.999ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.598     5.999    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.367     6.366 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][34]/Q
                         net (fo=1, routed)           4.271    10.637    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][34]
    SLICE_X80Y84         LUT4 (Prop_lut4_I3_O)        0.100    10.737 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[34]_i_1__0/O
                         net (fo=1, routed)           0.000    10.737    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[31]
    SLICE_X80Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.715    10.377    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y84         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.232    10.144    
                         clock uncertainty            0.173    10.317    
    SLICE_X80Y84         FDCE (Hold_fdce_C_D)         0.330    10.647    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                        -10.647    
                         arrival time                          10.737    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.518ns (10.922%)  route 4.225ns (89.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.391ns
    Source Clock Delay      (SCD):    6.011ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.610     6.011    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X88Y90         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.418     6.429 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/Q
                         net (fo=1, routed)           4.225    10.654    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][16]
    SLICE_X88Y91         LUT4 (Prop_lut4_I3_O)        0.100    10.754 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000    10.754    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[13]
    SLICE_X88Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.729    10.391    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism             -0.232    10.158    
                         clock uncertainty            0.173    10.331    
    SLICE_X88Y91         FDCE (Hold_fdce_C_D)         0.330    10.661    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                        -10.661    
                         arrival time                          10.754    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.467ns (9.835%)  route 4.281ns (90.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.385ns
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.605     6.006    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y85         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.367     6.373 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][22]/Q
                         net (fo=1, routed)           4.281    10.654    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][22]
    SLICE_X84Y85         LUT4 (Prop_lut4_I3_O)        0.100    10.754 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    10.754    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[19]
    SLICE_X84Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.723    10.385    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X84Y85         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]/C
                         clock pessimism             -0.232    10.152    
                         clock uncertainty            0.173    10.325    
    SLICE_X84Y85         FDCE (Hold_fdce_C_D)         0.330    10.655    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[22]
  -------------------------------------------------------------------
                         required time                        -10.655    
                         arrival time                          10.754    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.626ns (13.178%)  route 4.124ns (86.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.392ns
    Source Clock Delay      (SCD):    6.013ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181     2.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634     4.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.612     6.013    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X88Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.385     6.398 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][65]/Q
                         net (fo=1, routed)           4.124    10.522    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][65]
    SLICE_X88Y96         LUT4 (Prop_lut4_I0_O)        0.241    10.763 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[65]_i_1__0/O
                         net (fo=1, routed)           0.000    10.763    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[62]
    SLICE_X88Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.730    10.392    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X88Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]/C
                         clock pessimism             -0.232    10.159    
                         clock uncertainty            0.173    10.332    
    SLICE_X88Y96         FDCE (Hold_fdce_C_D)         0.331    10.663    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[65]
  -------------------------------------------------------------------
                         required time                        -10.663    
                         arrival time                          10.763    
  -------------------------------------------------------------------
                         slack                                  0.100    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       14.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.756ns  (logic 0.456ns (3.879%)  route 11.300ns (96.121%))
  Logic Levels:           0  
  Clock Path Skew:        6.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.692ns = ( 29.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.614     3.403    tap/dtmcs_tck
    SLICE_X69Y77         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDRE (Prop_fdre_C_Q)         0.456     3.859 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          11.300    15.159    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X69Y73         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.494    29.692    tap/clk_core_BUFG
    SLICE_X69Y73         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.692    
                         clock uncertainty           -0.140    29.552    
    SLICE_X69Y73         FDCE (Setup_fdce_C_D)       -0.103    29.449    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.449    
                         arrival time                         -15.159    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             15.151ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        10.722ns  (logic 0.419ns (3.908%)  route 10.303ns (96.092%))
  Logic Levels:           0  
  Clock Path Skew:        6.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.692ns = ( 29.692 - 20.000 ) 
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.693     1.693    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.789 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.614     3.403    tap/dtmcs_tck
    SLICE_X69Y77         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDRE (Prop_fdre_C_Q)         0.419     3.822 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          10.303    14.126    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X71Y76         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.494    29.692    tap/clk_core_BUFG
    SLICE_X71Y76         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.692    
                         clock uncertainty           -0.140    29.552    
    SLICE_X71Y76         FDCE (Setup_fdce_C_D)       -0.275    29.277    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.277    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                 15.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.128ns (2.970%)  route 4.181ns (97.030%))
  Logic Levels:           0  
  Clock Path Skew:        2.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.223    tap/dtmcs_tck
    SLICE_X69Y77         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDRE (Prop_fdre_C_Q)         0.128     1.351 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           4.181     5.533    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X71Y76         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.823     4.084    tap/clk_core_BUFG
    SLICE_X71Y76         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000     4.084    
                         clock uncertainty            0.140     4.224    
    SLICE_X71Y76         FDCE (Hold_fdce_C_D)         0.006     4.230    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.230    
                         arrival time                           5.533    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.755ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.141ns (2.926%)  route 4.677ns (97.074%))
  Logic Levels:           0  
  Clock Path Skew:        2.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.642     0.642    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.668 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.223    tap/dtmcs_tck
    SLICE_X69Y77         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDRE (Prop_fdre_C_Q)         0.141     1.364 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           4.677     6.042    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X69Y73         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.823     4.084    tap/clk_core_BUFG
    SLICE_X69Y73         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.084    
                         clock uncertainty            0.140     4.224    
    SLICE_X69Y73         FDCE (Hold_fdce_C_D)         0.063     4.287    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.287    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  1.755    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.862ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.830ns  (logic 0.605ns (33.053%)  route 1.225ns (66.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 103.123 - 100.000 ) 
    Source Clock Delay      (SCD):    10.366ns = ( 90.366 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.704    90.365    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X81Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDCE (Prop_fdce_C_Q)         0.456    90.821 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           1.225    92.047    tap/dmi_reg_rdata[1]
    SLICE_X77Y77         LUT3 (Prop_lut3_I0_O)        0.149    92.196 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    92.196    tap/dtmcs[3]_i_1_n_0
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.580   103.123    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.123    
                         clock uncertainty           -0.140   102.983    
    SLICE_X77Y77         FDRE (Setup_fdre_C_D)        0.075   103.058    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.058    
                         arrival time                         -92.196    
  -------------------------------------------------------------------
                         slack                                 10.862    

Slack (MET) :             11.037ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.613ns  (logic 0.642ns (39.792%)  route 0.971ns (60.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 103.123 - 100.000 ) 
    Source Clock Delay      (SCD):    10.364ns = ( 90.364 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.702    90.363    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y77         FDCE (Prop_fdce_C_Q)         0.518    90.881 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.971    91.853    tap/dmi_reg_rdata[9]
    SLICE_X77Y77         LUT3 (Prop_lut3_I0_O)        0.124    91.977 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000    91.977    tap/dtmcs[11]_i_1_n_0
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.580   103.123    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000   103.123    
                         clock uncertainty           -0.140   102.983    
    SLICE_X77Y77         FDRE (Setup_fdre_C_D)        0.031   103.014    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                        103.014    
                         arrival time                         -91.977    
  -------------------------------------------------------------------
                         slack                                 11.037    

Slack (MET) :             11.054ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.642ns  (logic 0.672ns (40.922%)  route 0.970ns (59.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 103.123 - 100.000 ) 
    Source Clock Delay      (SCD):    10.363ns = ( 90.363 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.701    90.362    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y76         FDCE (Prop_fdce_C_Q)         0.518    90.880 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.970    91.851    tap/dmi_reg_rdata[0]
    SLICE_X77Y77         LUT3 (Prop_lut3_I0_O)        0.154    92.005 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    92.005    tap/dtmcs[2]_i_1_n_0
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.580   103.123    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   103.123    
                         clock uncertainty           -0.140   102.983    
    SLICE_X77Y77         FDRE (Setup_fdre_C_D)        0.075   103.058    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.058    
                         arrival time                         -92.005    
  -------------------------------------------------------------------
                         slack                                 11.054    

Slack (MET) :             11.054ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.647ns  (logic 0.642ns (38.987%)  route 1.005ns (61.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 103.129 - 100.000 ) 
    Source Clock Delay      (SCD):    10.366ns = ( 90.366 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.704    90.365    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDCE (Prop_fdce_C_Q)         0.518    90.883 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           1.005    91.888    tap/dmi_reg_rdata[26]
    SLICE_X74Y82         LUT3 (Prop_lut3_I0_O)        0.124    92.012 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000    92.012    tap/dtmcs[28]_i_1_n_0
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.129    tap/dtmcs_tck
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000   103.129    
                         clock uncertainty           -0.140   102.989    
    SLICE_X74Y82         FDRE (Setup_fdre_C_D)        0.077   103.066    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        103.066    
                         arrival time                         -92.012    
  -------------------------------------------------------------------
                         slack                                 11.054    

Slack (MET) :             11.116ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.587ns  (logic 0.668ns (42.094%)  route 0.919ns (57.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    10.359ns = ( 90.359 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.697    90.358    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y76         FDCE (Prop_fdce_C_Q)         0.518    90.876 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           0.919    91.795    tap/dmi_reg_rdata[2]
    SLICE_X77Y79         LUT3 (Prop_lut3_I0_O)        0.150    91.945 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000    91.945    tap/dtmcs[4]_i_1_n_0
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000   103.126    
                         clock uncertainty           -0.140   102.986    
    SLICE_X77Y79         FDRE (Setup_fdre_C_D)        0.075   103.061    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                        103.061    
                         arrival time                         -91.945    
  -------------------------------------------------------------------
                         slack                                 11.116    

Slack (MET) :             11.123ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.525ns  (logic 0.642ns (42.106%)  route 0.883ns (57.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 103.123 - 100.000 ) 
    Source Clock Delay      (SCD):    10.367ns = ( 90.367 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.705    90.366    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X80Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDCE (Prop_fdce_C_Q)         0.518    90.884 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.883    91.767    tap/dmi_reg_rdata[10]
    SLICE_X77Y77         LUT3 (Prop_lut3_I0_O)        0.124    91.891 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    91.891    tap/dtmcs[12]_i_1_n_0
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.580   103.123    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   103.123    
                         clock uncertainty           -0.140   102.983    
    SLICE_X77Y77         FDRE (Setup_fdre_C_D)        0.031   103.014    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        103.014    
                         arrival time                         -91.891    
  -------------------------------------------------------------------
                         slack                                 11.123    

Slack (MET) :             11.171ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.565ns  (logic 0.668ns (42.681%)  route 0.897ns (57.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    10.369ns = ( 90.368 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.707    90.368    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y80         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDCE (Prop_fdce_C_Q)         0.518    90.886 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[18]/Q
                         net (fo=1, routed)           0.897    91.784    tap/dmi_reg_rdata[18]
    SLICE_X76Y80         LUT3 (Prop_lut3_I0_O)        0.150    91.934 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000    91.934    tap/dtmcs[20]_i_1_n_0
    SLICE_X76Y80         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X76Y80         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.000   103.126    
                         clock uncertainty           -0.140   102.986    
    SLICE_X76Y80         FDRE (Setup_fdre_C_D)        0.118   103.104    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        103.104    
                         arrival time                         -91.934    
  -------------------------------------------------------------------
                         slack                                 11.171    

Slack (MET) :             11.182ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.700%)  route 0.827ns (56.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    10.368ns = ( 90.368 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.706    90.367    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y79         FDCE (Prop_fdce_C_Q)         0.518    90.885 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.827    91.713    tap/dmi_reg_rdata[5]
    SLICE_X77Y79         LUT3 (Prop_lut3_I0_O)        0.124    91.837 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000    91.837    tap/dtmcs[7]_i_1_n_0
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.583   103.126    tap/dtmcs_tck
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000   103.126    
                         clock uncertainty           -0.140   102.986    
    SLICE_X77Y79         FDRE (Setup_fdre_C_D)        0.032   103.018    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.018    
                         arrival time                         -91.837    
  -------------------------------------------------------------------
                         slack                                 11.182    

Slack (MET) :             11.183ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.700%)  route 0.827ns (56.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 103.123 - 100.000 ) 
    Source Clock Delay      (SCD):    10.364ns = ( 90.364 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.702    90.363    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y77         FDCE (Prop_fdce_C_Q)         0.518    90.881 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.827    91.709    tap/dmi_reg_rdata[14]
    SLICE_X77Y77         LUT3 (Prop_lut3_I0_O)        0.124    91.833 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    91.833    tap/dtmcs[16]_i_1_n_0
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.580   103.123    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.123    
                         clock uncertainty           -0.140   102.983    
    SLICE_X77Y77         FDRE (Setup_fdre_C_D)        0.032   103.015    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.015    
                         arrival time                         -91.833    
  -------------------------------------------------------------------
                         slack                                 11.183    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.501ns  (logic 0.642ns (42.761%)  route 0.859ns (57.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 103.129 - 100.000 ) 
    Source Clock Delay      (SCD):    10.369ns = ( 90.368 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253    82.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    82.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713    84.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    84.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832    86.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012    88.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    88.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.707    90.368    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDCE (Prop_fdce_C_Q)         0.518    90.886 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.859    91.746    tap/dmi_reg_rdata[28]
    SLICE_X74Y82         LUT3 (Prop_lut3_I0_O)        0.124    91.870 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000    91.870    tap/dtmcs[30]_i_1_n_0
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.452   101.452    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   101.543 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.129    tap/dtmcs_tck
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000   103.129    
                         clock uncertainty           -0.140   102.989    
    SLICE_X74Y82         FDRE (Setup_fdre_C_D)        0.081   103.070    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                        103.070    
                         arrival time                         -91.870    
  -------------------------------------------------------------------
                         slack                                 11.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.587     3.234    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X77Y80         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDCE (Prop_fdce_C_Q)         0.141     3.375 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           0.091     3.466    tap/dmi_reg_rdata[13]
    SLICE_X76Y80         LUT3 (Prop_lut3_I0_O)        0.045     3.511 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     3.511    tap/dtmcs[15]_i_1_n_0
    SLICE_X76Y80         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.633    tap/dtmcs_tck
    SLICE_X76Y80         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000     1.633    
                         clock uncertainty            0.140     1.773    
    SLICE_X76Y80         FDRE (Hold_fdre_C_D)         0.121     1.894    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.212ns (62.831%)  route 0.125ns (37.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.585     3.232    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y78         FDCE (Prop_fdce_C_Q)         0.164     3.396 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.125     3.522    tap/dmi_reg_rdata[7]
    SLICE_X77Y77         LUT3 (Prop_lut3_I0_O)        0.048     3.570 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     3.570    tap/dtmcs[9]_i_1_n_0
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.630    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000     1.630    
                         clock uncertainty            0.140     1.770    
    SLICE_X77Y77         FDRE (Hold_fdre_C_D)         0.107     1.877    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.721ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.190ns (48.364%)  route 0.203ns (51.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.587     3.234    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDCE (Prop_fdce_C_Q)         0.141     3.375 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.203     3.578    tap/dmi_reg_rdata[31]
    SLICE_X74Y82         LUT3 (Prop_lut3_I0_O)        0.049     3.627 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     3.627    tap/dtmcs[33]_i_2_n_0
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.635    tap/dtmcs_tck
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.140     1.775    
    SLICE_X74Y82         FDRE (Hold_fdre_C_D)         0.131     1.906    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.722ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.510%)  route 0.207ns (52.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.587     3.234    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDCE (Prop_fdce_C_Q)         0.141     3.375 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.207     3.582    tap/dmi_reg_rdata[27]
    SLICE_X74Y82         LUT3 (Prop_lut3_I0_O)        0.046     3.628 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     3.628    tap/dtmcs[29]_i_1_n_0
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.635    tap/dtmcs_tck
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.140     1.775    
    SLICE_X74Y82         FDRE (Hold_fdre_C_D)         0.131     1.906    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.189ns (47.814%)  route 0.206ns (52.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.587     3.234    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDCE (Prop_fdce_C_Q)         0.141     3.375 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.206     3.582    tap/dmi_reg_rdata[29]
    SLICE_X74Y82         LUT3 (Prop_lut3_I0_O)        0.048     3.630 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     3.630    tap/dtmcs[31]_i_1_n_0
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.635    tap/dtmcs_tck
    SLICE_X74Y82         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.140     1.775    
    SLICE_X74Y82         FDRE (Hold_fdre_C_D)         0.131     1.906    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.732ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.213ns (56.935%)  route 0.161ns (43.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.588     3.235    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y77         FDCE (Prop_fdce_C_Q)         0.164     3.399 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.161     3.560    tap/dmi_reg_rdata[11]
    SLICE_X77Y77         LUT3 (Prop_lut3_I0_O)        0.049     3.609 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     3.609    tap/dtmcs[13]_i_1_n_0
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.855     1.630    tap/dtmcs_tck
    SLICE_X77Y77         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.630    
                         clock uncertainty            0.140     1.770    
    SLICE_X77Y77         FDRE (Hold_fdre_C_D)         0.107     1.877    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.585     3.232    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDCE (Prop_fdce_C_Q)         0.141     3.373 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[16]/Q
                         net (fo=1, routed)           0.201     3.575    tap/dmi_reg_rdata[16]
    SLICE_X77Y79         LUT3 (Prop_lut3_I0_O)        0.045     3.620 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     3.620    tap/dtmcs[18]_i_1_n_0
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.632    tap/dtmcs_tck
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.140     1.772    
    SLICE_X77Y79         FDRE (Hold_fdre_C_D)         0.092     1.864    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           3.620    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.949%)  route 0.210ns (53.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.586     3.233    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y79         FDCE (Prop_fdce_C_Q)         0.141     3.374 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.210     3.585    tap/dmi_reg_rdata[20]
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.045     3.630 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000     3.630    tap/dtmcs[22]_i_1_n_0
    SLICE_X75Y80         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.633    tap/dtmcs_tck
    SLICE_X75Y80         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000     1.633    
                         clock uncertainty            0.140     1.773    
    SLICE_X75Y80         FDRE (Hold_fdre_C_D)         0.091     1.864    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.774ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.383%)  route 0.212ns (50.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    3.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.588     3.235    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDCE (Prop_fdce_C_Q)         0.164     3.399 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           0.212     3.612    tap/dmi_reg_rdata[25]
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.043     3.655 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000     3.655    tap/dtmcs[27]_i_1_n_0
    SLICE_X75Y80         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.858     1.633    tap/dtmcs_tck
    SLICE_X75Y80         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000     1.633    
                         clock uncertainty            0.140     1.773    
    SLICE_X75Y80         FDRE (Hold_fdre_C_D)         0.107     1.880    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.779ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.513%)  route 0.213ns (50.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.589     3.236    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y79         FDCE (Prop_fdce_C_Q)         0.164     3.400 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.213     3.613    tap/dmi_reg_rdata[3]
    SLICE_X77Y79         LUT3 (Prop_lut3_I0_O)        0.045     3.658 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.658    tap/dtmcs[5]_i_1_n_0
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.747     0.747    tap_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.776 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.632    tap/dtmcs_tck
    SLICE_X77Y79         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.140     1.772    
    SLICE_X77Y79         FDRE (Hold_fdre_C_D)         0.107     1.879    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  1.779    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.602ns  (logic 0.602ns (4.426%)  route 13.000ns (95.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 29.708 - 20.000 ) 
    Source Clock Delay      (SCD):    10.361ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    10.361    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    10.817 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        1.542    12.359    clk_gen/rst_core
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.146    12.505 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)       11.458    23.963    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[0]_14
    SLICE_X15Y104        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.511    29.708    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/clk_core_BUFG
    SLICE_X15Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[0]/C
                         clock pessimism              0.464    30.172    
                         clock uncertainty           -0.062    30.110    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.609    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -23.963    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.602ns  (logic 0.602ns (4.426%)  route 13.000ns (95.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 29.708 - 20.000 ) 
    Source Clock Delay      (SCD):    10.361ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    10.361    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    10.817 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        1.542    12.359    clk_gen/rst_core
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.146    12.505 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)       11.458    23.963    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2]_6
    SLICE_X15Y104        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.511    29.708    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/clk_core_BUFG
    SLICE_X15Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[0]/C
                         clock pessimism              0.464    30.172    
                         clock uncertainty           -0.062    30.110    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.609    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -23.963    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.587ns  (logic 0.602ns (4.431%)  route 12.985ns (95.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 29.708 - 20.000 ) 
    Source Clock Delay      (SCD):    10.361ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    10.361    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    10.817 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        1.542    12.359    clk_gen/rst_core
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.146    12.505 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)       11.443    23.947    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2]_0
    SLICE_X13Y104        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.511    29.708    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/clk_core_BUFG
    SLICE_X13Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[1]/C
                         clock pessimism              0.464    30.172    
                         clock uncertainty           -0.062    30.110    
    SLICE_X13Y104        FDCE (Recov_fdce_C_CLR)     -0.609    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -23.947    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.587ns  (logic 0.602ns (4.431%)  route 12.985ns (95.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 29.708 - 20.000 ) 
    Source Clock Delay      (SCD):    10.361ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    10.361    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    10.817 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        1.542    12.359    clk_gen/rst_core
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.146    12.505 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)       11.443    23.947    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2]_0
    SLICE_X13Y104        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.511    29.708    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/clk_core_BUFG
    SLICE_X13Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2]/C
                         clock pessimism              0.464    30.172    
                         clock uncertainty           -0.062    30.110    
    SLICE_X13Y104        FDCE (Recov_fdce_C_CLR)     -0.609    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -23.947    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_ageff/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.511ns  (logic 0.602ns (4.456%)  route 12.909ns (95.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.705ns = ( 29.705 - 20.000 ) 
    Source Clock Delay      (SCD):    10.361ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    10.361    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    10.817 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        1.542    12.359    clk_gen/rst_core
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.146    12.505 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)       11.367    23.872    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_ageff/dout_reg[7]_4
    SLICE_X29Y105        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_ageff/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.508    29.705    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_ageff/clk_core_BUFG
    SLICE_X29Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_ageff/dout_reg[6]/C
                         clock pessimism              0.464    30.169    
                         clock uncertainty           -0.062    30.107    
    SLICE_X29Y105        FDCE (Recov_fdce_C_CLR)     -0.609    29.498    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_ageff/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         29.498    
                         arrival time                         -23.872    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.464ns  (logic 0.602ns (4.471%)  route 12.862ns (95.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 29.708 - 20.000 ) 
    Source Clock Delay      (SCD):    10.361ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    10.361    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    10.817 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        1.542    12.359    clk_gen/rst_core
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.146    12.505 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)       11.320    23.824    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[0]_14
    SLICE_X15Y103        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.511    29.708    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/clk_core_BUFG
    SLICE_X15Y103        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[1]/C
                         clock pessimism              0.464    30.172    
                         clock uncertainty           -0.062    30.110    
    SLICE_X15Y103        FDCE (Recov_fdce_C_CLR)     -0.609    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -23.824    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.464ns  (logic 0.602ns (4.471%)  route 12.862ns (95.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 29.708 - 20.000 ) 
    Source Clock Delay      (SCD):    10.361ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    10.361    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    10.817 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        1.542    12.359    clk_gen/rst_core
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.146    12.505 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)       11.320    23.824    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2]_6
    SLICE_X15Y103        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.511    29.708    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/clk_core_BUFG
    SLICE_X15Y103        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[1]/C
                         clock pessimism              0.464    30.172    
                         clock uncertainty           -0.062    30.110    
    SLICE_X15Y103        FDCE (Recov_fdce_C_CLR)     -0.609    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -23.824    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.464ns  (logic 0.602ns (4.471%)  route 12.862ns (95.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 29.708 - 20.000 ) 
    Source Clock Delay      (SCD):    10.361ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    10.361    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    10.817 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        1.542    12.359    clk_gen/rst_core
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.146    12.505 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)       11.320    23.824    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2]_6
    SLICE_X15Y103        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.511    29.708    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/clk_core_BUFG
    SLICE_X15Y103        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2]/C
                         clock pessimism              0.464    30.172    
                         clock uncertainty           -0.062    30.110    
    SLICE_X15Y103        FDCE (Recov_fdce_C_CLR)     -0.609    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -23.824    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.464ns  (logic 0.602ns (4.471%)  route 12.862ns (95.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 29.708 - 20.000 ) 
    Source Clock Delay      (SCD):    10.361ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    10.361    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    10.817 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        1.542    12.359    clk_gen/rst_core
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.146    12.505 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)       11.320    23.824    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[0]_36
    SLICE_X15Y103        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.511    29.708    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/clk_core_BUFG
    SLICE_X15Y103        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[2]/C
                         clock pessimism              0.464    30.172    
                         clock uncertainty           -0.062    30.110    
    SLICE_X15Y103        FDCE (Recov_fdce_C_CLR)     -0.609    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -23.824    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 0.602ns (4.476%)  route 12.846ns (95.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.708ns = ( 29.708 - 20.000 ) 
    Source Clock Delay      (SCD):    10.361ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.832     6.465    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.553 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           2.012     8.565    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.661 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.699    10.361    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.456    10.817 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        1.542    12.359    clk_gen/rst_core
    SLICE_X80Y76         LUT2 (Prop_lut2_I0_O)        0.146    12.505 f  clk_gen/dout[31]_i_3__121/O
                         net (fo=8390, routed)       11.304    23.809    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2]_0
    SLICE_X13Y103        FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    22.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    24.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.705    26.105    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.188 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.918    28.106    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.197 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       1.511    29.708    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/clk_core_BUFG
    SLICE_X13Y103        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[0]/C
                         clock pessimism              0.464    30.172    
                         clock uncertainty           -0.062    30.110    
    SLICE_X13Y103        FDCE (Recov_fdce_C_CLR)     -0.609    29.501    swervolf/swerv_eh1/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         29.501    
                         arrival time                         -23.809    
  -------------------------------------------------------------------
                         slack                                  5.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/wren_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.818%)  route 0.366ns (72.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.583     3.230    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.371 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        0.366     3.737    tap/AR[0]
    SLICE_X71Y73         FDCE                                         f  tap/wren_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.823     4.084    tap/clk_core_BUFG
    SLICE_X71Y73         FDCE                                         r  tap/wren_reg[2]/C
                         clock pessimism             -0.847     3.236    
    SLICE_X71Y73         FDCE (Remov_fdce_C_CLR)     -0.092     3.144    tap/wren_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[13]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.141ns (5.437%)  route 2.452ns (94.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.863ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.583     3.230    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.371 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        2.452     5.824    swervolf/timer_ptc/rst_core
    SLICE_X63Y110        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_cntr[31]_i_8/O
                         net (fo=1, routed)           1.167     5.001    swervolf_n_476
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.030 r  rptc_cntr_reg[31]_i_3/O
                         net (fo=32, routed)          0.832     5.863    swervolf/timer_ptc/CLK
    SLICE_X63Y110        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[13]/C
                         clock pessimism             -0.557     5.306    
    SLICE_X63Y110        FDCE (Remov_fdce_C_CLR)     -0.092     5.214    swervolf/timer_ptc/rptc_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.214    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[17]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.141ns (5.437%)  route 2.452ns (94.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.863ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.583     3.230    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.371 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        2.452     5.824    swervolf/timer_ptc/rst_core
    SLICE_X63Y110        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_cntr[31]_i_8/O
                         net (fo=1, routed)           1.167     5.001    swervolf_n_476
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.030 r  rptc_cntr_reg[31]_i_3/O
                         net (fo=32, routed)          0.832     5.863    swervolf/timer_ptc/CLK
    SLICE_X63Y110        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[17]/C
                         clock pessimism             -0.557     5.306    
    SLICE_X63Y110        FDCE (Remov_fdce_C_CLR)     -0.092     5.214    swervolf/timer_ptc/rptc_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.214    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_cntr_reg[23]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.141ns (5.437%)  route 2.452ns (94.563%))
  Logic Levels:           0  
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.863ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.583     3.230    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.371 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        2.452     5.824    swervolf/timer_ptc/rst_core
    SLICE_X63Y110        FDCE                                         f  swervolf/timer_ptc/rptc_cntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           1.263     3.778    swervolf/timer_ptc/clk_core
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.056     3.834 r  swervolf/timer_ptc/rptc_cntr[31]_i_8/O
                         net (fo=1, routed)           1.167     5.001    swervolf_n_476
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     5.030 r  rptc_cntr_reg[31]_i_3/O
                         net (fo=32, routed)          0.832     5.863    swervolf/timer_ptc/CLK
    SLICE_X63Y110        FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[23]/C
                         clock pessimism             -0.557     5.306    
    SLICE_X63Y110        FDCE (Remov_fdce_C_CLR)     -0.092     5.214    swervolf/timer_ptc/rptc_cntr_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.214    
                         arrival time                           5.824    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.141ns (23.754%)  route 0.453ns (76.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.117ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.583     3.230    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.371 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        0.453     3.824    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/rst_core
    SLICE_X80Y74         FDCE                                         f  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.856     4.117    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/clk_core_BUFG
    SLICE_X80Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]/C
                         clock pessimism             -0.847     3.269    
    SLICE_X80Y74         FDCE (Remov_fdce_C_CLR)     -0.067     3.202    swervolf/swerv_eh1/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_nec_reg[11]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.141ns (15.824%)  route 0.750ns (84.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.583     3.230    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.371 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        0.750     4.121    swervolf/gpio_module/rst_core
    SLICE_X73Y110        FDCE                                         f  swervolf/gpio_module/rgpio_nec_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.860     4.122    swervolf/gpio_module/clk_core_BUFG
    SLICE_X73Y110        FDCE                                         r  swervolf/gpio_module/rgpio_nec_reg[11]/C
                         clock pessimism             -0.613     3.508    
    SLICE_X73Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.416    swervolf/gpio_module/rgpio_nec_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_nec_reg[14]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.141ns (15.824%)  route 0.750ns (84.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.583     3.230    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.371 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        0.750     4.121    swervolf/gpio_module/rst_core
    SLICE_X73Y110        FDCE                                         f  swervolf/gpio_module/rgpio_nec_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.860     4.122    swervolf/gpio_module/clk_core_BUFG
    SLICE_X73Y110        FDCE                                         r  swervolf/gpio_module/rgpio_nec_reg[14]/C
                         clock pessimism             -0.613     3.508    
    SLICE_X73Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.416    swervolf/gpio_module/rgpio_nec_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_nec_reg[24]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.141ns (15.824%)  route 0.750ns (84.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.583     3.230    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.371 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        0.750     4.121    swervolf/gpio_module/rst_core
    SLICE_X73Y110        FDCE                                         f  swervolf/gpio_module/rgpio_nec_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.860     4.122    swervolf/gpio_module/clk_core_BUFG
    SLICE_X73Y110        FDCE                                         r  swervolf/gpio_module/rgpio_nec_reg[24]/C
                         clock pessimism             -0.613     3.508    
    SLICE_X73Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.416    swervolf/gpio_module/rgpio_nec_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_nec_reg[8]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.141ns (15.824%)  route 0.750ns (84.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.583     3.230    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.371 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        0.750     4.121    swervolf/gpio_module/rst_core
    SLICE_X73Y110        FDCE                                         f  swervolf/gpio_module/rgpio_nec_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.860     4.122    swervolf/gpio_module/clk_core_BUFG
    SLICE_X73Y110        FDCE                                         r  swervolf/gpio_module/rgpio_nec_reg[8]/C
                         clock pessimism             -0.613     3.508    
    SLICE_X73Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.416    swervolf/gpio_module/rgpio_nec_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/gpio_module/rgpio_eclk_reg[11]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.747%)  route 0.754ns (84.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.629     1.909    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.959 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.663     2.622    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.648 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.583     3.230    clk_gen/clk_core_BUFG
    SLICE_X73Y71         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     3.371 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2566, routed)        0.754     4.126    swervolf/gpio_module/rst_core
    SLICE_X72Y110        FDCE                                         f  swervolf/gpio_module/rgpio_eclk_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.903     2.463    clk_gen/user_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.516 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=4, routed)           0.716     3.232    clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.261 r  clk_core_BUFG_inst/O
                         net (fo=16470, routed)       0.860     4.122    swervolf/gpio_module/clk_core_BUFG
    SLICE_X72Y110        FDCE                                         r  swervolf/gpio_module/rgpio_eclk_reg[11]/C
                         clock pessimism             -0.613     3.508    
    SLICE_X72Y110        FDCE (Remov_fdce_C_CLR)     -0.092     3.416    swervolf/gpio_module/rgpio_eclk_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           4.126    
  -------------------------------------------------------------------
                         slack                                  0.710    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.419ns (6.956%)  route 5.605ns (93.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 15.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.605    12.368    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X52Y136        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.483    15.883    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X52Y136        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.115    
                         clock uncertainty           -0.057    16.058    
    SLICE_X52Y136        FDCE (Recov_fdce_C_CLR)     -0.580    15.478    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.419ns (6.956%)  route 5.605ns (93.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 15.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.605    12.368    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X52Y136        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.483    15.883    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X52Y136        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.232    16.115    
                         clock uncertainty           -0.057    16.058    
    SLICE_X52Y136        FDCE (Recov_fdce_C_CLR)     -0.580    15.478    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.419ns (6.956%)  route 5.605ns (93.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 15.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.605    12.368    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_rst
    SLICE_X52Y136        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.483    15.883    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X52Y136        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]/C
                         clock pessimism              0.232    16.115    
                         clock uncertainty           -0.057    16.058    
    SLICE_X52Y136        FDCE (Recov_fdce_C_CLR)     -0.580    15.478    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.419ns (6.956%)  route 5.605ns (93.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 15.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.605    12.368    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_rst
    SLICE_X52Y136        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.483    15.883    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X52Y136        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]/C
                         clock pessimism              0.232    16.115    
                         clock uncertainty           -0.057    16.058    
    SLICE_X52Y136        FDCE (Recov_fdce_C_CLR)     -0.580    15.478    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/wptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.419ns (6.961%)  route 5.600ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 15.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.600    12.364    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X53Y136        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.483    15.883    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X53Y136        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.232    16.115    
                         clock uncertainty           -0.057    16.058    
    SLICE_X53Y136        FDCE (Recov_fdce_C_CLR)     -0.580    15.478    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.419ns (6.961%)  route 5.600ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 15.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.600    12.364    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_rst
    SLICE_X53Y136        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.483    15.883    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X53Y136        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.232    16.115    
                         clock uncertainty           -0.057    16.058    
    SLICE_X53Y136        FDCE (Recov_fdce_C_CLR)     -0.580    15.478    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.291ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 0.419ns (7.068%)  route 5.509ns (92.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 15.883 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.509    12.273    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X58Y118        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.483    15.883    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X58Y118        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]/C
                         clock pessimism              0.232    16.115    
                         clock uncertainty           -0.057    16.058    
    SLICE_X58Y118        FDCE (Recov_fdce_C_CLR)     -0.494    15.564    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  3.291    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.419ns (7.183%)  route 5.414ns (92.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 15.878 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.414    12.178    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y126        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.478    15.878    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y126        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/C
                         clock pessimism              0.232    16.110    
                         clock uncertainty           -0.057    16.053    
    SLICE_X59Y126        FDCE (Recov_fdce_C_CLR)     -0.580    15.473    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[58]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.419ns (7.183%)  route 5.414ns (92.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 15.878 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.414    12.178    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y126        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.478    15.878    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y126        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[58]/C
                         clock pessimism              0.232    16.110    
                         clock uncertainty           -0.057    16.053    
    SLICE_X59Y126        FDCE (Recov_fdce_C_CLR)     -0.580    15.473    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[58]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[60]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.419ns (7.183%)  route 5.414ns (92.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 15.878 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.253     2.735    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.712     6.345    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.419     6.764 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        5.414    12.178    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y126        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.181    12.592    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.675 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.634    14.309    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.400 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.478    15.878    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y126        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[60]/C
                         clock pessimism              0.232    16.110    
                         clock uncertainty           -0.057    16.053    
    SLICE_X59Y126        FDCE (Recov_fdce_C_CLR)     -0.580    15.473    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  3.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.128ns (18.651%)  route 0.558ns (81.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.558     2.560    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism             -0.280     2.152    
    SLICE_X83Y100        FDCE (Remov_fdce_C_CLR)     -0.146     2.006    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.128ns (18.651%)  route 0.558ns (81.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.558     2.560    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]/C
                         clock pessimism             -0.280     2.152    
    SLICE_X83Y100        FDCE (Remov_fdce_C_CLR)     -0.146     2.006    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.128ns (18.651%)  route 0.558ns (81.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.558     2.560    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.280     2.152    
    SLICE_X83Y100        FDCE (Remov_fdce_C_CLR)     -0.146     2.006    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.128ns (18.651%)  route 0.558ns (81.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.558     2.560    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X83Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X83Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism             -0.280     2.152    
    SLICE_X83Y100        FDCE (Remov_fdce_C_CLR)     -0.146     2.006    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.128ns (15.512%)  route 0.697ns (84.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.697     2.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.434    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.280     2.153    
    SLICE_X86Y100        FDCE (Remov_fdce_C_CLR)     -0.146     2.007    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.128ns (15.512%)  route 0.697ns (84.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.697     2.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.434    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism             -0.280     2.153    
    SLICE_X86Y100        FDCE (Remov_fdce_C_CLR)     -0.146     2.007    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.128ns (15.512%)  route 0.697ns (84.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.697     2.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.434    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.280     2.153    
    SLICE_X86Y100        FDCE (Remov_fdce_C_CLR)     -0.146     2.007    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.128ns (15.512%)  route 0.697ns (84.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.697     2.698    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X86Y100        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.434    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X86Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.280     2.153    
    SLICE_X86Y100        FDCE (Remov_fdce_C_CLR)     -0.146     2.007    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.128ns (14.625%)  route 0.747ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.747     2.749    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X85Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X85Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism             -0.280     2.152    
    SLICE_X85Y101        FDCE (Remov_fdce_C_CLR)     -0.146     2.006    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.128ns (14.625%)  route 0.747ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.690    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.594     1.873    ddr2/ldc/clk_0
    SLICE_X89Y75         FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.001 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.747     2.749    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X85Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.481     0.919    ddr2/ldc/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.873     2.433    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X85Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.280     2.152    
    SLICE_X85Y101        FDCE (Remov_fdce_C_CLR)     -0.146     2.006    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.742    





