// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _imTemplateMatching_HH_
#define _imTemplateMatching_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "imGreyNormalization.h"
#include "imGrayScale.h"
#include "imGrayScale26.h"
#include "imDiff.h"
#include "imConstructOutputIma.h"

namespace ap_rtl {

struct imTemplateMatching : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > imINPUT_dout;
    sc_in< sc_logic > imINPUT_empty_n;
    sc_out< sc_logic > imINPUT_read;
    sc_out< sc_lv<21> > imOUTPUT_address0;
    sc_out< sc_logic > imOUTPUT_ce0;
    sc_out< sc_logic > imOUTPUT_we0;
    sc_out< sc_lv<32> > imOUTPUT_d0;
    sc_in< sc_lv<32> > imOUTPUT_q0;
    sc_in< sc_lv<32> > imHeight;
    sc_in< sc_lv<32> > imWidth;
    sc_out< sc_lv<21> > tplINPUT_address0;
    sc_out< sc_logic > tplINPUT_ce0;
    sc_in< sc_lv<32> > tplINPUT_q0;
    sc_out< sc_lv<21> > tplOUTPUT_address0;
    sc_out< sc_logic > tplOUTPUT_ce0;
    sc_out< sc_logic > tplOUTPUT_we0;
    sc_out< sc_lv<32> > tplOUTPUT_d0;
    sc_in< sc_lv<32> > tplOUTPUT_q0;
    sc_in< sc_lv<32> > tplHeight;
    sc_in< sc_lv<32> > tplWidth;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    imTemplateMatching(sc_module_name name);
    SC_HAS_PROCESS(imTemplateMatching);

    ~imTemplateMatching();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    imGreyNormalization* grp_imGreyNormalization_fu_82;
    imGreyNormalization* grp_imGreyNormalization_fu_90;
    imGrayScale* grp_imGrayScale_fu_98;
    imGrayScale26* grp_imGrayScale26_fu_110;
    imDiff* grp_imDiff_fu_122;
    imConstructOutputIma* grp_imConstructOutputIma_fu_135;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > tmp_fu_150_p1;
    sc_signal< sc_lv<32> > tmp_reg_202;
    sc_signal< sc_lv<1> > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > template_match_posit_3_reg_207;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_82_ap_start;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_82_ap_done;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_82_ap_idle;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_82_ap_ready;
    sc_signal< sc_lv<21> > grp_imGreyNormalization_fu_82_imINPUT_address0;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_82_imINPUT_ce0;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_82_imINPUT_we0;
    sc_signal< sc_lv<32> > grp_imGreyNormalization_fu_82_imINPUT_d0;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_90_ap_start;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_90_ap_done;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_90_ap_idle;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_90_ap_ready;
    sc_signal< sc_lv<21> > grp_imGreyNormalization_fu_90_imINPUT_address0;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_90_imINPUT_ce0;
    sc_signal< sc_logic > grp_imGreyNormalization_fu_90_imINPUT_we0;
    sc_signal< sc_lv<32> > grp_imGreyNormalization_fu_90_imINPUT_d0;
    sc_signal< sc_logic > grp_imGrayScale_fu_98_ap_start;
    sc_signal< sc_logic > grp_imGrayScale_fu_98_ap_done;
    sc_signal< sc_logic > grp_imGrayScale_fu_98_ap_idle;
    sc_signal< sc_logic > grp_imGrayScale_fu_98_ap_ready;
    sc_signal< sc_lv<21> > grp_imGrayScale_fu_98_imINPUT_address0;
    sc_signal< sc_logic > grp_imGrayScale_fu_98_imINPUT_ce0;
    sc_signal< sc_lv<21> > grp_imGrayScale_fu_98_imOUTPUT_address0;
    sc_signal< sc_logic > grp_imGrayScale_fu_98_imOUTPUT_ce0;
    sc_signal< sc_logic > grp_imGrayScale_fu_98_imOUTPUT_we0;
    sc_signal< sc_lv<32> > grp_imGrayScale_fu_98_imOUTPUT_d0;
    sc_signal< sc_logic > grp_imGrayScale26_fu_110_ap_start;
    sc_signal< sc_logic > grp_imGrayScale26_fu_110_ap_done;
    sc_signal< sc_logic > grp_imGrayScale26_fu_110_ap_idle;
    sc_signal< sc_logic > grp_imGrayScale26_fu_110_ap_ready;
    sc_signal< sc_logic > grp_imGrayScale26_fu_110_imINPUT_read;
    sc_signal< sc_lv<21> > grp_imGrayScale26_fu_110_imOUTPUT_address0;
    sc_signal< sc_logic > grp_imGrayScale26_fu_110_imOUTPUT_ce0;
    sc_signal< sc_logic > grp_imGrayScale26_fu_110_imOUTPUT_we0;
    sc_signal< sc_lv<32> > grp_imGrayScale26_fu_110_imOUTPUT_d0;
    sc_signal< sc_lv<21> > grp_imDiff_fu_122_imINPUT_address0;
    sc_signal< sc_logic > grp_imDiff_fu_122_imINPUT_ce0;
    sc_signal< sc_lv<32> > grp_imDiff_fu_122_imINPUT_d0;
    sc_signal< sc_logic > grp_imDiff_fu_122_imINPUT_we0;
    sc_signal< sc_lv<21> > grp_imDiff_fu_122_imINPUT_address1;
    sc_signal< sc_logic > grp_imDiff_fu_122_imINPUT_ce1;
    sc_signal< sc_lv<32> > grp_imDiff_fu_122_imINPUT_d1;
    sc_signal< sc_logic > grp_imDiff_fu_122_imINPUT_we1;
    sc_signal< sc_lv<21> > grp_imDiff_fu_122_tplINPUT_address0;
    sc_signal< sc_logic > grp_imDiff_fu_122_tplINPUT_ce0;
    sc_signal< sc_lv<32> > grp_imDiff_fu_122_tplINPUT_d0;
    sc_signal< sc_logic > grp_imDiff_fu_122_tplINPUT_we0;
    sc_signal< sc_lv<21> > grp_imDiff_fu_122_tplINPUT_address1;
    sc_signal< sc_logic > grp_imDiff_fu_122_tplINPUT_ce1;
    sc_signal< sc_lv<32> > grp_imDiff_fu_122_tplINPUT_d1;
    sc_signal< sc_logic > grp_imDiff_fu_122_tplINPUT_we1;
    sc_signal< sc_lv<96> > grp_imDiff_fu_122_output_struct;
    sc_signal< sc_logic > grp_imDiff_fu_122_output_struct_ap_vld;
    sc_signal< sc_logic > grp_imDiff_fu_122_ap_done;
    sc_signal< sc_logic > grp_imDiff_fu_122_ap_start;
    sc_signal< sc_logic > grp_imDiff_fu_122_ap_ready;
    sc_signal< sc_logic > grp_imDiff_fu_122_ap_idle;
    sc_signal< sc_logic > grp_imDiff_fu_122_ap_continue;
    sc_signal< sc_logic > grp_imConstructOutputIma_fu_135_ap_start;
    sc_signal< sc_logic > grp_imConstructOutputIma_fu_135_ap_done;
    sc_signal< sc_logic > grp_imConstructOutputIma_fu_135_ap_idle;
    sc_signal< sc_logic > grp_imConstructOutputIma_fu_135_ap_ready;
    sc_signal< sc_lv<21> > grp_imConstructOutputIma_fu_135_imOUTPUT_address0;
    sc_signal< sc_logic > grp_imConstructOutputIma_fu_135_imOUTPUT_ce0;
    sc_signal< sc_logic > grp_imConstructOutputIma_fu_135_imOUTPUT_we0;
    sc_signal< sc_lv<32> > grp_imConstructOutputIma_fu_135_imOUTPUT_d0;
    sc_signal< sc_lv<21> > grp_imConstructOutputIma_fu_135_tplINPUT_address0;
    sc_signal< sc_logic > grp_imConstructOutputIma_fu_135_tplINPUT_ce0;
    sc_signal< sc_logic > ap_reg_grp_imGreyNormalization_fu_82_ap_start;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_reg_grp_imGreyNormalization_fu_90_ap_start;
    sc_signal< sc_logic > ap_reg_grp_imGrayScale_fu_98_ap_start;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_reg_grp_imGrayScale26_fu_110_ap_start;
    sc_signal< sc_logic > ap_reg_grp_imDiff_fu_122_ap_start;
    sc_signal< sc_lv<1> > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_sync_reg_grp_imDiff_fu_122_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_imDiff_fu_122_ap_ready;
    sc_signal< sc_lv<96> > template_match_posit_fu_54;
    sc_signal< sc_logic > ap_reg_grp_imConstructOutputIma_fu_135_ap_start;
    sc_signal< sc_lv<1> > ap_CS_fsm_state8;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_grp_imDiff_fu_122_ap_ready();
    void thread_grp_imConstructOutputIma_fu_135_ap_start();
    void thread_grp_imDiff_fu_122_ap_continue();
    void thread_grp_imDiff_fu_122_ap_start();
    void thread_grp_imGrayScale26_fu_110_ap_start();
    void thread_grp_imGrayScale_fu_98_ap_start();
    void thread_grp_imGreyNormalization_fu_82_ap_start();
    void thread_grp_imGreyNormalization_fu_90_ap_start();
    void thread_imINPUT_read();
    void thread_imOUTPUT_address0();
    void thread_imOUTPUT_ce0();
    void thread_imOUTPUT_d0();
    void thread_imOUTPUT_we0();
    void thread_tmp_fu_150_p1();
    void thread_tplINPUT_address0();
    void thread_tplINPUT_ce0();
    void thread_tplOUTPUT_address0();
    void thread_tplOUTPUT_ce0();
    void thread_tplOUTPUT_d0();
    void thread_tplOUTPUT_we0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
