module convolutional_encoder (
    input  wire clk,
    input  wire rst,
    input  wire data_in,
    output reg  encoded_bit1,
    output reg  encoded_bit2
);

    reg [1:0] shift_reg;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            shift_reg    <= 2'b00;
            encoded_bit1 <= 1'b0;
            encoded_bit2 <= 1'b0;
        end else begin
            encoded_bit1 <= data_in ^ shift_reg[1] ^ shift_reg[0];
            encoded_bit2 <= data_in ^ shift_reg[0];
            shift_reg    <= {data_in, shift_reg[1]};
        end
    end

endmodule
