// Seed: 2883019795
module module_0 (
    output reg id_0,
    output id_1
    , id_4,
    input id_2,
    output logic id_3
);
  function id_5;
    integer id_6;
    begin
      if (id_6) id_0 <= id_6;
    end
  endfunction
  integer id_7 = id_4;
  logic   id_8;
  always @(id_7) id_1 <= #1 id_5;
endmodule
