{
    "nl": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/124-openroad-fillinsertion/counter.nl.v",
    "pnl": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/124-openroad-fillinsertion/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/125-odb-cellfrequencytables/counter.def",
    "lef": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/59-magic-writelef/counter.lef",
    "openroad-lef": null,
    "odb": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/125-odb-cellfrequencytables/counter.odb",
    "sdc": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/124-openroad-fillinsertion/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/126-openroad-rcx/nom/counter.nom.spef",
        "min_*": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/126-openroad-rcx/min/counter.min.spef",
        "max_*": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/126-openroad-rcx/max/counter.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/128-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.lib"
    },
    "spice": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/63-magic-spiceextraction/counter.spice",
    "mag": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/57-magic-streamout/counter.mag",
    "gds": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/57-magic-streamout/counter.gds",
    "mag_gds": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/57-magic-streamout/counter.magic.gds",
    "klayout_gds": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/58-klayout-streamout/counter.klayout.gds",
    "json_h": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/77-yosys-jsonheader/counter.h.json",
    "vh": "/home/thanh/NCO/runs/RUN_2025-03-04_06-06-24/100-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 14,
        "design__inferred_latch__count": 0,
        "design__instance__count": 942,
        "design__instance__area": 125770,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00021391050540842116,
        "power__switching__total": 0.00013189628953114152,
        "power__leakage__total": 5.987065954116133e-09,
        "power__total": 0.00034581279032863677,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2518143265181551,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2546129212866286,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3752277483821552,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 3.474111985313081,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.375228,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.276949,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25182232012415845,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2546480598463518,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 1.026426639402549,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 2.3801914446433345,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.026427,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 6.613806,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25180361286566444,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.254584888154464,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1429706948852801,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.89408072365227,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.142971,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.815638,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 5,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25132546755101115,
        "clock__skew__worst_setup": 0.25328018177460054,
        "timing__hold__ws": 0.13534562742535167,
        "timing__setup__ws": 2.3359788098386636,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.135346,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 6.58641,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 560.0 370.0",
        "design__core__bbox": "5.52 10.88 554.3 359.04",
        "design__io": 45,
        "design__die__area": 207200,
        "design__core__area": 191063,
        "design__instance__count__stdcell": 941,
        "design__instance__area__stdcell": 2254.66,
        "design__instance__count__macros": 1,
        "design__instance__area__macros": 123515,
        "design__instance__utilization": 0.658264,
        "design__instance__utilization__stdcell": 0.0333787,
        "design__instance__count__class:macro": 1,
        "design__instance__count__class:inverter": 25,
        "design__instance__count__class:sequential_cell": 24,
        "design__instance__count__class:multi_input_combinational_cell": 15,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 4715,
        "design__instance__count__class:tap_cell": 739,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 43,
        "design__io__hpwl": 3174856,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 6896.14,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 24,
        "design__instance__count__class:clock_buffer": 3,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 4,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 110,
        "antenna_diodes_count": 4,
        "route__net": 134,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 35,
        "route__wirelength__iter:1": 7009,
        "route__drc_errors__iter:2": 9,
        "route__wirelength__iter:2": 6969,
        "route__drc_errors__iter:3": 2,
        "route__wirelength__iter:3": 6970,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 6971,
        "route__drc_errors": 0,
        "route__wirelength": 6971,
        "route__vias": 784,
        "route__vias__singlecut": 784,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 687.97,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 34,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 24,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 34,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 24,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 34,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 24,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2513319346003125,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25329558611950287,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3641217985746734,
        "timing__setup__ws__corner:min_tt_025C_1v80": 3.5114327994751755,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.364122,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.293944,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 34,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 24,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.251335709358703,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25331479297837206,
        "timing__hold__ws__corner:min_ss_100C_1v60": 1.0065183416065304,
        "timing__setup__ws__corner:min_ss_100C_1v60": 2.44476490416166,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.006518,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 6.642833,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 34,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 24,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25132546755101115,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25328018177460054,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.13534562742535167,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 3.924513269885566,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.135346,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.828113,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 34,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 24,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25296435107073795,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2573546171234809,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3826364888796173,
        "timing__setup__ws__corner:max_tt_025C_1v80": 3.4416672708130465,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.382636,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.260509,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 34,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 24,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25299071886831853,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2574528163527863,
        "timing__hold__ws__corner:max_ss_100C_1v60": 1.0392472732089078,
        "timing__setup__ws__corner:max_ss_100C_1v60": 2.3359788098386636,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.039247,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 6.58641,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 34,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 24,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25293581833819817,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2572726271507935,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.14842366644724958,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 3.867542839899507,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.148424,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.802417,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 34,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 24,
        "timing__unannotated_net__count": 34,
        "timing__unannotated_net_filtered__count": 24,
        "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79957,
        "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.79999,
        "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000428985,
        "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000477871,
        "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 8.5302e-06,
        "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000477871,
        "design_powergrid__voltage__worst": 0.000477871,
        "design_powergrid__voltage__worst__net:vccd1": 1.79957,
        "design_powergrid__drop__worst": 0.000477871,
        "design_powergrid__drop__worst__net:vccd1": 0.000428985,
        "design_powergrid__voltage__worst__net:vssd1": 0.000477871,
        "design_powergrid__drop__worst__net:vssd1": 0.000477871,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 7.54e-06,
        "ir__drop__worst": 0.000429,
        "design__xor_difference__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 0,
        "design__lvs_net_difference__count": 0,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 0,
        "design__lvs_unmatched_device__count": 0,
        "design__lvs_unmatched_net__count": 0,
        "design__lvs_unmatched_pin__count": 0
    }
}