#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb  2 18:22:12 2019
# Process ID: 13668
# Current directory: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6588 C:\Users\SET165-02U\Documents\GitHub\Jordan-s-ENES246\-1Buffers\multipleSwitches\buffers.xpr
# Log file: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/vivado.log
# Journal file: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/scott/Documents/GitHub/ENES246/-1Buffers/buffer_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 701.098 ; gain = 100.078
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: switchLED
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 857.410 ; gain = 105.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'switchLED' [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:12]
INFO: [Synth 8-6155] done synthesizing module 'switchLED' (1#1) [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:12]
WARNING: [Synth 8-3330] design switchLED has an empty top module
WARNING: [Synth 8-3331] design switchLED has unconnected port SW[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 890.387 ; gain = 138.617
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW[0] with 1st driver pin 'SW[0]' [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:12]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW[0] with 2nd driver pin 'SW[1]' [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/sources_1/imports/RTL/Lab1-1Buffers.v:12]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.387 ; gain = 138.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 890.387 ; gain = 138.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
WARNING: [Vivado 12-584] No ports matched ']'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:33]
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1123.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1213.754 ; gain = 461.984
8 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1213.754 ; gain = 461.984
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Feb  2 18:31:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
WARNING: [Vivado 12-584] No ports matched ']'. [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc:33]
Finished Parsing XDC File [C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.srcs/constrs_1/imports/Vivado_RTL/buffers.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1216.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.953 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1658.625 ; gain = 0.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1666.832 ; gain = 0.000
[Sat Feb  2 18:33:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET165-02U/Documents/GitHub/Jordan-s-ENES246/-1Buffers/multipleSwitches/buffers.runs/impl_1/runme.log
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  2 18:46:12 2019...
