module projNRSvlog(
	 input I,
	 input clk,
	 output reg [1:0] state,
    output reg y,
    );
	 
	 
	 always@(posedge clk)
	 begin
	 	 if (state == 3)
			if (I==0)
				y <= 1;
			else
				y <= 0;
		 else
			y <= 0;
	 state[0] <= (~state[0]&state[1]&I) | (state[0]&~state[1]&~I);
	 state[1] <= ~state[1]&~I;
	 end
	 

endmodule
