Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 18e549aa9d8242a2ab04ddd235a414bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thirtyOneDayMonth_tb_behav xil_defaultlib.thirtyOneDayMonth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/Julian.King/ECE Labs 281/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd:113]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit thirtyonedaymonth_tb in library work failed.
