<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ReachingDefAnalysis.h source code [llvm/llvm/include/llvm/CodeGen/ReachingDefAnalysis.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::PointerLikeTypeTraits,llvm::ReachingDef,llvm::ReachingDefAnalysis "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/ReachingDefAnalysis.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='ReachingDefAnalysis.h.html'>ReachingDefAnalysis.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==--- llvm/CodeGen/ReachingDefAnalysis.h - Reaching Def Analysis -*- C++ -*---==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file Reaching Defs Analysis pass.</i></td></tr>
<tr><th id="10">10</th><td><i>///</i></td></tr>
<tr><th id="11">11</th><td><i>/// This pass tracks for each instruction what is the "closest" reaching def of</i></td></tr>
<tr><th id="12">12</th><td><i>/// a given register. It is used by BreakFalseDeps (for clearance calculation)</i></td></tr>
<tr><th id="13">13</th><td><i>/// and ExecutionDomainFix (for arbitrating conflicting domains).</i></td></tr>
<tr><th id="14">14</th><td><i>///</i></td></tr>
<tr><th id="15">15</th><td><i>/// Note that this is different from the usual definition notion of liveness.</i></td></tr>
<tr><th id="16">16</th><td><i>/// The CPU doesn't care whether or not we consider a register killed.</i></td></tr>
<tr><th id="17">17</th><td><i>///</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="21">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_REACHINGDEFSANALYSIS_H">LLVM_CODEGEN_REACHINGDEFSANALYSIS_H</span></u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_REACHINGDEFSANALYSIS_H" data-ref="_M/LLVM_CODEGEN_REACHINGDEFSANALYSIS_H">LLVM_CODEGEN_REACHINGDEFSANALYSIS_H</dfn></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../ADT/TinyPtrVector.h.html">"llvm/ADT/TinyPtrVector.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="LoopTraversal.h.html">"llvm/CodeGen/LoopTraversal.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i class="doc">/// Thin wrapper around "int" used to store reaching definitions,</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">/// using an encoding that makes it compatible with TinyPtrVector.</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// The 0th LSB is forced zero (and will be used for pointer union tagging),</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// The 1st LSB is forced one (to make sure the value is non-zero).</i></td></tr>
<tr><th id="40">40</th><td><b>class</b> <dfn class="type def" id="llvm::ReachingDef" title='llvm::ReachingDef' data-ref="llvm::ReachingDef" data-ref-filename="llvm..ReachingDef">ReachingDef</dfn> {</td></tr>
<tr><th id="41">41</th><td>  <a class="typedef" href="../../../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</a> <dfn class="decl field" id="llvm::ReachingDef::Encoded" title='llvm::ReachingDef::Encoded' data-ref="llvm::ReachingDef::Encoded" data-ref-filename="llvm..ReachingDef..Encoded">Encoded</dfn>;</td></tr>
<tr><th id="42">42</th><td>  <b>friend</b> <b>struct</b> <a class="type" href="../Support/PointerLikeTypeTraits.h.html#llvm::PointerLikeTypeTraits" title='llvm::PointerLikeTypeTraits' data-ref="llvm::PointerLikeTypeTraits" data-ref-filename="llvm..PointerLikeTypeTraits">PointerLikeTypeTraits</a>&lt;<a class="type" href="#llvm::ReachingDef" title='llvm::ReachingDef' data-ref="llvm::ReachingDef" data-ref-filename="llvm..ReachingDef">ReachingDef</a>&gt;;</td></tr>
<tr><th id="43">43</th><td>  <b>explicit</b> <dfn class="decl def fn" id="_ZN4llvm11ReachingDefC1Em" title='llvm::ReachingDef::ReachingDef' data-ref="_ZN4llvm11ReachingDefC1Em" data-ref-filename="_ZN4llvm11ReachingDefC1Em">ReachingDef</dfn>(<a class="typedef" href="../../../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</a> <dfn class="local col6 decl" id="6Encoded" title='Encoded' data-type='uintptr_t' data-ref="6Encoded" data-ref-filename="6Encoded">Encoded</dfn>) : <a class="member field" href="#llvm::ReachingDef::Encoded" title='llvm::ReachingDef::Encoded' data-ref="llvm::ReachingDef::Encoded" data-ref-filename="llvm..ReachingDef..Encoded">Encoded</a>(<a class="local col6 ref" href="#6Encoded" title='Encoded' data-ref="6Encoded" data-ref-filename="6Encoded">Encoded</a>) {}</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>public</b>:</td></tr>
<tr><th id="46">46</th><td>  <dfn class="decl def fn" id="_ZN4llvm11ReachingDefC1EDn" title='llvm::ReachingDef::ReachingDef' data-ref="_ZN4llvm11ReachingDefC1EDn" data-ref-filename="_ZN4llvm11ReachingDefC1EDn">ReachingDef</dfn>(<span class="namespace">std::</span><span class='typedef' title='std::nullptr_t' data-type='decltype(nullptr)' data-ref="std::nullptr_t" data-ref-filename="std..nullptr_t">nullptr_t</span>) : <a class="member field" href="#llvm::ReachingDef::Encoded" title='llvm::ReachingDef::Encoded' data-ref="llvm::ReachingDef::Encoded" data-ref-filename="llvm..ReachingDef..Encoded">Encoded</a>(<var>0</var>) {}</td></tr>
<tr><th id="47">47</th><td>  <dfn class="decl def fn" id="_ZN4llvm11ReachingDefC1Ei" title='llvm::ReachingDef::ReachingDef' data-ref="_ZN4llvm11ReachingDefC1Ei" data-ref-filename="_ZN4llvm11ReachingDefC1Ei">ReachingDef</dfn>(<em>int</em> <dfn class="local col7 decl" id="7Instr" title='Instr' data-type='int' data-ref="7Instr" data-ref-filename="7Instr">Instr</dfn>) : <a class="member field" href="#llvm::ReachingDef::Encoded" title='llvm::ReachingDef::Encoded' data-ref="llvm::ReachingDef::Encoded" data-ref-filename="llvm..ReachingDef..Encoded">Encoded</a>(((<a class="typedef" href="../../../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</a>) <a class="local col7 ref" href="#7Instr" title='Instr' data-ref="7Instr" data-ref-filename="7Instr">Instr</a> &lt;&lt; <var>2</var>) | <var>2</var>) {}</td></tr>
<tr><th id="48">48</th><td>  <dfn class="decl def fn" id="_ZNK4llvm11ReachingDefcviEv" title='llvm::ReachingDef::operator int' data-ref="_ZNK4llvm11ReachingDefcviEv" data-ref-filename="_ZNK4llvm11ReachingDefcviEv"><b>operator</b> <em>int</em></dfn>() <em>const</em> { <b>return</b> ((<em>int</em>) <a class="member field" href="#llvm::ReachingDef::Encoded" title='llvm::ReachingDef::Encoded' data-ref="llvm::ReachingDef::Encoded" data-ref-filename="llvm..ReachingDef..Encoded">Encoded</a>) &gt;&gt; <var>2</var>; }</td></tr>
<tr><th id="49">49</th><td>};</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>template</b>&lt;&gt;</td></tr>
<tr><th id="52">52</th><td><b>struct</b> <dfn class="type def" id="llvm::PointerLikeTypeTraits" title='llvm::PointerLikeTypeTraits' data-ref="llvm::PointerLikeTypeTraits" data-ref-filename="llvm..PointerLikeTypeTraits"><a class="type" href="../Support/PointerLikeTypeTraits.h.html#llvm::PointerLikeTypeTraits" title='llvm::PointerLikeTypeTraits' data-ref="llvm::PointerLikeTypeTraits" data-ref-filename="llvm..PointerLikeTypeTraits">PointerLikeTypeTraits</a></dfn>&lt;<a class="type" href="#llvm::ReachingDef" title='llvm::ReachingDef' data-ref="llvm::ReachingDef" data-ref-filename="llvm..ReachingDef">ReachingDef</a>&gt; {</td></tr>
<tr><th id="53">53</th><td>  <em>static</em> <b>constexpr</b> <em>int</em> <dfn class="decl" id="llvm::PointerLikeTypeTraits{llvm::ReachingDef}::NumLowBitsAvailable" title='llvm::PointerLikeTypeTraits&lt;llvm::ReachingDef&gt;::NumLowBitsAvailable' data-ref="llvm::PointerLikeTypeTraits{llvm::ReachingDef}::NumLowBitsAvailable" data-ref-filename="llvm..PointerLikeTypeTraits{llvm..ReachingDef}..NumLowBitsAvailable">NumLowBitsAvailable</dfn> = <var>1</var>;</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>static</em> <b>inline</b> <em>void</em> *<dfn class="decl def fn" id="_ZN4llvm21PointerLikeTypeTraitsINS_11ReachingDefEE16getAsVoidPointerERKS1_" title='llvm::PointerLikeTypeTraits&lt;llvm::ReachingDef&gt;::getAsVoidPointer' data-ref="_ZN4llvm21PointerLikeTypeTraitsINS_11ReachingDefEE16getAsVoidPointerERKS1_" data-ref-filename="_ZN4llvm21PointerLikeTypeTraitsINS_11ReachingDefEE16getAsVoidPointerERKS1_">getAsVoidPointer</dfn>(<em>const</em> <a class="type" href="#llvm::ReachingDef" title='llvm::ReachingDef' data-ref="llvm::ReachingDef" data-ref-filename="llvm..ReachingDef">ReachingDef</a> &amp;<dfn class="local col8 decl" id="8RD" title='RD' data-type='const llvm::ReachingDef &amp;' data-ref="8RD" data-ref-filename="8RD">RD</dfn>) {</td></tr>
<tr><th id="56">56</th><td>    <b>return</b> <b>reinterpret_cast</b>&lt;<em>void</em> *&gt;(<a class="local col8 ref" href="#8RD" title='RD' data-ref="8RD" data-ref-filename="8RD">RD</a>.<a class="ref field" href="#llvm::ReachingDef::Encoded" title='llvm::ReachingDef::Encoded' data-ref="llvm::ReachingDef::Encoded" data-ref-filename="llvm..ReachingDef..Encoded">Encoded</a>);</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>static</em> <b>inline</b> <a class="type" href="#llvm::ReachingDef" title='llvm::ReachingDef' data-ref="llvm::ReachingDef" data-ref-filename="llvm..ReachingDef">ReachingDef</a> <dfn class="decl def fn" id="_ZN4llvm21PointerLikeTypeTraitsINS_11ReachingDefEE18getFromVoidPointerEPv" title='llvm::PointerLikeTypeTraits&lt;llvm::ReachingDef&gt;::getFromVoidPointer' data-ref="_ZN4llvm21PointerLikeTypeTraitsINS_11ReachingDefEE18getFromVoidPointerEPv" data-ref-filename="_ZN4llvm21PointerLikeTypeTraitsINS_11ReachingDefEE18getFromVoidPointerEPv">getFromVoidPointer</dfn>(<em>void</em> *<dfn class="local col9 decl" id="9P" title='P' data-type='void *' data-ref="9P" data-ref-filename="9P">P</dfn>) {</td></tr>
<tr><th id="60">60</th><td>    <b>return</b> <a class="type" href="#llvm::ReachingDef" title='llvm::ReachingDef' data-ref="llvm::ReachingDef" data-ref-filename="llvm..ReachingDef">ReachingDef</a><a class="ref fn" href="#_ZN4llvm11ReachingDefC1Em" title='llvm::ReachingDef::ReachingDef' data-ref="_ZN4llvm11ReachingDefC1Em" data-ref-filename="_ZN4llvm11ReachingDefC1Em">(</a><b>reinterpret_cast</b>&lt;<a class="typedef" href="../../../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</a>&gt;(<a class="local col9 ref" href="#9P" title='P' data-ref="9P" data-ref-filename="9P">P</a>));</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <em>static</em> <b>inline</b> <a class="type" href="#llvm::ReachingDef" title='llvm::ReachingDef' data-ref="llvm::ReachingDef" data-ref-filename="llvm..ReachingDef">ReachingDef</a> <dfn class="decl def fn" id="_ZN4llvm21PointerLikeTypeTraitsINS_11ReachingDefEE18getFromVoidPointerEPKv" title='llvm::PointerLikeTypeTraits&lt;llvm::ReachingDef&gt;::getFromVoidPointer' data-ref="_ZN4llvm21PointerLikeTypeTraitsINS_11ReachingDefEE18getFromVoidPointerEPKv" data-ref-filename="_ZN4llvm21PointerLikeTypeTraitsINS_11ReachingDefEE18getFromVoidPointerEPKv">getFromVoidPointer</dfn>(<em>const</em> <em>void</em> *<dfn class="local col0 decl" id="10P" title='P' data-type='const void *' data-ref="10P" data-ref-filename="10P">P</dfn>) {</td></tr>
<tr><th id="64">64</th><td>    <b>return</b> <a class="type" href="#llvm::ReachingDef" title='llvm::ReachingDef' data-ref="llvm::ReachingDef" data-ref-filename="llvm..ReachingDef">ReachingDef</a><a class="ref fn" href="#_ZN4llvm11ReachingDefC1Em" title='llvm::ReachingDef::ReachingDef' data-ref="_ZN4llvm11ReachingDefC1Em" data-ref-filename="_ZN4llvm11ReachingDefC1Em">(</a><b>reinterpret_cast</b>&lt;<a class="typedef" href="../../../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</a>&gt;(<a class="local col0 ref" href="#10P" title='P' data-ref="10P" data-ref-filename="10P">P</a>));</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td>};</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><i class="doc">/// This class provides the reaching def analysis.</i></td></tr>
<tr><th id="69">69</th><td><b>class</b> <dfn class="type def" id="llvm::ReachingDefAnalysis" title='llvm::ReachingDefAnalysis' data-ref="llvm::ReachingDefAnalysis" data-ref-filename="llvm..ReachingDefAnalysis">ReachingDefAnalysis</dfn> : <b>public</b> <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="70">70</th><td><b>private</b>:</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="decl field" id="llvm::ReachingDefAnalysis::MF" title='llvm::ReachingDefAnalysis::MF' data-ref="llvm::ReachingDefAnalysis::MF" data-ref-filename="llvm..ReachingDefAnalysis..MF">MF</dfn>;</td></tr>
<tr><th id="72">72</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl field" id="llvm::ReachingDefAnalysis::TRI" title='llvm::ReachingDefAnalysis::TRI' data-ref="llvm::ReachingDefAnalysis::TRI" data-ref-filename="llvm..ReachingDefAnalysis..TRI">TRI</dfn>;</td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="LoopTraversal.h.html#llvm::LoopTraversal" title='llvm::LoopTraversal' data-ref="llvm::LoopTraversal" data-ref-filename="llvm..LoopTraversal">LoopTraversal</a>::<a class="typedef" href="LoopTraversal.h.html#llvm::LoopTraversal::TraversalOrder" title='llvm::LoopTraversal::TraversalOrder' data-type='SmallVector&lt;llvm::LoopTraversal::TraversedMBBInfo, 4&gt;' data-ref="llvm::LoopTraversal::TraversalOrder" data-ref-filename="llvm..LoopTraversal..TraversalOrder">TraversalOrder</a> <dfn class="decl field" id="llvm::ReachingDefAnalysis::TraversedMBBOrder" title='llvm::ReachingDefAnalysis::TraversedMBBOrder' data-ref="llvm::ReachingDefAnalysis::TraversedMBBOrder" data-ref-filename="llvm..ReachingDefAnalysis..TraversedMBBOrder">TraversedMBBOrder</dfn>;</td></tr>
<tr><th id="74">74</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::ReachingDefAnalysis::NumRegUnits" title='llvm::ReachingDefAnalysis::NumRegUnits' data-ref="llvm::ReachingDefAnalysis::NumRegUnits" data-ref-filename="llvm..ReachingDefAnalysis..NumRegUnits">NumRegUnits</dfn>;</td></tr>
<tr><th id="75">75</th><td>  <i class="doc">/// Instruction that defined each register, relative to the beginning of the</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  /// current basic block.  When a LiveRegsDefInfo is used to represent a</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  /// live-out register, this value is relative to the end of the basic block,</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// so it will be a negative number.</i></td></tr>
<tr><th id="79">79</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::LiveRegsDefInfo" title='llvm::ReachingDefAnalysis::LiveRegsDefInfo' data-type='std::vector&lt;int&gt;' data-ref="llvm::ReachingDefAnalysis::LiveRegsDefInfo" data-ref-filename="llvm..ReachingDefAnalysis..LiveRegsDefInfo">LiveRegsDefInfo</dfn> = <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>int</em>&gt;;</td></tr>
<tr><th id="80">80</th><td>  <a class="typedef" href="#llvm::ReachingDefAnalysis::LiveRegsDefInfo" title='llvm::ReachingDefAnalysis::LiveRegsDefInfo' data-type='std::vector&lt;int&gt;' data-ref="llvm::ReachingDefAnalysis::LiveRegsDefInfo" data-ref-filename="llvm..ReachingDefAnalysis..LiveRegsDefInfo">LiveRegsDefInfo</a> <dfn class="decl field" id="llvm::ReachingDefAnalysis::LiveRegs" title='llvm::ReachingDefAnalysis::LiveRegs' data-ref="llvm::ReachingDefAnalysis::LiveRegs" data-ref-filename="llvm..ReachingDefAnalysis..LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// Keeps clearance information for all registers. Note that this</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  /// is different from the usual definition notion of liveness. The CPU</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// doesn't care whether or not we consider a register killed.</i></td></tr>
<tr><th id="85">85</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::OutRegsInfoMap" title='llvm::ReachingDefAnalysis::OutRegsInfoMap' data-type='SmallVector&lt;llvm::ReachingDefAnalysis::LiveRegsDefInfo, 4&gt;' data-ref="llvm::ReachingDefAnalysis::OutRegsInfoMap" data-ref-filename="llvm..ReachingDefAnalysis..OutRegsInfoMap">OutRegsInfoMap</dfn> = <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="#llvm::ReachingDefAnalysis::LiveRegsDefInfo" title='llvm::ReachingDefAnalysis::LiveRegsDefInfo' data-type='std::vector&lt;int&gt;' data-ref="llvm::ReachingDefAnalysis::LiveRegsDefInfo" data-ref-filename="llvm..ReachingDefAnalysis..LiveRegsDefInfo">LiveRegsDefInfo</a>, <var>4</var>&gt;;</td></tr>
<tr><th id="86">86</th><td>  <a class="typedef" href="#llvm::ReachingDefAnalysis::OutRegsInfoMap" title='llvm::ReachingDefAnalysis::OutRegsInfoMap' data-type='SmallVector&lt;llvm::ReachingDefAnalysis::LiveRegsDefInfo, 4&gt;' data-ref="llvm::ReachingDefAnalysis::OutRegsInfoMap" data-ref-filename="llvm..ReachingDefAnalysis..OutRegsInfoMap">OutRegsInfoMap</a> <dfn class="decl field" id="llvm::ReachingDefAnalysis::MBBOutRegsInfos" title='llvm::ReachingDefAnalysis::MBBOutRegsInfos' data-ref="llvm::ReachingDefAnalysis::MBBOutRegsInfos" data-ref-filename="llvm..ReachingDefAnalysis..MBBOutRegsInfos">MBBOutRegsInfos</dfn>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// Current instruction number.</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  /// The first instruction in each basic block is 0.</i></td></tr>
<tr><th id="90">90</th><td>  <em>int</em> <dfn class="decl field" id="llvm::ReachingDefAnalysis::CurInstr" title='llvm::ReachingDefAnalysis::CurInstr' data-ref="llvm::ReachingDefAnalysis::CurInstr" data-ref-filename="llvm..ReachingDefAnalysis..CurInstr">CurInstr</dfn>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc">/// Maps instructions to their instruction Ids, relative to the beginning of</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  /// their basic blocks.</i></td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <em>int</em>&gt; <dfn class="decl field" id="llvm::ReachingDefAnalysis::InstIds" title='llvm::ReachingDefAnalysis::InstIds' data-ref="llvm::ReachingDefAnalysis::InstIds" data-ref-filename="llvm..ReachingDefAnalysis..InstIds">InstIds</dfn>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i class="doc">/// All reaching defs of a given RegUnit for a given MBB.</i></td></tr>
<tr><th id="97">97</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::MBBRegUnitDefs" title='llvm::ReachingDefAnalysis::MBBRegUnitDefs' data-type='TinyPtrVector&lt;llvm::ReachingDef&gt;' data-ref="llvm::ReachingDefAnalysis::MBBRegUnitDefs" data-ref-filename="llvm..ReachingDefAnalysis..MBBRegUnitDefs">MBBRegUnitDefs</dfn> = <a class="type" href="../ADT/TinyPtrVector.h.html#llvm::TinyPtrVector" title='llvm::TinyPtrVector' data-ref="llvm::TinyPtrVector" data-ref-filename="llvm..TinyPtrVector">TinyPtrVector</a>&lt;<a class="type" href="#llvm::ReachingDef" title='llvm::ReachingDef' data-ref="llvm::ReachingDef" data-ref-filename="llvm..ReachingDef">ReachingDef</a>&gt;;</td></tr>
<tr><th id="98">98</th><td>  <i class="doc">/// All reaching defs of all reg units for a given MBB</i></td></tr>
<tr><th id="99">99</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::MBBDefsInfo" title='llvm::ReachingDefAnalysis::MBBDefsInfo' data-type='std::vector&lt;MBBRegUnitDefs&gt;' data-ref="llvm::ReachingDefAnalysis::MBBDefsInfo" data-ref-filename="llvm..ReachingDefAnalysis..MBBDefsInfo">MBBDefsInfo</dfn> = <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="typedef" href="#llvm::ReachingDefAnalysis::MBBRegUnitDefs" title='llvm::ReachingDefAnalysis::MBBRegUnitDefs' data-type='TinyPtrVector&lt;llvm::ReachingDef&gt;' data-ref="llvm::ReachingDefAnalysis::MBBRegUnitDefs" data-ref-filename="llvm..ReachingDefAnalysis..MBBRegUnitDefs">MBBRegUnitDefs</a>&gt;;</td></tr>
<tr><th id="100">100</th><td>  <i class="doc">/// All reaching defs of all reg units for a all MBBs</i></td></tr>
<tr><th id="101">101</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::MBBReachingDefsInfo" title='llvm::ReachingDefAnalysis::MBBReachingDefsInfo' data-type='SmallVector&lt;llvm::ReachingDefAnalysis::MBBDefsInfo, 4&gt;' data-ref="llvm::ReachingDefAnalysis::MBBReachingDefsInfo" data-ref-filename="llvm..ReachingDefAnalysis..MBBReachingDefsInfo">MBBReachingDefsInfo</dfn> = <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="#llvm::ReachingDefAnalysis::MBBDefsInfo" title='llvm::ReachingDefAnalysis::MBBDefsInfo' data-type='std::vector&lt;MBBRegUnitDefs&gt;' data-ref="llvm::ReachingDefAnalysis::MBBDefsInfo" data-ref-filename="llvm..ReachingDefAnalysis..MBBDefsInfo">MBBDefsInfo</a>, <var>4</var>&gt;;</td></tr>
<tr><th id="102">102</th><td>  <a class="typedef" href="#llvm::ReachingDefAnalysis::MBBReachingDefsInfo" title='llvm::ReachingDefAnalysis::MBBReachingDefsInfo' data-type='SmallVector&lt;llvm::ReachingDefAnalysis::MBBDefsInfo, 4&gt;' data-ref="llvm::ReachingDefAnalysis::MBBReachingDefsInfo" data-ref-filename="llvm..ReachingDefAnalysis..MBBReachingDefsInfo">MBBReachingDefsInfo</a> <dfn class="decl field" id="llvm::ReachingDefAnalysis::MBBReachingDefs" title='llvm::ReachingDefAnalysis::MBBReachingDefs' data-ref="llvm::ReachingDefAnalysis::MBBReachingDefs" data-ref-filename="llvm..ReachingDefAnalysis..MBBReachingDefs">MBBReachingDefs</dfn>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <i class="doc">/// Default values are 'nothing happened a long time ago'.</i></td></tr>
<tr><th id="105">105</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="llvm::ReachingDefAnalysis::ReachingDefDefaultVal" title='llvm::ReachingDefAnalysis::ReachingDefDefaultVal' data-ref="llvm::ReachingDefAnalysis::ReachingDefDefaultVal" data-ref-filename="llvm..ReachingDefAnalysis..ReachingDefDefaultVal">ReachingDefDefaultVal</dfn> = -(<var>1</var> &lt;&lt; <var>20</var>);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</dfn> = <a class="type" href="../ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl" data-ref-filename="llvm..SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*&gt;;</td></tr>
<tr><th id="108">108</th><td>  <b>using</b> <dfn class="typedef" id="llvm::ReachingDefAnalysis::BlockSet" title='llvm::ReachingDefAnalysis::BlockSet' data-type='SmallPtrSetImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::ReachingDefAnalysis::BlockSet" data-ref-filename="llvm..ReachingDefAnalysis..BlockSet">BlockSet</dfn> = <a class="type" href="../ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl" data-ref-filename="llvm..SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>*&gt;;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><b>public</b>:</td></tr>
<tr><th id="111">111</th><td>  <em>static</em> <em>char</em> <dfn class="decl" id="llvm::ReachingDefAnalysis::ID" title='llvm::ReachingDefAnalysis::ID' data-ref="llvm::ReachingDefAnalysis::ID" data-ref-filename="llvm..ReachingDefAnalysis..ID">ID</dfn>; <i>// Pass identification, replacement for typeid</i></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <dfn class="decl def fn" id="_ZN4llvm19ReachingDefAnalysisC1Ev" title='llvm::ReachingDefAnalysis::ReachingDefAnalysis' data-ref="_ZN4llvm19ReachingDefAnalysisC1Ev" data-ref-filename="_ZN4llvm19ReachingDefAnalysisC1Ev">ReachingDefAnalysis</dfn>() : <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="member" href="#llvm::ReachingDefAnalysis::ID" title='llvm::ReachingDefAnalysis::ID' data-ref="llvm::ReachingDefAnalysis::ID" data-ref-filename="llvm..ReachingDefAnalysis..ID">ID</a>) {</td></tr>
<tr><th id="114">114</th><td>    <a class="ref fn" href="../InitializePasses.h.html#_ZN4llvm33initializeReachingDefAnalysisPassERNS_12PassRegistryE" title='llvm::initializeReachingDefAnalysisPass' data-ref="_ZN4llvm33initializeReachingDefAnalysisPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm33initializeReachingDefAnalysisPassERNS_12PassRegistryE">initializeReachingDefAnalysisPass</a>(<span class='refarg'>*<a class="type" href="../PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZN4llvm19ReachingDefAnalysis13releaseMemoryEv" title='llvm::ReachingDefAnalysis::releaseMemory' data-ref="_ZN4llvm19ReachingDefAnalysis13releaseMemoryEv" data-ref-filename="_ZN4llvm19ReachingDefAnalysis13releaseMemoryEv">releaseMemory</dfn>() override;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <em>void</em> <dfn class="virtual decl def fn" id="_ZNK4llvm19ReachingDefAnalysis16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::ReachingDefAnalysis::getAnalysisUsage' data-ref="_ZNK4llvm19ReachingDefAnalysis16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="11AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="11AU" data-ref-filename="11AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="119">119</th><td>    <a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU" data-ref-filename="11AU">AU</a>.<a class="ref fn" href="../PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="120">120</th><td>    <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col1 ref" href="#11AU" title='AU' data-ref="11AU" data-ref-filename="11AU">AU</a></span>);</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZN4llvm19ReachingDefAnalysis20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::ReachingDefAnalysis::runOnMachineFunction' data-ref="_ZN4llvm19ReachingDefAnalysis20runOnMachineFunctionERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm19ReachingDefAnalysis20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="12MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="12MF" data-ref-filename="12MF">MF</dfn>) override;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual decl def fn" id="_ZNK4llvm19ReachingDefAnalysis21getRequiredPropertiesEv" title='llvm::ReachingDefAnalysis::getRequiredProperties' data-ref="_ZNK4llvm19ReachingDefAnalysis21getRequiredPropertiesEv" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="126">126</th><td>    <b>return</b> <a class="ref fn fake" href="MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="127">127</th><td>        <a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoVRegs">NoVRegs</a>).<a class="ref fn" href="MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="128">128</th><td>          <a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property::TracksLiveness" title='llvm::MachineFunctionProperties::Property::TracksLiveness' data-ref="llvm::MachineFunctionProperties::Property::TracksLiveness" data-ref-filename="llvm..MachineFunctionProperties..Property..TracksLiveness">TracksLiveness</a>);</td></tr>
<tr><th id="129">129</th><td>  }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i class="doc">/// Re-run the analysis.</i></td></tr>
<tr><th id="132">132</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm19ReachingDefAnalysis5resetEv" title='llvm::ReachingDefAnalysis::reset' data-ref="_ZN4llvm19ReachingDefAnalysis5resetEv" data-ref-filename="_ZN4llvm19ReachingDefAnalysis5resetEv">reset</dfn>();</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i class="doc">/// Initialize data structures.</i></td></tr>
<tr><th id="135">135</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm19ReachingDefAnalysis4initEv" title='llvm::ReachingDefAnalysis::init' data-ref="_ZN4llvm19ReachingDefAnalysis4initEv" data-ref-filename="_ZN4llvm19ReachingDefAnalysis4initEv">init</dfn>();</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i class="doc">/// Traverse the machine function, mapping definitions.</i></td></tr>
<tr><th id="138">138</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm19ReachingDefAnalysis8traverseEv" title='llvm::ReachingDefAnalysis::traverse' data-ref="_ZN4llvm19ReachingDefAnalysis8traverseEv" data-ref-filename="_ZN4llvm19ReachingDefAnalysis8traverseEv">traverse</dfn>();</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i class="doc">/// Provides the instruction id of the closest reaching def instruction of</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">  /// PhysReg that reaches MI, relative to the begining of MI's basic block.</i></td></tr>
<tr><th id="142">142</th><td>  <em>int</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis14getReachingDefEPNS_12MachineInstrENS_10MCRegisterE" title='llvm::ReachingDefAnalysis::getReachingDef' data-ref="_ZNK4llvm19ReachingDefAnalysis14getReachingDefEPNS_12MachineInstrENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis14getReachingDefEPNS_12MachineInstrENS_10MCRegisterE">getReachingDef</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13MI" title='MI' data-type='llvm::MachineInstr *' data-ref="13MI" data-ref-filename="13MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="14PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="14PhysReg" data-ref-filename="14PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i class="doc">/// Return whether A and B use the same def of PhysReg.</i></td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis18hasSameReachingDefEPNS_12MachineInstrES2_NS_10MCRegisterE" title='llvm::ReachingDefAnalysis::hasSameReachingDef' data-ref="_ZNK4llvm19ReachingDefAnalysis18hasSameReachingDefEPNS_12MachineInstrES2_NS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis18hasSameReachingDefEPNS_12MachineInstrES2_NS_10MCRegisterE">hasSameReachingDef</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="15A" title='A' data-type='llvm::MachineInstr *' data-ref="15A" data-ref-filename="15A">A</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16B" title='B' data-type='llvm::MachineInstr *' data-ref="16B" data-ref-filename="16B">B</dfn>,</td></tr>
<tr><th id="146">146</th><td>                          <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="17PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="17PhysReg" data-ref-filename="17PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i class="doc">/// Return whether the reaching def for MI also is live out of its parent</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">  /// block.</i></td></tr>
<tr><th id="150">150</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis20isReachingDefLiveOutEPNS_12MachineInstrENS_10MCRegisterE" title='llvm::ReachingDefAnalysis::isReachingDefLiveOut' data-ref="_ZNK4llvm19ReachingDefAnalysis20isReachingDefLiveOutEPNS_12MachineInstrENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis20isReachingDefLiveOutEPNS_12MachineInstrENS_10MCRegisterE">isReachingDefLiveOut</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="18MI" title='MI' data-type='llvm::MachineInstr *' data-ref="18MI" data-ref-filename="18MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="19PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="19PhysReg" data-ref-filename="19PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i class="doc">/// Return the local MI that produces the live out value for PhysReg, or</i></td></tr>
<tr><th id="153">153</th><td><i class="doc">  /// nullptr for a non-live out or non-local def.</i></td></tr>
<tr><th id="154">154</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis20getLocalLiveOutMIDefEPNS_17MachineBasicBlockENS_10MCRegisterE" title='llvm::ReachingDefAnalysis::getLocalLiveOutMIDef' data-ref="_ZNK4llvm19ReachingDefAnalysis20getLocalLiveOutMIDefEPNS_17MachineBasicBlockENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis20getLocalLiveOutMIDefEPNS_17MachineBasicBlockENS_10MCRegisterE">getLocalLiveOutMIDef</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="20MBB" data-ref-filename="20MBB">MBB</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                     <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="21PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="21PhysReg" data-ref-filename="21PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i class="doc">/// If a single MachineInstr creates the reaching definition, then return it.</i></td></tr>
<tr><th id="158">158</th><td><i class="doc">  /// Otherwise return null.</i></td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis22getUniqueReachingMIDefEPNS_12MachineInstrENS_10MCRegisterE" title='llvm::ReachingDefAnalysis::getUniqueReachingMIDef' data-ref="_ZNK4llvm19ReachingDefAnalysis22getUniqueReachingMIDefEPNS_12MachineInstrENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis22getUniqueReachingMIDefEPNS_12MachineInstrENS_10MCRegisterE">getUniqueReachingMIDef</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="22MI" title='MI' data-type='llvm::MachineInstr *' data-ref="22MI" data-ref-filename="22MI">MI</dfn>,</td></tr>
<tr><th id="160">160</th><td>                                       <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="23PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="23PhysReg" data-ref-filename="23PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <i class="doc">/// If a single MachineInstr creates the reaching definition, for MIs operand</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">  /// at Idx, then return it. Otherwise return null.</i></td></tr>
<tr><th id="164">164</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis12getMIOperandEPNS_12MachineInstrEj" title='llvm::ReachingDefAnalysis::getMIOperand' data-ref="_ZNK4llvm19ReachingDefAnalysis12getMIOperandEPNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis12getMIOperandEPNS_12MachineInstrEj">getMIOperand</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr *' data-ref="24MI" data-ref-filename="24MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25Idx" title='Idx' data-type='unsigned int' data-ref="25Idx" data-ref-filename="25Idx">Idx</dfn>) <em>const</em>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <i class="doc">/// If a single MachineInstr creates the reaching definition, for MIs MO,</i></td></tr>
<tr><th id="167">167</th><td><i class="doc">  /// then return it. Otherwise return null.</i></td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis12getMIOperandEPNS_12MachineInstrERNS_14MachineOperandE" title='llvm::ReachingDefAnalysis::getMIOperand' data-ref="_ZNK4llvm19ReachingDefAnalysis12getMIOperandEPNS_12MachineInstrERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis12getMIOperandEPNS_12MachineInstrERNS_14MachineOperandE">getMIOperand</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr *' data-ref="26MI" data-ref-filename="26MI">MI</dfn>, <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="27MO" data-ref-filename="27MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i class="doc">/// Provide whether the register has been defined in the same basic block as,</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">  /// and before, MI.</i></td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis17hasLocalDefBeforeEPNS_12MachineInstrENS_10MCRegisterE" title='llvm::ReachingDefAnalysis::hasLocalDefBefore' data-ref="_ZNK4llvm19ReachingDefAnalysis17hasLocalDefBeforeEPNS_12MachineInstrENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis17hasLocalDefBeforeEPNS_12MachineInstrENS_10MCRegisterE">hasLocalDefBefore</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28MI" title='MI' data-type='llvm::MachineInstr *' data-ref="28MI" data-ref-filename="28MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="29PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="29PhysReg" data-ref-filename="29PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <i class="doc">/// Return whether the given register is used after MI, whether it's a local</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">  /// use or a live out.</i></td></tr>
<tr><th id="176">176</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis14isRegUsedAfterEPNS_12MachineInstrENS_10MCRegisterE" title='llvm::ReachingDefAnalysis::isRegUsedAfter' data-ref="_ZNK4llvm19ReachingDefAnalysis14isRegUsedAfterEPNS_12MachineInstrENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis14isRegUsedAfterEPNS_12MachineInstrENS_10MCRegisterE">isRegUsedAfter</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="30MI" title='MI' data-type='llvm::MachineInstr *' data-ref="30MI" data-ref-filename="30MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="31PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="31PhysReg" data-ref-filename="31PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <i class="doc">/// Return whether the given register is defined after MI.</i></td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis17isRegDefinedAfterEPNS_12MachineInstrENS_10MCRegisterE" title='llvm::ReachingDefAnalysis::isRegDefinedAfter' data-ref="_ZNK4llvm19ReachingDefAnalysis17isRegDefinedAfterEPNS_12MachineInstrENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis17isRegDefinedAfterEPNS_12MachineInstrENS_10MCRegisterE">isRegDefinedAfter</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32MI" title='MI' data-type='llvm::MachineInstr *' data-ref="32MI" data-ref-filename="32MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="33PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="33PhysReg" data-ref-filename="33PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i class="doc">/// Provides the clearance - the number of instructions since the closest</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">  /// reaching def instuction of PhysReg that reaches MI.</i></td></tr>
<tr><th id="183">183</th><td>  <em>int</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis12getClearanceEPNS_12MachineInstrENS_10MCRegisterE" title='llvm::ReachingDefAnalysis::getClearance' data-ref="_ZNK4llvm19ReachingDefAnalysis12getClearanceEPNS_12MachineInstrENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis12getClearanceEPNS_12MachineInstrENS_10MCRegisterE">getClearance</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="34MI" title='MI' data-type='llvm::MachineInstr *' data-ref="34MI" data-ref-filename="34MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="35PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="35PhysReg" data-ref-filename="35PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i class="doc">/// Provides the uses, in the same block as MI, of register that MI defines.</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">  /// This does not consider live-outs.</i></td></tr>
<tr><th id="187">187</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis20getReachingLocalUsesEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE" title='llvm::ReachingDefAnalysis::getReachingLocalUses' data-ref="_ZNK4llvm19ReachingDefAnalysis20getReachingLocalUsesEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis20getReachingLocalUsesEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE">getReachingLocalUses</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MachineInstr *' data-ref="36MI" data-ref-filename="36MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="37PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="37PhysReg" data-ref-filename="37PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="188">188</th><td>                            <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col8 decl" id="38Uses" title='Uses' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="38Uses" data-ref-filename="38Uses">Uses</dfn>) <em>const</em>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <i class="doc">/// Search MBB for a definition of PhysReg and insert it into Defs. If no</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">  /// definition is found, recursively search the predecessor blocks for them.</i></td></tr>
<tr><th id="192">192</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis11getLiveOutsEPNS_17MachineBasicBlockENS_10MCRegisterERNS_15SmallPtrSetImplIPNS_12MachineInstrEEERNS4_IS2_EE" title='llvm::ReachingDefAnalysis::getLiveOuts' data-ref="_ZNK4llvm19ReachingDefAnalysis11getLiveOutsEPNS_17MachineBasicBlockENS_10MCRegisterERNS_15SmallPtrSetImplIPNS_12MachineInstrEEERNS4_IS2_EE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis11getLiveOutsEPNS_17MachineBasicBlockENS_10MCRegisterERNS_15SmallPtrSetImplIPNS_12MachineInstrEEERNS4_IS2_EE">getLiveOuts</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="39MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="39MBB" data-ref-filename="39MBB">MBB</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="40PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="40PhysReg" data-ref-filename="40PhysReg">PhysReg</dfn>, <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col1 decl" id="41Defs" title='Defs' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="41Defs" data-ref-filename="41Defs">Defs</dfn>,</td></tr>
<tr><th id="193">193</th><td>                   <a class="typedef" href="#llvm::ReachingDefAnalysis::BlockSet" title='llvm::ReachingDefAnalysis::BlockSet' data-type='SmallPtrSetImpl&lt;llvm::MachineBasicBlock *&gt;' data-ref="llvm::ReachingDefAnalysis::BlockSet" data-ref-filename="llvm..ReachingDefAnalysis..BlockSet">BlockSet</a> &amp;<dfn class="local col2 decl" id="42VisitedBBs" title='VisitedBBs' data-type='llvm::ReachingDefAnalysis::BlockSet &amp;' data-ref="42VisitedBBs" data-ref-filename="42VisitedBBs">VisitedBBs</dfn>) <em>const</em>;</td></tr>
<tr><th id="194">194</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis11getLiveOutsEPNS_17MachineBasicBlockENS_10MCRegisterERNS_15SmallPtrSetImplIPNS_12MachineInstrEEE" title='llvm::ReachingDefAnalysis::getLiveOuts' data-ref="_ZNK4llvm19ReachingDefAnalysis11getLiveOutsEPNS_17MachineBasicBlockENS_10MCRegisterERNS_15SmallPtrSetImplIPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis11getLiveOutsEPNS_17MachineBasicBlockENS_10MCRegisterERNS_15SmallPtrSetImplIPNS_12MachineInstrEEE">getLiveOuts</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="43MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="43MBB" data-ref-filename="43MBB">MBB</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="44PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="44PhysReg" data-ref-filename="44PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="195">195</th><td>                   <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col5 decl" id="45Defs" title='Defs' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="45Defs" data-ref-filename="45Defs">Defs</dfn>) <em>const</em>;</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <i class="doc">/// For the given block, collect the instructions that use the live-in</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">  /// value of the provided register. Return whether the value is still</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">  /// live on exit.</i></td></tr>
<tr><th id="200">200</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis13getLiveInUsesEPNS_17MachineBasicBlockENS_10MCRegisterERNS_15SmallPtrSetImplIPNS_12MachineInstrEEE" title='llvm::ReachingDefAnalysis::getLiveInUses' data-ref="_ZNK4llvm19ReachingDefAnalysis13getLiveInUsesEPNS_17MachineBasicBlockENS_10MCRegisterERNS_15SmallPtrSetImplIPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis13getLiveInUsesEPNS_17MachineBasicBlockENS_10MCRegisterERNS_15SmallPtrSetImplIPNS_12MachineInstrEEE">getLiveInUses</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="46MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="46MBB" data-ref-filename="46MBB">MBB</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="47PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="47PhysReg" data-ref-filename="47PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="201">201</th><td>                     <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col8 decl" id="48Uses" title='Uses' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="48Uses" data-ref-filename="48Uses">Uses</dfn>) <em>const</em>;</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i class="doc">/// Collect the users of the value stored in PhysReg, which is defined</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">  /// by MI.</i></td></tr>
<tr><th id="205">205</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis13getGlobalUsesEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE" title='llvm::ReachingDefAnalysis::getGlobalUses' data-ref="_ZNK4llvm19ReachingDefAnalysis13getGlobalUsesEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis13getGlobalUsesEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE">getGlobalUses</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr *' data-ref="49MI" data-ref-filename="49MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="50PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="50PhysReg" data-ref-filename="50PhysReg">PhysReg</dfn>, <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col1 decl" id="51Uses" title='Uses' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="51Uses" data-ref-filename="51Uses">Uses</dfn>) <em>const</em>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <i class="doc">/// Collect all possible definitions of the value stored in PhysReg, which is</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">  /// used by MI.</i></td></tr>
<tr><th id="209">209</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis21getGlobalReachingDefsEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE" title='llvm::ReachingDefAnalysis::getGlobalReachingDefs' data-ref="_ZNK4llvm19ReachingDefAnalysis21getGlobalReachingDefsEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis21getGlobalReachingDefsEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE">getGlobalReachingDefs</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52MI" title='MI' data-type='llvm::MachineInstr *' data-ref="52MI" data-ref-filename="52MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="53PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="53PhysReg" data-ref-filename="53PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="210">210</th><td>                             <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col4 decl" id="54Defs" title='Defs' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="54Defs" data-ref-filename="54Defs">Defs</dfn>) <em>const</em>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i class="doc">/// Return whether From can be moved forwards to just before To.</i></td></tr>
<tr><th id="213">213</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis20isSafeToMoveForwardsEPNS_12MachineInstrES2_" title='llvm::ReachingDefAnalysis::isSafeToMoveForwards' data-ref="_ZNK4llvm19ReachingDefAnalysis20isSafeToMoveForwardsEPNS_12MachineInstrES2_" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis20isSafeToMoveForwardsEPNS_12MachineInstrES2_">isSafeToMoveForwards</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="55From" title='From' data-type='llvm::MachineInstr *' data-ref="55From" data-ref-filename="55From">From</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="56To" title='To' data-type='llvm::MachineInstr *' data-ref="56To" data-ref-filename="56To">To</dfn>) <em>const</em>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i class="doc">/// Return whether From can be moved backwards to just after To.</i></td></tr>
<tr><th id="216">216</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis21isSafeToMoveBackwardsEPNS_12MachineInstrES2_" title='llvm::ReachingDefAnalysis::isSafeToMoveBackwards' data-ref="_ZNK4llvm19ReachingDefAnalysis21isSafeToMoveBackwardsEPNS_12MachineInstrES2_" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis21isSafeToMoveBackwardsEPNS_12MachineInstrES2_">isSafeToMoveBackwards</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="57From" title='From' data-type='llvm::MachineInstr *' data-ref="57From" data-ref-filename="57From">From</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="58To" title='To' data-type='llvm::MachineInstr *' data-ref="58To" data-ref-filename="58To">To</dfn>) <em>const</em>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i class="doc">/// Assuming MI is dead, recursively search the incoming operands which are</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// killed by MI and collect those that would become dead.</i></td></tr>
<tr><th id="220">220</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis21collectKilledOperandsEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EE" title='llvm::ReachingDefAnalysis::collectKilledOperands' data-ref="_ZNK4llvm19ReachingDefAnalysis21collectKilledOperandsEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis21collectKilledOperandsEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EE">collectKilledOperands</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="59MI" title='MI' data-type='llvm::MachineInstr *' data-ref="59MI" data-ref-filename="59MI">MI</dfn>, <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col0 decl" id="60Dead" title='Dead' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="60Dead" data-ref-filename="60Dead">Dead</dfn>) <em>const</em>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i class="doc">/// Return whether removing this instruction will have no effect on the</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">  /// program, returning the redundant use-def chain.</i></td></tr>
<tr><th id="224">224</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis14isSafeToRemoveEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EE" title='llvm::ReachingDefAnalysis::isSafeToRemove' data-ref="_ZNK4llvm19ReachingDefAnalysis14isSafeToRemoveEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis14isSafeToRemoveEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EE">isSafeToRemove</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="61MI" title='MI' data-type='llvm::MachineInstr *' data-ref="61MI" data-ref-filename="61MI">MI</dfn>, <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col2 decl" id="62ToRemove" title='ToRemove' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="62ToRemove" data-ref-filename="62ToRemove">ToRemove</dfn>) <em>const</em>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <i class="doc">/// Return whether removing this instruction will have no effect on the</i></td></tr>
<tr><th id="227">227</th><td><i class="doc">  /// program, ignoring the possible effects on some instructions, returning</i></td></tr>
<tr><th id="228">228</th><td><i class="doc">  /// the redundant use-def chain.</i></td></tr>
<tr><th id="229">229</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis14isSafeToRemoveEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EES5_" title='llvm::ReachingDefAnalysis::isSafeToRemove' data-ref="_ZNK4llvm19ReachingDefAnalysis14isSafeToRemoveEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EES5_" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis14isSafeToRemoveEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EES5_">isSafeToRemove</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63MI" title='MI' data-type='llvm::MachineInstr *' data-ref="63MI" data-ref-filename="63MI">MI</dfn>, <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col4 decl" id="64ToRemove" title='ToRemove' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="64ToRemove" data-ref-filename="64ToRemove">ToRemove</dfn>,</td></tr>
<tr><th id="230">230</th><td>                      <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col5 decl" id="65Ignore" title='Ignore' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="65Ignore" data-ref-filename="65Ignore">Ignore</dfn>) <em>const</em>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <i class="doc">/// Return whether a MachineInstr could be inserted at MI and safely define</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  /// the given register without affecting the program.</i></td></tr>
<tr><th id="234">234</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis16isSafeToDefRegAtEPNS_12MachineInstrENS_10MCRegisterE" title='llvm::ReachingDefAnalysis::isSafeToDefRegAt' data-ref="_ZNK4llvm19ReachingDefAnalysis16isSafeToDefRegAtEPNS_12MachineInstrENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis16isSafeToDefRegAtEPNS_12MachineInstrENS_10MCRegisterE">isSafeToDefRegAt</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr *' data-ref="66MI" data-ref-filename="66MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="67PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="67PhysReg" data-ref-filename="67PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i class="doc">/// Return whether a MachineInstr could be inserted at MI and safely define</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// the given register without affecting the program, ignoring any effects</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  /// on the provided instructions.</i></td></tr>
<tr><th id="239">239</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis16isSafeToDefRegAtEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE" title='llvm::ReachingDefAnalysis::isSafeToDefRegAt' data-ref="_ZNK4llvm19ReachingDefAnalysis16isSafeToDefRegAtEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis16isSafeToDefRegAtEPNS_12MachineInstrENS_10MCRegisterERNS_15SmallPtrSetImplIS2_EE">isSafeToDefRegAt</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="68MI" title='MI' data-type='llvm::MachineInstr *' data-ref="68MI" data-ref-filename="68MI">MI</dfn>, <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="69PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="69PhysReg" data-ref-filename="69PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="240">240</th><td>                        <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col0 decl" id="70Ignore" title='Ignore' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="70Ignore" data-ref-filename="70Ignore">Ignore</dfn>) <em>const</em>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><b>private</b>:</td></tr>
<tr><th id="243">243</th><td>  <i class="doc">/// Set up LiveRegs by merging predecessor live-out values.</i></td></tr>
<tr><th id="244">244</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm19ReachingDefAnalysis15enterBasicBlockEPNS_17MachineBasicBlockE" title='llvm::ReachingDefAnalysis::enterBasicBlock' data-ref="_ZN4llvm19ReachingDefAnalysis15enterBasicBlockEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm19ReachingDefAnalysis15enterBasicBlockEPNS_17MachineBasicBlockE">enterBasicBlock</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="71MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="71MBB" data-ref-filename="71MBB">MBB</dfn>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i class="doc">/// Update live-out values.</i></td></tr>
<tr><th id="247">247</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm19ReachingDefAnalysis15leaveBasicBlockEPNS_17MachineBasicBlockE" title='llvm::ReachingDefAnalysis::leaveBasicBlock' data-ref="_ZN4llvm19ReachingDefAnalysis15leaveBasicBlockEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm19ReachingDefAnalysis15leaveBasicBlockEPNS_17MachineBasicBlockE">leaveBasicBlock</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="72MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="72MBB" data-ref-filename="72MBB">MBB</dfn>);</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i class="doc">/// Process he given basic block.</i></td></tr>
<tr><th id="250">250</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm19ReachingDefAnalysis17processBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE" title='llvm::ReachingDefAnalysis::processBasicBlock' data-ref="_ZN4llvm19ReachingDefAnalysis17processBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE" data-ref-filename="_ZN4llvm19ReachingDefAnalysis17processBasicBlockERKNS_13LoopTraversal16TraversedMBBInfoE">processBasicBlock</dfn>(<em>const</em> <a class="type" href="LoopTraversal.h.html#llvm::LoopTraversal" title='llvm::LoopTraversal' data-ref="llvm::LoopTraversal" data-ref-filename="llvm..LoopTraversal">LoopTraversal</a>::<a class="type" href="LoopTraversal.h.html#llvm::LoopTraversal::TraversedMBBInfo" title='llvm::LoopTraversal::TraversedMBBInfo' data-ref="llvm::LoopTraversal::TraversedMBBInfo" data-ref-filename="llvm..LoopTraversal..TraversedMBBInfo">TraversedMBBInfo</a> &amp;<dfn class="local col3 decl" id="73TraversedMBB" title='TraversedMBB' data-type='const LoopTraversal::TraversedMBBInfo &amp;' data-ref="73TraversedMBB" data-ref-filename="73TraversedMBB">TraversedMBB</dfn>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <i class="doc">/// Process block that is part of a loop again.</i></td></tr>
<tr><th id="253">253</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm19ReachingDefAnalysis19reprocessBasicBlockEPNS_17MachineBasicBlockE" title='llvm::ReachingDefAnalysis::reprocessBasicBlock' data-ref="_ZN4llvm19ReachingDefAnalysis19reprocessBasicBlockEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm19ReachingDefAnalysis19reprocessBasicBlockEPNS_17MachineBasicBlockE">reprocessBasicBlock</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="74MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="74MBB" data-ref-filename="74MBB">MBB</dfn>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i class="doc">/// Update def-ages for registers defined by MI.</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">  /// Also break dependencies on partial defs and undef uses.</i></td></tr>
<tr><th id="257">257</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm19ReachingDefAnalysis11processDefsEPNS_12MachineInstrE" title='llvm::ReachingDefAnalysis::processDefs' data-ref="_ZN4llvm19ReachingDefAnalysis11processDefsEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm19ReachingDefAnalysis11processDefsEPNS_12MachineInstrE">processDefs</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i class="doc">/// Utility function for isSafeToMoveForwards/Backwards.</i></td></tr>
<tr><th id="260">260</th><td>  <b>template</b>&lt;<b>typename</b> Iterator&gt;</td></tr>
<tr><th id="261">261</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis12isSafeToMoveEPNS_12MachineInstrES2_" title='llvm::ReachingDefAnalysis::isSafeToMove' data-ref="_ZNK4llvm19ReachingDefAnalysis12isSafeToMoveEPNS_12MachineInstrES2_" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis12isSafeToMoveEPNS_12MachineInstrES2_">isSafeToMove</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="75From" title='From' data-type='llvm::MachineInstr *' data-ref="75From" data-ref-filename="75From">From</dfn>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="76To" title='To' data-type='llvm::MachineInstr *' data-ref="76To" data-ref-filename="76To">To</dfn>) <em>const</em>;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i class="doc">/// Return whether removing this instruction will have no effect on the</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  /// program, ignoring the possible effects on some instructions, returning</i></td></tr>
<tr><th id="265">265</th><td><i class="doc">  /// the redundant use-def chain.</i></td></tr>
<tr><th id="266">266</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis14isSafeToRemoveEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EES5_S5_" title='llvm::ReachingDefAnalysis::isSafeToRemove' data-ref="_ZNK4llvm19ReachingDefAnalysis14isSafeToRemoveEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EES5_S5_" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis14isSafeToRemoveEPNS_12MachineInstrERNS_15SmallPtrSetImplIS2_EES5_S5_">isSafeToRemove</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="77MI" title='MI' data-type='llvm::MachineInstr *' data-ref="77MI" data-ref-filename="77MI">MI</dfn>, <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col8 decl" id="78Visited" title='Visited' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="78Visited" data-ref-filename="78Visited">Visited</dfn>,</td></tr>
<tr><th id="267">267</th><td>                      <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col9 decl" id="79ToRemove" title='ToRemove' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="79ToRemove" data-ref-filename="79ToRemove">ToRemove</dfn>, <a class="typedef" href="#llvm::ReachingDefAnalysis::InstSet" title='llvm::ReachingDefAnalysis::InstSet' data-type='SmallPtrSetImpl&lt;llvm::MachineInstr *&gt;' data-ref="llvm::ReachingDefAnalysis::InstSet" data-ref-filename="llvm..ReachingDefAnalysis..InstSet">InstSet</a> &amp;<dfn class="local col0 decl" id="80Ignore" title='Ignore' data-type='llvm::ReachingDefAnalysis::InstSet &amp;' data-ref="80Ignore" data-ref-filename="80Ignore">Ignore</dfn>) <em>const</em>;</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i class="doc">/// Provides the MI, from the given block, corresponding to the Id or a</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  /// nullptr if the id does not refer to the block.</i></td></tr>
<tr><th id="271">271</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis13getInstFromIdEPNS_17MachineBasicBlockEi" title='llvm::ReachingDefAnalysis::getInstFromId' data-ref="_ZNK4llvm19ReachingDefAnalysis13getInstFromIdEPNS_17MachineBasicBlockEi" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis13getInstFromIdEPNS_17MachineBasicBlockEi">getInstFromId</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="81MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="81MBB" data-ref-filename="81MBB">MBB</dfn>, <em>int</em> <dfn class="local col2 decl" id="82InstId" title='InstId' data-type='int' data-ref="82InstId" data-ref-filename="82InstId">InstId</dfn>) <em>const</em>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i class="doc">/// Provides the instruction of the closest reaching def instruction of</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">  /// PhysReg that reaches MI, relative to the begining of MI's basic block.</i></td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm19ReachingDefAnalysis21getReachingLocalMIDefEPNS_12MachineInstrENS_10MCRegisterE" title='llvm::ReachingDefAnalysis::getReachingLocalMIDef' data-ref="_ZNK4llvm19ReachingDefAnalysis21getReachingLocalMIDefEPNS_12MachineInstrENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19ReachingDefAnalysis21getReachingLocalMIDefEPNS_12MachineInstrENS_10MCRegisterE">getReachingLocalMIDef</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="83MI" title='MI' data-type='llvm::MachineInstr *' data-ref="83MI" data-ref-filename="83MI">MI</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                      <a class="type" href="../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="84PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="84PhysReg" data-ref-filename="84PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="277">277</th><td>};</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><u>#<span data-ppcond="21">endif</span> // LLVM_CODEGEN_REACHINGDEFSANALYSIS_H</u></td></tr>
<tr><th id="282">282</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/BreakFalseDeps.cpp.html'>llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>