/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [13:0] _04_;
  wire [2:0] _05_;
  wire [16:0] _06_;
  wire [18:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [24:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  reg [21:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [28:0] celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [10:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [22:0] celloutsig_0_7z;
  wire [27:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [38:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(_00_ & celloutsig_0_7z[0]);
  assign celloutsig_1_19z = ~(celloutsig_1_1z & celloutsig_1_6z[1]);
  assign celloutsig_0_49z = ~(celloutsig_0_13z[8] | celloutsig_0_36z[6]);
  assign celloutsig_1_2z = ~(in_data[100] | celloutsig_1_0z);
  assign celloutsig_1_9z = ~(celloutsig_1_0z | celloutsig_1_8z);
  assign celloutsig_0_11z = ~(celloutsig_0_9z[3] | celloutsig_0_5z[1]);
  assign celloutsig_0_33z = ~((celloutsig_0_9z[3] | celloutsig_0_28z[2]) & _01_);
  assign celloutsig_0_50z = ~((celloutsig_0_6z | _02_) & celloutsig_0_1z[1]);
  assign celloutsig_0_51z = ~((celloutsig_0_18z[15] | celloutsig_0_35z) & celloutsig_0_14z);
  assign celloutsig_1_7z = ~((in_data[169] | celloutsig_1_3z[0]) & celloutsig_1_6z[1]);
  assign celloutsig_0_24z = ~((celloutsig_0_10z | celloutsig_0_16z) & celloutsig_0_0z);
  assign celloutsig_0_0z = in_data[41] | ~(in_data[80]);
  assign celloutsig_0_4z = in_data[13] ^ celloutsig_0_3z[1];
  assign celloutsig_0_15z = celloutsig_0_6z ^ celloutsig_0_1z[0];
  assign celloutsig_0_26z = celloutsig_0_8z[9] ^ celloutsig_0_22z[2];
  reg [2:0] _23_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 3'h0;
    else _23_ <= celloutsig_0_3z[11:9];
  assign { _05_[2], _03_, _05_[0] } = _23_;
  reg [16:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 17'h00000;
    else _24_ <= { celloutsig_0_22z[20:6], celloutsig_0_0z, celloutsig_0_23z };
  assign { _06_[16:2], _02_, _06_[0] } = _24_;
  reg [18:0] _25_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 19'h00000;
    else _25_ <= in_data[67:49];
  assign { _07_[18:17], _00_, _04_[13:3], _01_, _04_[1:0], _07_[1:0] } = _25_;
  assign celloutsig_0_34z = { celloutsig_0_28z[2:1], celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_9z, _05_[2], _03_, _05_[0], celloutsig_0_26z } & { celloutsig_0_22z[23:13], celloutsig_0_24z };
  assign celloutsig_0_5z = { celloutsig_0_1z[4], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } & { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[100:97], celloutsig_1_1z } & { in_data[190:188], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_5z[7:2], celloutsig_0_16z } & { celloutsig_0_1z[3:1], celloutsig_0_16z, _05_[2], _03_, _05_[0] };
  assign celloutsig_0_21z = celloutsig_0_18z[6:0] & { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_16z };
  assign celloutsig_0_10z = celloutsig_0_8z[24:22] >= celloutsig_0_3z[22:20];
  assign celloutsig_1_5z = celloutsig_1_4z[23:9] > { in_data[184:172], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_35z = { celloutsig_0_34z[3], celloutsig_0_21z, celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_4z } && { celloutsig_0_7z[18:6], celloutsig_0_24z, celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[148:144] && in_data[109:105];
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_3z } && { celloutsig_1_4z[5:3], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_72z = celloutsig_0_35z & ~(celloutsig_0_50z);
  assign celloutsig_1_14z = celloutsig_1_4z[32] & ~(celloutsig_1_10z[1]);
  assign celloutsig_0_16z = celloutsig_0_1z[2] & ~(celloutsig_0_5z[5]);
  assign celloutsig_1_4z = { in_data[141:105], celloutsig_1_2z, celloutsig_1_0z } * { in_data[133:97], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z } * { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_13z = celloutsig_0_3z[26:18] * { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_22z = celloutsig_0_8z[25:1] * { in_data[35:23], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_3z = celloutsig_0_2z[0] ? in_data[55:27] : { in_data[44:35], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z[3:1], 1'h0, celloutsig_0_2z[3:1], 1'h0 };
  assign celloutsig_0_9z = celloutsig_0_0z ? celloutsig_0_5z[5:2] : { celloutsig_0_7z[12:11], celloutsig_0_4z, 1'h0 };
  assign celloutsig_1_1z = in_data[140:127] != in_data[148:135];
  assign celloutsig_0_30z = { celloutsig_0_21z[4:3], celloutsig_0_27z, celloutsig_0_16z } != { celloutsig_0_3z[27], celloutsig_0_11z, celloutsig_0_28z };
  assign celloutsig_0_57z = - { celloutsig_0_5z[7:4], celloutsig_0_49z, celloutsig_0_37z, celloutsig_0_4z, celloutsig_0_51z };
  assign celloutsig_0_8z = - { celloutsig_0_7z[20:9], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_6z = celloutsig_0_3z[25:23] !== { celloutsig_0_3z[3], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_13z[7:4], celloutsig_0_0z } !== celloutsig_0_7z[6:2];
  assign celloutsig_0_19z = celloutsig_0_3z[25:19] !== { celloutsig_0_8z[7], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_22z[24:10], celloutsig_0_16z } !== celloutsig_0_8z[21:6];
  assign celloutsig_0_37z = ~ { celloutsig_0_5z[4:2], celloutsig_0_11z };
  assign celloutsig_0_18z = { celloutsig_0_8z[12:4], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_6z } | { celloutsig_0_8z[23:19], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_73z = ^ celloutsig_0_57z;
  assign celloutsig_1_18z = in_data[156:154] >> { celloutsig_1_3z[2:1], celloutsig_1_14z };
  assign celloutsig_0_2z = in_data[7:4] >> in_data[58:55];
  assign celloutsig_0_27z = { celloutsig_0_9z[1:0], celloutsig_0_4z } - celloutsig_0_5z[3:1];
  assign celloutsig_0_7z = { celloutsig_0_3z[24:6], celloutsig_0_2z } ~^ { celloutsig_0_3z[25:4], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[50:46] ~^ { in_data[41:39], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_1z } ~^ { _05_[2], _03_, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_28z = in_data[29:26] ^ celloutsig_0_20z[6:3];
  always_latch
    if (!clkin_data[64]) celloutsig_0_36z = 22'h000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_36z = { in_data[78:67], celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_26z };
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 7'h00;
    else if (!clkin_data[128]) celloutsig_1_6z = celloutsig_1_4z[32:26];
  assign _04_[2] = _01_;
  assign _05_[1] = _03_;
  assign _06_[1] = _02_;
  assign _07_[16:2] = { _00_, _04_[13:3], _01_, _04_[1:0] };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
