Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 21 23:52:41 2018
| Host         : nitpum running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[16]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[17]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[18]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[19]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[20]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[22]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[23]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[24]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[25]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[27]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line33/state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.227        0.000                      0                   76        0.189        0.000                      0                   76        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.227        0.000                      0                   76        0.189        0.000                      0                   76        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 nolabel_line33/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.216ns (23.918%)  route 3.868ns (76.082%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line33/state_reg[6]/Q
                         net (fo=2, routed)           0.810     6.414    nolabel_line33/state[6]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.566 f  nolabel_line33/state[27]_i_6/O
                         net (fo=1, routed)           0.458     7.023    nolabel_line33/state[27]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326     7.349 r  nolabel_line33/state[27]_i_3/O
                         net (fo=1, routed)           0.154     7.503    nolabel_line33/state[27]_i_3_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.627 r  nolabel_line33/state[27]_i_2/O
                         net (fo=1, routed)           0.699     8.326    nolabel_line33_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.422 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.747    10.169    nolabel_line33/elapsed
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    nolabel_line33/state_reg[25]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 nolabel_line33/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.216ns (23.918%)  route 3.868ns (76.082%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line33/state_reg[6]/Q
                         net (fo=2, routed)           0.810     6.414    nolabel_line33/state[6]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.566 f  nolabel_line33/state[27]_i_6/O
                         net (fo=1, routed)           0.458     7.023    nolabel_line33/state[27]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326     7.349 r  nolabel_line33/state[27]_i_3/O
                         net (fo=1, routed)           0.154     7.503    nolabel_line33/state[27]_i_3_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.627 r  nolabel_line33/state[27]_i_2/O
                         net (fo=1, routed)           0.699     8.326    nolabel_line33_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.422 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.747    10.169    nolabel_line33/elapsed
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    nolabel_line33/state_reg[26]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 nolabel_line33/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.216ns (23.918%)  route 3.868ns (76.082%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line33/state_reg[6]/Q
                         net (fo=2, routed)           0.810     6.414    nolabel_line33/state[6]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.566 f  nolabel_line33/state[27]_i_6/O
                         net (fo=1, routed)           0.458     7.023    nolabel_line33/state[27]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326     7.349 r  nolabel_line33/state[27]_i_3/O
                         net (fo=1, routed)           0.154     7.503    nolabel_line33/state[27]_i_3_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.627 r  nolabel_line33/state[27]_i_2/O
                         net (fo=1, routed)           0.699     8.326    nolabel_line33_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.422 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.747    10.169    nolabel_line33/elapsed
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.435    14.776    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    nolabel_line33/state_reg[27]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 nolabel_line33/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.216ns (23.815%)  route 3.890ns (76.185%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line33/state_reg[6]/Q
                         net (fo=2, routed)           0.810     6.414    nolabel_line33/state[6]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.566 f  nolabel_line33/state[27]_i_6/O
                         net (fo=1, routed)           0.458     7.023    nolabel_line33/state[27]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326     7.349 r  nolabel_line33/state[27]_i_3/O
                         net (fo=1, routed)           0.154     7.503    nolabel_line33/state[27]_i_3_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.627 r  nolabel_line33/state[27]_i_2/O
                         net (fo=1, routed)           0.699     8.326    nolabel_line33_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.422 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.769    10.191    nolabel_line33/elapsed
    SLICE_X34Y46         FDRE                                         r  nolabel_line33/state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  nolabel_line33/state_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    nolabel_line33/state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 nolabel_line33/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.216ns (23.815%)  route 3.890ns (76.185%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line33/state_reg[6]/Q
                         net (fo=2, routed)           0.810     6.414    nolabel_line33/state[6]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.566 f  nolabel_line33/state[27]_i_6/O
                         net (fo=1, routed)           0.458     7.023    nolabel_line33/state[27]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326     7.349 r  nolabel_line33/state[27]_i_3/O
                         net (fo=1, routed)           0.154     7.503    nolabel_line33/state[27]_i_3_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.627 r  nolabel_line33/state[27]_i_2/O
                         net (fo=1, routed)           0.699     8.326    nolabel_line33_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.422 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.769    10.191    nolabel_line33/elapsed
    SLICE_X34Y46         FDRE                                         r  nolabel_line33/state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  nolabel_line33/state_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    nolabel_line33/state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 nolabel_line33/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.216ns (23.815%)  route 3.890ns (76.185%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line33/state_reg[6]/Q
                         net (fo=2, routed)           0.810     6.414    nolabel_line33/state[6]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.566 f  nolabel_line33/state[27]_i_6/O
                         net (fo=1, routed)           0.458     7.023    nolabel_line33/state[27]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326     7.349 r  nolabel_line33/state[27]_i_3/O
                         net (fo=1, routed)           0.154     7.503    nolabel_line33/state[27]_i_3_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.627 r  nolabel_line33/state[27]_i_2/O
                         net (fo=1, routed)           0.699     8.326    nolabel_line33_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.422 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.769    10.191    nolabel_line33/elapsed
    SLICE_X34Y46         FDRE                                         r  nolabel_line33/state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  nolabel_line33/state_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    nolabel_line33/state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 nolabel_line33/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 1.216ns (23.815%)  route 3.890ns (76.185%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line33/state_reg[6]/Q
                         net (fo=2, routed)           0.810     6.414    nolabel_line33/state[6]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.566 f  nolabel_line33/state[27]_i_6/O
                         net (fo=1, routed)           0.458     7.023    nolabel_line33/state[27]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326     7.349 r  nolabel_line33/state[27]_i_3/O
                         net (fo=1, routed)           0.154     7.503    nolabel_line33/state[27]_i_3_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.627 r  nolabel_line33/state[27]_i_2/O
                         net (fo=1, routed)           0.699     8.326    nolabel_line33_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.422 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.769    10.191    nolabel_line33/elapsed
    SLICE_X34Y46         FDRE                                         r  nolabel_line33/state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  nolabel_line33/state_reg[9]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    nolabel_line33/state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 nolabel_line33/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.216ns (23.864%)  route 3.879ns (76.136%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line33/state_reg[6]/Q
                         net (fo=2, routed)           0.810     6.414    nolabel_line33/state[6]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.566 f  nolabel_line33/state[27]_i_6/O
                         net (fo=1, routed)           0.458     7.023    nolabel_line33/state[27]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326     7.349 r  nolabel_line33/state[27]_i_3/O
                         net (fo=1, routed)           0.154     7.503    nolabel_line33/state[27]_i_3_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.627 r  nolabel_line33/state[27]_i_2/O
                         net (fo=1, routed)           0.699     8.326    nolabel_line33_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.422 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.759    10.181    nolabel_line33/elapsed
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.501    nolabel_line33/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 nolabel_line33/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.216ns (23.864%)  route 3.879ns (76.136%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line33/state_reg[6]/Q
                         net (fo=2, routed)           0.810     6.414    nolabel_line33/state[6]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.566 f  nolabel_line33/state[27]_i_6/O
                         net (fo=1, routed)           0.458     7.023    nolabel_line33/state[27]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326     7.349 r  nolabel_line33/state[27]_i_3/O
                         net (fo=1, routed)           0.154     7.503    nolabel_line33/state[27]_i_3_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.627 r  nolabel_line33/state[27]_i_2/O
                         net (fo=1, routed)           0.699     8.326    nolabel_line33_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.422 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.759    10.181    nolabel_line33/elapsed
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.501    nolabel_line33/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 nolabel_line33/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.216ns (23.864%)  route 3.879ns (76.136%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564     5.085    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  nolabel_line33/state_reg[6]/Q
                         net (fo=2, routed)           0.810     6.414    nolabel_line33/state[6]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.566 f  nolabel_line33/state[27]_i_6/O
                         net (fo=1, routed)           0.458     7.023    nolabel_line33/state[27]_i_6_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.326     7.349 r  nolabel_line33/state[27]_i_3/O
                         net (fo=1, routed)           0.154     7.503    nolabel_line33/state[27]_i_3_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.627 r  nolabel_line33/state[27]_i_2/O
                         net (fo=1, routed)           0.699     8.326    nolabel_line33_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.422 r  state_reg[27]_i_1/O
                         net (fo=34, routed)          1.759    10.181    nolabel_line33/elapsed
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.444    14.785    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    14.501    nolabel_line33/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  4.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line33/state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.407ns (68.946%)  route 0.183ns (31.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  nolabel_line33/state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line33/state_reg[21]/Q
                         net (fo=2, routed)           0.183     1.793    nolabel_line33/state[21]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     1.983 r  nolabel_line33/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.983    nolabel_line33/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.036 r  nolabel_line33/state0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.036    nolabel_line33/data0[25]
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.957    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line33/state_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line33/state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.420ns (69.615%)  route 0.183ns (30.385%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  nolabel_line33/state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line33/state_reg[21]/Q
                         net (fo=2, routed)           0.183     1.793    nolabel_line33/state[21]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     1.983 r  nolabel_line33/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.983    nolabel_line33/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.049 r  nolabel_line33/state0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.049    nolabel_line33/data0[27]
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.957    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line33/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line33/state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.443ns (70.731%)  route 0.183ns (29.269%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  nolabel_line33/state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  nolabel_line33/state_reg[21]/Q
                         net (fo=2, routed)           0.183     1.793    nolabel_line33/state[21]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     1.983 r  nolabel_line33/state0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.983    nolabel_line33/state0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.072 r  nolabel_line33/state0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.072    nolabel_line33/data0[26]
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.829     1.957    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  nolabel_line33/state_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    nolabel_line33/state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line33/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.259%)  route 0.208ns (52.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    nolabel_line33/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  nolabel_line33/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  nolabel_line33/state_reg[0]/Q
                         net (fo=3, routed)           0.208     1.794    nolabel_line33/state[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  nolabel_line33/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    nolabel_line33/state[0]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  nolabel_line33/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    nolabel_line33/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  nolabel_line33/state_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    nolabel_line33/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 nolabel_line33/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line33/state_reg[1]/Q
                         net (fo=2, routed)           0.175     1.784    nolabel_line33/state[1]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  nolabel_line33/state0_carry/O[0]
                         net (fo=1, routed)           0.000     1.899    nolabel_line33/data0[1]
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    nolabel_line33/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.786    refresh_counter_reg_n_0_[0]
    SLICE_X62Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.831    refresh_counter[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.901 r  refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    refresh_counter_reg[0]_i_1_n_7
    SLICE_X62Y17         FDRE                                         r  refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  refresh_counter_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 nolabel_line33/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line33/state_reg[4]/Q
                         net (fo=2, routed)           0.185     1.794    nolabel_line33/state[4]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.903 r  nolabel_line33/state0_carry/O[3]
                         net (fo=1, routed)           0.000     1.903    nolabel_line33/data0[4]
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  nolabel_line33/state_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    nolabel_line33/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 nolabel_line33/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.562     1.445    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  nolabel_line33/state_reg[8]/Q
                         net (fo=2, routed)           0.185     1.794    nolabel_line33/state[8]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.903 r  nolabel_line33/state0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.903    nolabel_line33/data0[8]
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.831     1.958    nolabel_line33/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  nolabel_line33/state_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    nolabel_line33/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.794    refresh_counter_reg_n_0_[11]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    refresh_counter_reg[8]_i_1_n_4
    SLICE_X62Y19         FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.183     1.796    refresh_counter_reg_n_0_[3]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    refresh_counter_reg[0]_i_1_n_4
    SLICE_X62Y17         FDRE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   nolabel_line33/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line33/state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line33/state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   nolabel_line33/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line33/state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line33/state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line33/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   nolabel_line33/state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   nolabel_line33/state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   nolabel_line33/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   nolabel_line33/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line33/state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line33/state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line33/state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line33/state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line33/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line33/state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line33/state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line33/state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   refresh_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   refresh_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   refresh_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   nolabel_line33/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line33/state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line33/state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   nolabel_line33/state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line33/state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   nolabel_line33/state_reg[14]/C



