
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1009882260                       # Number of ticks simulated
final_tick                               391109195997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181610                       # Simulator instruction rate (inst/s)
host_op_rate                                   238151                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32100                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378852                       # Number of bytes of host memory used
host_seconds                                 31460.21                       # Real time elapsed on the host
sim_insts                                  5713495627                       # Number of instructions simulated
sim_ops                                    7492270179                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        57216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        16000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        30976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        31104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        15872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        57088                       # Number of bytes read from this memory
system.physmem.bytes_read::total               262656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           13824                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       107136                       # Number of bytes written to this memory
system.physmem.bytes_written::total            107136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          125                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          242                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          243                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          446                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2052                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             837                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  837                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30419388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56656110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15843431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     30672883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     30799630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15716684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     56529362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               260085765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           13688724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         106087615                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              106087615                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         106087615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30419388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56656110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15843431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     30672883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     30799630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15716684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     56529362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              366173379                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162257                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        88084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1897435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130302                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121162                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110665                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2265943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.586052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.908497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042851     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7938      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16463      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6804      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36138      1.59%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32604      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6371      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13306      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103468      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2265943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466723                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1886287                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       132691                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          736                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24074                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24074                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888709                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        21741                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6431                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323221                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2498                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6226344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6226344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255686                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2265943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.554156                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.348670                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1817682     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       135260      5.97%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110321      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48099      2.12%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60136      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57560      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32598      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2741      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1546      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2265943                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3144     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24315     86.32%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          709      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792027     63.08%     63.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298436     23.77%     87.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154163     12.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255686                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.518497                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28168                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022432                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4806557                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442340                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1283854                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15733                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24074                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100647                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318556                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308432                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12868                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245660                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297381                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451503                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163038                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.514357                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331688                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143150                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2241869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524365                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344144                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1814298     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156765      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73420      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72011      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19631      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83663      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6482      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4603      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10996      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2241869                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3549581                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2661502                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.421781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.421781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449843                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567995                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          169267                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       138073                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        18138                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        68992                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           64177                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           16721                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          796                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1637990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1000635                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             169267                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        80898                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               205167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          56860                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        104788                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           102576                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18154                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      1986019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.973177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1780852     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10779      0.54%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17144      0.86%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           25747      1.30%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           10847      0.55%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           12707      0.64%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           13249      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9448      0.48%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          105246      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      1986019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.069894                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.413181                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1617104                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       126307                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           203575                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1255                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37775                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        27424                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1213126                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37775                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1621254                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          53758                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        59845                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           200778                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12606                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1210385                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          437                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2554                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6383                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          744                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1656642                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5641441                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5641441                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1359173                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          297469                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          266                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          142                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            37403                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       122978                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        67482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3372                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        12970                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1205920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          266                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1122920                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1866                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       189307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       439879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      1986019                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.565413                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.251993                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1507526     75.91%     75.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       194280      9.78%     85.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       107115      5.39%     91.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        70259      3.54%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        64478      3.25%     97.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        19841      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        14303      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5038      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3179      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      1986019                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            314     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1143     41.85%     53.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1274     46.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       924889     82.36%     82.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20643      1.84%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          124      0.01%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       111288      9.91%     94.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        65976      5.88%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1122920                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.463675                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2731                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002432                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4236456                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1395553                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1101881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1125651                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5360                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        26702                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4498                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          884                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37775                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          42041                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1464                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1206186                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       122978                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        67482                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          142                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         9647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        20996                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1106227                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       105316                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        16693                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              171173                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          149811                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             65857                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.456782                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1101990                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1101881                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           652544                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1656776                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.454988                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.393864                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       814309                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       993077                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       213968                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        18441                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      1948244                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.509729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.358259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1545907     79.35%     79.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       191621      9.84%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        79436      4.08%     93.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        40560      2.08%     95.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        30595      1.57%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        17354      0.89%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        10772      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8870      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23129      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      1948244                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       814309                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        993077                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                159260                       # Number of memory references committed
system.switch_cpus1.commit.loads                96276                       # Number of loads committed
system.switch_cpus1.commit.membars                124                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            137886                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           897870                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        19367                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        23129                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3132160                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2451870                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 435762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             814309                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               993077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       814309                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.974032                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.974032                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336244                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336244                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5020972                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1507102                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1148593                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           248                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          197102                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       161425                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20722                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        79849                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           75640                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           19967                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1886904                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1104582                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             197102                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        95607                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               229515                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          57793                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         50016                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           116864                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        20566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2203264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.962987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1973749     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10674      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16730      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           22466      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           23484      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19898      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10697      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           16568      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          108998      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2203264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081387                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.456103                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1867443                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        69890                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           228892                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         36662                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        32163                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1354131                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         36662                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1873033                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14017                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        43752                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           223665                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12133                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1352373                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1692                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5279                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1888801                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6289153                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6289153                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1604216                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          284574                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            38247                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       127203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        67473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15047                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1349100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1269945                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       168320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       412105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      2203264                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576393                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270348                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1667728     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       219111      9.94%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       111276      5.05%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        84809      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        66357      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        26777      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17174      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         8758      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1274      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2203264                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1068758     84.16%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18958      1.49%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       114870      9.05%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        67202      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1269945                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.524385                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001787                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4745677                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1517743                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1249052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1272214                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2611                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23019                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         36662                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          11102                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1232                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1349416                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       127203                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        67473                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11327                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        23536                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1250950                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       107977                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18995                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              175165                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          177279                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             67188                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.516541                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1249118                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1249052                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           718246                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1936933                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.515758                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370816                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       935239                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1150844                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       198567                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20792                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2166602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.531175                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379120                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1694838     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       233602     10.78%     89.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        88516      4.09%     93.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        41971      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        35148      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        20589      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        18372      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8000      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25566      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2166602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       935239                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1150844                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                170446                       # Number of memory references committed
system.switch_cpus2.commit.loads               104183                       # Number of loads committed
system.switch_cpus2.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            165994                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1036871                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23705                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25566                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3490447                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2735498                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 218517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             935239                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1150844                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       935239                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.589478                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.589478                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.386178                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.386178                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5628499                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1741761                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1253810                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          178674                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       159896                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        15567                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       119588                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          116220                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10006                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          460                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1887642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1019042                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             178674                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       126226                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               225841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          51598                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         35075                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           115436                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        15082                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2184511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.520662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.764065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1958670     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           34967      1.60%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16794      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           34304      1.57%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            9678      0.44%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           32079      1.47%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            4669      0.21%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            7997      0.37%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           85353      3.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2184511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073778                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.420782                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1875314                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        48102                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           225236                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          246                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         35607                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        16142                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1133000                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         35607                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1877089                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          29820                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13353                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           223525                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         5111                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1130501                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           860                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3669                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1475938                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5114046                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5114046                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1166265                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          309647                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          141                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            14013                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       210301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        31237                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          299                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         6635                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1123121                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1040385                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          899                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       223143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       476066                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2184511                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.476255                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.089164                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1731356     79.26%     79.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       136669      6.26%     85.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       156286      7.15%     92.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        89117      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        45781      2.10%     98.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        12007      0.55%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        12700      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          326      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          269      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2184511                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1714     57.27%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           701     23.42%     80.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          578     19.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       811688     78.02%     78.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         7706      0.74%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           70      0.01%     78.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       190104     18.27%     97.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        30817      2.96%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1040385                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.429595                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2993                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002877                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4269171                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1346413                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1011772                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1043378                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          894                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        46183                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1236                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         35607                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24992                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          669                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1123262                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           46                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       210301                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        31237                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           71                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         9488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        16331                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1026578                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       187218                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        13805                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              218027                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          156158                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             30809                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.423894                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1012226                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1011772                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           613650                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1313597                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.417780                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.467152                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       802751                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       897887                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       225409                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        15293                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2148904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.417835                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.287550                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1817282     84.57%     84.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       128331      5.97%     90.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        84113      3.91%     94.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        26210      1.22%     95.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        45222      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         8195      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5395      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4781      0.22%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        29375      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2148904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       802751                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        897887                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                194114                       # Number of memory references committed
system.switch_cpus3.commit.loads               164117                       # Number of loads committed
system.switch_cpus3.commit.membars                 70                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            138240                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           783022                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        10696                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        29375                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3242825                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2282233                       # The number of ROB writes
system.switch_cpus3.timesIdled                  44039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 237270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             802751                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               897887                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       802751                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      3.016852                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.016852                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.331471                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.331471                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         4779049                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1313636                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1210469                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           140                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          180635                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       162613                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        11291                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        69896                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           62870                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS            9884                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          520                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1898526                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1131357                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             180635                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        72754                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               223264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        122422                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           110707                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        11158                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2268458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.585991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.908259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2045194     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            7820      0.34%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16469      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            6847      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           36217      1.60%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           32634      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            6459      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           13339      0.59%     95.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          103479      4.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2268458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074588                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467159                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1885380                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       135964                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           222329                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          711                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         24066                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        16017                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1326376                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         24066                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1888082                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         109309                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        19379                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           220453                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         7161                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1324451                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2769                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         2776                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           63                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1564795                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6231675                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6231675                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1350369                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          214413                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          162                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            19657                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       308455                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       154823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1404                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         7520                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1319716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1256731                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          965                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       123407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       303870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2268458                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.554002                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.347609                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1819174     80.19%     80.19% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       135869      5.99%     86.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       110568      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        48471      2.14%     93.19% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        60269      2.66%     95.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        57222      2.52%     98.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        32643      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         2667      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1575      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2268458                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3147     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         24169     86.18%     97.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          729      2.60%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       793119     63.11%     63.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        10984      0.87%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.99% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       298424     23.75%     87.74% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       154129     12.26%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1256731                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.518928                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              28045                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022316                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4810926                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1443336                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1243956                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1284776                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2210                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        15656                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1679                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         24066                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         105171                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1806                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1319877                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       308455                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       154823                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           87                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         5896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         7026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        12922                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1246493                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       297269                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        10234                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              451345                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          163188                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            154076                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.514701                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1244071                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1243956                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           673360                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1333891                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.513653                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.504809                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1000814                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1176578                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       143430                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        11323                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2244392                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524230                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.344047                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1815927     80.91%     80.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       157694      7.03%     87.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        73432      3.27%     91.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        72037      3.21%     94.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        19741      0.88%     95.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        83306      3.71%     99.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6499      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         4627      0.21%     99.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        11129      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2244392                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1000814                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1176578                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                445934                       # Number of memory references committed
system.switch_cpus4.commit.loads               292790                       # Number of loads committed
system.switch_cpus4.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            155521                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1046318                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        11488                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        11129                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3553271                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2664102                       # The number of ROB writes
system.switch_cpus4.timesIdled                  42663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 153323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1000814                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1176578                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1000814                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.419811                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.419811                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.413255                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.413255                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6151795                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1451244                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1568817                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          181007                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       162907                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        11305                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        70772                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           62847                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS            9915                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          522                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1903580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1134625                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             181007                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        72762                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               223743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          36009                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        113549                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           111007                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2265316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.588502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.912450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2041573     90.12%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            7828      0.35%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16398      0.72%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            6891      0.30%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           36249      1.60%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           32685      1.44%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6349      0.28%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           13413      0.59%     95.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          103930      4.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2265316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074741                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.468509                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1891424                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       126118                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           222784                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          718                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         24264                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        16071                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1330167                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         24264                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1894069                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         100369                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        18720                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           220958                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6928                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1328247                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2572                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2734                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           66                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1569386                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6249628                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6249628                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1352905                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          216475                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          162                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19423                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       309431                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       155233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1388                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7503                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1323416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1259939                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1016                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       124854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       306536                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2265316                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.556187                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.350291                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1815177     80.13%     80.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       136012      6.00%     86.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       110891      4.90%     91.03% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        48223      2.13%     93.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        60461      2.67%     95.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        57476      2.54%     98.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        32849      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2658      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1569      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2265316                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3138     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         24312     86.30%     97.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          721      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       795018     63.10%     63.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        11041      0.88%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       299268     23.75%     87.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       154537     12.27%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1259939                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.520253                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              28171                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022359                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4814381                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1448481                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1247092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1288110                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2249                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        15907                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1723                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         24264                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          96404                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1743                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1323577                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       309431                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       155233                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           87                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         5876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        12975                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1249678                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       298150                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        10261                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              452633                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          163602                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            154483                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.516016                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1247210                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1247092                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           675094                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1336211                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.514948                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.505230                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1002978                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1179027                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       144671                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        11346                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2241052                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.526104                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.345954                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1811898     80.85%     80.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       157650      7.03%     87.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        73660      3.29%     91.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        72245      3.22%     94.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        19690      0.88%     95.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        83681      3.73%     99.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6506      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4655      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        11067      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2241052                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1002978                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1179027                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                447026                       # Number of memory references committed
system.switch_cpus5.commit.loads               293521                       # Number of loads committed
system.switch_cpus5.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            155852                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1048473                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11503                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        11067                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3553683                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2671677                       # The number of ROB writes
system.switch_cpus5.timesIdled                  42905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 156465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1002978                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1179027                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1002978                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.414590                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.414590                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.414149                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.414149                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6167676                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1454929                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1573323                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2421777                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          178789                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       160072                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        15709                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       119803                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          116213                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10027                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          480                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1890841                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1020202                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             178789                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       126240                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               225992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          51959                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         31736                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           115706                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        15231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2184740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.521063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.764723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1958748     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           34891      1.60%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           16922      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           34295      1.57%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4            9655      0.44%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           32094      1.47%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            4656      0.21%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8090      0.37%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           85389      3.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2184740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073826                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.421262                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1878715                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        44546                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           225403                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          243                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         35827                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        16112                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          344                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1134111                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1503                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         35827                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1880490                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          27947                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        11683                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           223701                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5086                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1131721                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           865                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3641                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1478114                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5119307                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5119307                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1166627                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          311487                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          140                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            13846                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       210423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        31110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          286                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         6609                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1124366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1041505                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          959                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       224105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       477176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.issued_per_cycle::samples      2184740                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.476718                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.090159                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1731193     79.24%     79.24% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       136921      6.27%     85.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       156388      7.16%     92.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        88962      4.07%     96.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        45828      2.10%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        11953      0.55%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        12896      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          323      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          276      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2184740                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           1751     57.77%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           703     23.19%     80.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          577     19.04%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       812741     78.04%     78.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         7720      0.74%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           70      0.01%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       190226     18.26%     97.05% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        30748      2.95%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1041505                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.430058                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3031                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002910                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4271740                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1348621                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1012612                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1044536                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          814                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        46287                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1099                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         35827                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          23061                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          639                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1124506                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           55                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       210423                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        31110                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           70                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           356                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         9610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         6904                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        16514                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1027508                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       187310                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        13997                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              218050                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          156174                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             30740                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.424279                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1013043                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1012612                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           614229                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1315391                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.418128                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.466955                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       802965                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       898145                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       226406                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        15436                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2148913                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.417953                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.287636                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1817146     84.56%     84.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       128474      5.98%     90.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        84036      3.91%     94.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        26263      1.22%     95.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        45206      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5         8272      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         5359      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4784      0.22%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        29373      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2148913                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       802965                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        898145                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                194147                       # Number of memory references committed
system.switch_cpus6.commit.loads               164136                       # Number of loads committed
system.switch_cpus6.commit.membars                 70                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            138279                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           783252                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        10702                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        29373                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3244091                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2284942                       # The number of ROB writes
system.switch_cpus6.timesIdled                  44195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 237037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             802965                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               898145                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       802965                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.016043                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.016043                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.331560                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.331560                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         4783036                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1315272                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1211559                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           140                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2421774                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          169318                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       138049                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        18034                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        69224                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           64456                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           16772                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          778                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1638912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1001041                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             169318                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        81228                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               205485                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          56550                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         96501                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           102521                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        18034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      1978764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.976556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1773279     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10770      0.54%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17254      0.87%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           25949      1.31%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           10812      0.55%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           12785      0.65%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           13279      0.67%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9386      0.47%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          105250      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      1978764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.069915                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.413350                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1618191                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       117856                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           203861                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1287                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37566                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        27504                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1213906                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37566                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1622270                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          51835                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        53399                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           201184                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12507                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1211206                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          540                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2560                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6353                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          737                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1657327                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      5646464                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      5646464                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1362049                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          295278                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          263                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          139                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            36714                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       123125                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        67797                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3412                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        13047                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1206753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1124103                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1913                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       187999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       439650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      1978764                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.568083                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.254012                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1499612     75.79%     75.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       194560      9.83%     85.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       107330      5.42%     91.04% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        70403      3.56%     94.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        64501      3.26%     97.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        19855      1.00%     98.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        14312      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5005      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3186      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      1978764                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            309     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1152     42.07%     53.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1277     46.64%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       925492     82.33%     82.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20616      1.83%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          124      0.01%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       111616      9.93%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        66255      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1124103                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.464165                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2738                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002436                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4231621                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1395084                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1103010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1126841                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5318                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        26673                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4711                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          898                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37566                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          40318                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1440                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1207016                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          117                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       123125                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        67797                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          139                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           742                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         9646                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        20843                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1107397                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       105505                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        16706                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              171638                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          150086                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             66133                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.457267                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1103131                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1103010                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           652882                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1658377                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.455455                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.393687                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       815970                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       995116                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       212815                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        18332                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      1941198                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.512630                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.361983                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1537987     79.23%     79.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       192193      9.90%     89.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        79645      4.10%     93.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        40465      2.08%     95.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        30661      1.58%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        17306      0.89%     97.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        10796      0.56%     98.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8872      0.46%     98.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        23273      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      1941198                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       815970                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        995116                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                159538                       # Number of memory references committed
system.switch_cpus7.commit.loads                96452                       # Number of loads committed
system.switch_cpus7.commit.membars                124                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            138176                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           899701                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        19405                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        23273                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3125856                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2453437                       # The number of ROB writes
system.switch_cpus7.timesIdled                  29523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 443010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             815970                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               995116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       815970                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.967969                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.967969                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.336931                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.336931                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5026135                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1508248                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1149377                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           248                       # number of misc regfile writes
system.l20.replacements                           254                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          218652                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4350                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.264828                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.551807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.110228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   131.368516                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3938.969449                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.032072                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.961662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          460                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l20.Writeback_hits::total                  202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          460                       # number of demand (read+write) hits
system.l20.demand_hits::total                     460                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          460                       # number of overall hits
system.l20.overall_hits::total                    460                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          240                       # number of demand (read+write) misses
system.l20.demand_misses::total                   254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          240                       # number of overall misses
system.l20.overall_misses::total                  254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4806325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124635779                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129442104                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4806325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124635779                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129442104                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4806325                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124635779                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129442104                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.355742                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.355742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.355742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519315.745833                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 509614.582677                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519315.745833                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 509614.582677                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519315.745833                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 509614.582677                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  69                       # number of writebacks
system.l20.writebacks::total                       69                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107397718                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    111196473                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107397718                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    111196473                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107397718                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    111196473                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.355742                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.355742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.355742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447490.491667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 437781.389764                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447490.491667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 437781.389764                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447490.491667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 437781.389764                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           462                       # number of replacements
system.l21.tagsinuse                      4090.097724                       # Cycle average of tags in use
system.l21.total_refs                          310804                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4552                       # Sample count of references to valid blocks.
system.l21.avg_refs                         68.278559                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          304.257047                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.694357                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   203.581740                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3569.564580                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.074282                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003099                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.049703                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.871476                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998559                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          467                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    467                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             462                       # number of Writeback hits
system.l21.Writeback_hits::total                  462                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          467                       # number of demand (read+write) hits
system.l21.demand_hits::total                     467                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          467                       # number of overall hits
system.l21.overall_hits::total                    467                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          405                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  418                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           42                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 42                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          447                       # number of demand (read+write) misses
system.l21.demand_misses::total                   460                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          447                       # number of overall misses
system.l21.overall_misses::total                  460                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5443288                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    218796759                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      224240047                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data     19301531                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     19301531                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5443288                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    238098290                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       243541578                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5443288                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    238098290                       # number of overall miss cycles
system.l21.overall_miss_latency::total      243541578                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          872                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                885                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          462                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              462                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               42                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          914                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 927                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          914                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                927                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.464450                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.472316                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.489059                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.496224                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.489059                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.496224                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 418714.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 540238.911111                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 536459.442584                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 459560.261905                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 459560.261905                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 418714.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 532658.366890                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 529438.213043                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 418714.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 532658.366890                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 529438.213043                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 269                       # number of writebacks
system.l21.writebacks::total                      269                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          405                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             418                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           42                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            42                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          447                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              460                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          447                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             460                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4503138                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    189575555                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    194078693                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data     16265681                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total     16265681                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4503138                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    205841236                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    210344374                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4503138                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    205841236                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    210344374                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.464450                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.472316                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.489059                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.496224                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.489059                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.496224                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 346395.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 468087.790123                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 464303.093301                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 387278.119048                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 387278.119048                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 346395.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 460494.935123                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 457270.378261                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 346395.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 460494.935123                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 457270.378261                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            91                       # number of replacements
system.l22.tagsinuse                      4095.047953                       # Cycle average of tags in use
system.l22.total_refs                          188576                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l22.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          104.192430                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.603998                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    39.531620                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst                    1                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3936.719906                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003321                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.009651                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000244                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.961113                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999768                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          306                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l22.Writeback_hits::total                   95                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          306                       # number of demand (read+write) hits
system.l22.demand_hits::total                     306                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          306                       # number of overall hits
system.l22.overall_hits::total                    306                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           77                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           77                       # number of demand (read+write) misses
system.l22.demand_misses::total                    91                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           77                       # number of overall misses
system.l22.overall_misses::total                   91                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      7608293                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     32810500                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       40418793                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      7608293                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     32810500                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        40418793                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      7608293                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     32810500                       # number of overall miss cycles
system.l22.overall_miss_latency::total       40418793                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          383                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          383                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          383                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.201044                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.201044                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.201044                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 543449.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 426110.389610                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 444162.560440                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 543449.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 426110.389610                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 444162.560440                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 543449.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 426110.389610                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 444162.560440                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  44                       # number of writebacks
system.l22.writebacks::total                       44                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           77                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           77                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           77                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      6603093                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     27281900                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     33884993                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      6603093                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     27281900                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     33884993                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      6603093                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     27281900                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     33884993                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.201044                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.201044                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 471649.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 354310.389610                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 372362.560440                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 471649.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 354310.389610                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 372362.560440                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 471649.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 354310.389610                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 372362.560440                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           138                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                           68506                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4234                       # Sample count of references to valid blocks.
system.l23.avg_refs                         16.179972                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                  85                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.050979                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    72.150971                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3926.798050                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020752                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002942                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.017615                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.958691                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          290                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    290                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              40                       # number of Writeback hits
system.l23.Writeback_hits::total                   40                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          290                       # number of demand (read+write) hits
system.l23.demand_hits::total                     290                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          290                       # number of overall hits
system.l23.overall_hits::total                    290                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          125                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  138                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          125                       # number of demand (read+write) misses
system.l23.demand_misses::total                   138                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          125                       # number of overall misses
system.l23.overall_misses::total                  138                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6880902                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     55459236                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       62340138                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6880902                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     55459236                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        62340138                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6880902                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     55459236                       # number of overall miss cycles
system.l23.overall_miss_latency::total       62340138                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          415                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                428                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           40                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               40                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          415                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 428                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          415                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                428                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.301205                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.322430                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.301205                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.322430                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.301205                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.322430                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 529300.153846                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 443673.888000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 451740.130435                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 529300.153846                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 443673.888000                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 451740.130435                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 529300.153846                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 443673.888000                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 451740.130435                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  23                       # number of writebacks
system.l23.writebacks::total                       23                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          125                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             138                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          125                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              138                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          125                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             138                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5946306                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     46479323                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     52425629                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5946306                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     46479323                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     52425629                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5946306                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     46479323                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     52425629                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.301205                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.322430                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.301205                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.322430                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.301205                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.322430                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 457408.153846                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 371834.584000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 379895.862319                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 457408.153846                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 371834.584000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 379895.862319                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 457408.153846                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 371834.584000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 379895.862319                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           256                       # number of replacements
system.l24.tagsinuse                             4096                       # Cycle average of tags in use
system.l24.total_refs                          218653                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4352                       # Sample count of references to valid blocks.
system.l24.avg_refs                         50.241958                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           12.551483                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.164616                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   132.963846                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3937.320056                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003214                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.032462                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.961260                       # Average percentage of cache occupancy
system.l24.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          462                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    462                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             201                       # number of Writeback hits
system.l24.Writeback_hits::total                  201                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          462                       # number of demand (read+write) hits
system.l24.demand_hits::total                     462                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          462                       # number of overall hits
system.l24.overall_hits::total                    462                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          242                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  256                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          242                       # number of demand (read+write) misses
system.l24.demand_misses::total                   256                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          242                       # number of overall misses
system.l24.overall_misses::total                  256                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      7872859                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    125253300                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      133126159                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      7872859                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    125253300                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       133126159                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      7872859                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    125253300                       # number of overall miss cycles
system.l24.overall_miss_latency::total      133126159                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          704                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                718                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          201                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              201                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          704                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 718                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          704                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                718                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.343750                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.356546                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.343750                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.356546                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.343750                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.356546                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 562347.071429                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 517575.619835                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 520024.058594                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 562347.071429                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 517575.619835                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 520024.058594                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 562347.071429                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 517575.619835                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 520024.058594                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  71                       # number of writebacks
system.l24.writebacks::total                       71                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          242                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             256                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          242                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              256                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          242                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             256                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      6867659                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    107872003                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    114739662                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      6867659                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    107872003                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    114739662                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      6867659                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    107872003                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    114739662                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.343750                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.356546                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.343750                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.356546                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.343750                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.356546                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 490547.071429                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 445752.078512                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 448201.804688                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 490547.071429                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 445752.078512                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 448201.804688                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 490547.071429                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 445752.078512                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 448201.804688                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           257                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                          218663                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4353                       # Sample count of references to valid blocks.
system.l25.avg_refs                         50.232713                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           12.550296                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.199267                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   133.828283                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3936.422153                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003222                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.032673                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.961041                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          469                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    469                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             204                       # number of Writeback hits
system.l25.Writeback_hits::total                  204                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          469                       # number of demand (read+write) hits
system.l25.demand_hits::total                     469                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          469                       # number of overall hits
system.l25.overall_hits::total                    469                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          243                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  257                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          243                       # number of demand (read+write) misses
system.l25.demand_misses::total                   257                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          243                       # number of overall misses
system.l25.overall_misses::total                  257                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      6871130                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    122679321                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      129550451                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      6871130                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    122679321                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       129550451                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      6871130                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    122679321                       # number of overall miss cycles
system.l25.overall_miss_latency::total      129550451                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          712                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                726                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          204                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              204                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          712                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 726                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          712                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                726                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.341292                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.353994                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.341292                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.353994                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.341292                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.353994                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst       490795                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 504853.172840                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 504087.357977                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst       490795                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 504853.172840                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 504087.357977                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst       490795                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 504853.172840                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 504087.357977                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  71                       # number of writebacks
system.l25.writebacks::total                       71                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          243                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             257                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          243                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              257                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          243                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             257                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      5865930                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    105227170                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    111093100                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      5865930                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    105227170                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    111093100                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      5865930                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    105227170                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    111093100                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.341292                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.353994                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.341292                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.353994                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.341292                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.353994                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       418995                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 433033.621399                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 432268.871595                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst       418995                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 433033.621399                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 432268.871595                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst       418995                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 433033.621399                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 432268.871595                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           137                       # number of replacements
system.l26.tagsinuse                             4096                       # Cycle average of tags in use
system.l26.total_refs                           68505                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4233                       # Sample count of references to valid blocks.
system.l26.avg_refs                         16.183558                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks                  85                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.057388                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    72.419974                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3926.522637                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020752                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002944                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.017681                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.958624                       # Average percentage of cache occupancy
system.l26.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          289                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    289                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              40                       # number of Writeback hits
system.l26.Writeback_hits::total                   40                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          289                       # number of demand (read+write) hits
system.l26.demand_hits::total                     289                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          289                       # number of overall hits
system.l26.overall_hits::total                    289                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          124                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          124                       # number of demand (read+write) misses
system.l26.demand_misses::total                   137                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          124                       # number of overall misses
system.l26.overall_misses::total                  137                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6911658                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     52978002                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       59889660                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6911658                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     52978002                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        59889660                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6911658                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     52978002                       # number of overall miss cycles
system.l26.overall_miss_latency::total       59889660                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          413                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                426                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           40                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               40                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          413                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 426                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          413                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                426                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.300242                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.321596                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.300242                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.321596                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.300242                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.321596                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst       531666                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 427241.951613                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 437150.802920                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst       531666                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 427241.951613                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 437150.802920                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst       531666                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 427241.951613                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 437150.802920                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  23                       # number of writebacks
system.l26.writebacks::total                       23                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          124                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          124                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          124                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5977560                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     44067216                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     50044776                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5977560                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     44067216                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     50044776                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5977560                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     44067216                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     50044776                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.300242                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.321596                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.300242                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.321596                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.300242                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.321596                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 459812.307692                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 355380.774194                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 365290.335766                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 459812.307692                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 355380.774194                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 365290.335766                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 459812.307692                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 355380.774194                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 365290.335766                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           460                       # number of replacements
system.l27.tagsinuse                      4089.760615                       # Cycle average of tags in use
system.l27.total_refs                          310804                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4551                       # Sample count of references to valid blocks.
system.l27.avg_refs                         68.293562                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          303.242598                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.695239                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   203.888245                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3569.934532                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.074034                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003099                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.049777                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.871566                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.998477                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          468                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    468                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             462                       # number of Writeback hits
system.l27.Writeback_hits::total                  462                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          468                       # number of demand (read+write) hits
system.l27.demand_hits::total                     468                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          468                       # number of overall hits
system.l27.overall_hits::total                    468                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          403                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  416                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           43                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 43                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          446                       # number of demand (read+write) misses
system.l27.demand_misses::total                   459                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          446                       # number of overall misses
system.l27.overall_misses::total                  459                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      4738776                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    217807691                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      222546467                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data     16489172                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total     16489172                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      4738776                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    234296863                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       239035639                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      4738776                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    234296863                       # number of overall miss cycles
system.l27.overall_miss_latency::total      239035639                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          871                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                884                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          462                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              462                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           43                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               43                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          914                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 927                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          914                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                927                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.462687                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.470588                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.487965                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.495146                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.487965                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.495146                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 364521.230769                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 540465.734491                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 534967.468750                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 383469.116279                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 383469.116279                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 364521.230769                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 525329.289238                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 520774.812636                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 364521.230769                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 525329.289238                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 520774.812636                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 267                       # number of writebacks
system.l27.writebacks::total                      267                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          403                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             416                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           43                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            43                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          446                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              459                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          446                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             459                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      3805376                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    188852406                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    192657782                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data     13400795                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total     13400795                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      3805376                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    202253201                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    206058577                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      3805376                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    202253201                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    206058577                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.462687                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.470588                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.487965                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.495146                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.487965                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.495146                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 292721.230769                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 468616.392060                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 463119.668269                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 311646.395349                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 311646.395349                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 292721.230769                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 453482.513453                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 448929.361656                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 292721.230769                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 453482.513453                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 448929.361656                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.109230                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118480                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.813285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.109230                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110648                       # number of overall hits
system.cpu0.icache.overall_hits::total         110648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5425873                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5425873                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110665                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       319169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       319169                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231206                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294174.901674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.658499                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.341501                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280508                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280508                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           78                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433446                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2511                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638774974                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638774974                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638774974                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638774974                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638774974                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638774974                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 254390.670649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 254390.670649                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 254390.670649                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 254390.670649                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 254390.670649                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 254390.670649                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu0.dcache.writebacks::total              202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157895495                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157895495                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157895495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157895495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157895495                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157895495                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225564.992857                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 225564.992857                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 225564.992857                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 225564.992857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 225564.992857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 225564.992857                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.693426                       # Cycle average of tags in use
system.cpu1.icache.total_refs               735393546                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1464927.382470                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.693426                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020342                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803996                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       102559                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         102559                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       102559                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          102559                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       102559                       # number of overall hits
system.cpu1.icache.overall_hits::total         102559                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6282408                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6282408                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6282408                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6282408                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6282408                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6282408                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       102576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       102576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       102576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       102576                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       102576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       102576                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000166                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000166                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000166                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000166                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000166                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000166                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 369553.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 369553.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 369553.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 369553.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 369553.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 369553.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5551188                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5551188                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5551188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5551188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5551188                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5551188                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 427014.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 427014.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   914                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               122579553                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1170                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              104768.848718                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   187.621664                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    68.378336                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.732897                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.267103                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        77188                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          77188                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        62327                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         62327                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          126                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          124                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       139515                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          139515                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       139515                       # number of overall hits
system.cpu1.dcache.overall_hits::total         139515                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2157                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          324                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          324                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2481                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2481                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2481                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    691150552                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    691150552                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    158523279                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    158523279                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    849673831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    849673831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    849673831                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    849673831                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        79345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        79345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        62651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        62651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       141996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       141996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       141996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       141996                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027185                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027185                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005172                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005172                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017472                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017472                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017472                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017472                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 320422.138155                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 320422.138155                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 489269.379630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 489269.379630                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 342472.322048                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 342472.322048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 342472.322048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 342472.322048                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          462                       # number of writebacks
system.cpu1.dcache.writebacks::total              462                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1285                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1285                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          282                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1567                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1567                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          872                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          914                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          914                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    253369799                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    253369799                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     19650131                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     19650131                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    273019930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    273019930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    273019930                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    273019930                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010990                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010990                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006437                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006437                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006437                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006437                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 290561.696101                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 290561.696101                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 467860.261905                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 467860.261905                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               488.603002                       # Cycle average of tags in use
system.cpu2.icache.total_refs               731810514                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1496545.018405                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.603002                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021800                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.783018                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       116848                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         116848                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       116848                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          116848                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       116848                       # number of overall hits
system.cpu2.icache.overall_hits::total         116848                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8538680                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8538680                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8538680                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8538680                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8538680                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8538680                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       116864                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       116864                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       116864                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       116864                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       116864                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       116864                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 533667.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 533667.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 533667.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 533667.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 533667.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 533667.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7724493                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7724493                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7724493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7724493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7724493                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7724493                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 551749.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 551749.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   383                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               110536476                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              172983.530516                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   142.099451                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   113.900549                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.555076                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.444924                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        79053                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          79053                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        65965                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         65965                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          158                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          158                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       145018                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          145018                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       145018                       # number of overall hits
system.cpu2.dcache.overall_hits::total         145018                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1268                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1268                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1268                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    221421726                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    221421726                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    221421726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    221421726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    221421726                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    221421726                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        80321                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        80321                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        65965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        65965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       146286                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       146286                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       146286                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       146286                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015787                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015787                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008668                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008668                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008668                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008668                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 174622.812303                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 174622.812303                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 174622.812303                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 174622.812303                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 174622.812303                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 174622.812303                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu2.dcache.writebacks::total               95                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          885                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          885                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          885                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          383                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          383                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          383                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     53250724                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     53250724                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     53250724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     53250724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     53250724                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     53250724                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 139035.832898                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 139035.832898                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               538.050054                       # Cycle average of tags in use
system.cpu3.icache.total_refs               627181964                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1163602.901670                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.050054                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          526                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019311                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842949                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.862260                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       115423                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         115423                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       115423                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          115423                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       115423                       # number of overall hits
system.cpu3.icache.overall_hits::total         115423                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.cpu3.icache.overall_misses::total           13                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7125302                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7125302                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7125302                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7125302                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7125302                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7125302                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       115436                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       115436                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       115436                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       115436                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       115436                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       115436                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000113                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000113                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 548100.153846                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 548100.153846                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 548100.153846                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 548100.153846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 548100.153846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 548100.153846                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6988802                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6988802                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6988802                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6988802                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6988802                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6988802                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 537600.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 537600.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 537600.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 537600.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 537600.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 537600.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   415                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               147682459                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   671                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              220093.083458                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   137.361825                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   118.638175                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.536570                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.463430                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       172212                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         172212                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        29857                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         29857                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           70                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       202069                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          202069                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       202069                       # number of overall hits
system.cpu3.dcache.overall_hits::total         202069                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1432                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1432                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1432                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1432                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1432                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1432                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    346271949                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    346271949                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    346271949                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    346271949                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    346271949                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    346271949                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       173644                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       173644                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        29857                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        29857                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       203501                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       203501                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       203501                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       203501                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008247                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008247                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007037                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007037                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007037                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007037                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 241810.020251                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 241810.020251                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 241810.020251                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 241810.020251                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 241810.020251                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 241810.020251                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu3.dcache.writebacks::total               40                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1017                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1017                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1017                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1017                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1017                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1017                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          415                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          415                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          415                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          415                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          415                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     75496896                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     75496896                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     75496896                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     75496896                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     75496896                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     75496896                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002390                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002390                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002039                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002039                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002039                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002039                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 181920.231325                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 181920.231325                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 181920.231325                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 181920.231325                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 181920.231325                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 181920.231325                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               556.163620                       # Cycle average of tags in use
system.cpu4.icache.total_refs               750118522                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1346711.888689                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.163620                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          543                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021096                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.870192                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.891288                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       110690                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         110690                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       110690                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          110690                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       110690                       # number of overall hits
system.cpu4.icache.overall_hits::total         110690                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           17                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           17                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           17                       # number of overall misses
system.cpu4.icache.overall_misses::total           17                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      9453158                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      9453158                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      9453158                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      9453158                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      9453158                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      9453158                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       110707                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       110707                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       110707                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       110707                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       110707                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       110707                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000154                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000154                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 556068.117647                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 556068.117647                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 556068.117647                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 556068.117647                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 556068.117647                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 556068.117647                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7989843                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7989843                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7989843                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7989843                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7989843                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7989843                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 570703.071429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 570703.071429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 570703.071429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 570703.071429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 570703.071429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 570703.071429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   704                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               281231243                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   960                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              292949.211458                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   100.685941                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   155.314059                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.393304                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.606696                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       280490                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         280490                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       152994                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        152994                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           77                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           74                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       433484                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          433484                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       433484                       # number of overall hits
system.cpu4.dcache.overall_hits::total         433484                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2538                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2538                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2538                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2538                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2538                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2538                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    648463013                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    648463013                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    648463013                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    648463013                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    648463013                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    648463013                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       283028                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       283028                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       152994                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       152994                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       436022                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       436022                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       436022                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       436022                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008967                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008967                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005821                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005821                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005821                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005821                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 255501.581166                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 255501.581166                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 255501.581166                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 255501.581166                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 255501.581166                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 255501.581166                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          201                       # number of writebacks
system.cpu4.dcache.writebacks::total              201                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1834                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1834                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1834                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1834                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1834                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1834                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          704                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          704                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          704                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          704                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          704                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          704                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    158741219                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    158741219                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    158741219                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    158741219                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    158741219                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    158741219                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001615                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001615                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001615                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001615                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 225484.686080                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 225484.686080                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 225484.686080                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 225484.686080                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 225484.686080                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 225484.686080                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.198272                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750118822                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1346712.427289                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.198272                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021151                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891343                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       110990                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         110990                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       110990                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          110990                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       110990                       # number of overall hits
system.cpu5.icache.overall_hits::total         110990                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           17                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           17                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           17                       # number of overall misses
system.cpu5.icache.overall_misses::total           17                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8451106                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8451106                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8451106                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8451106                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8451106                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8451106                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       111007                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       111007                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       111007                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       111007                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       111007                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       111007                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000153                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000153                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 497123.882353                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 497123.882353                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 497123.882353                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 497123.882353                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 497123.882353                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 497123.882353                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6988015                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6988015                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6988015                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6988015                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6988015                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6988015                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 499143.928571                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 499143.928571                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 499143.928571                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 499143.928571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 499143.928571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 499143.928571                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   712                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               281232447                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   968                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              290529.387397                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   100.748171                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   155.251829                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.393548                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.606452                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       281333                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         281333                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       153355                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        153355                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           77                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           74                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       434688                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          434688                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       434688                       # number of overall hits
system.cpu5.dcache.overall_hits::total         434688                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2533                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2533                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2533                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2533                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2533                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2533                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    632598849                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    632598849                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    632598849                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    632598849                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    632598849                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    632598849                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       283866                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       283866                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       153355                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       153355                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       437221                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       437221                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       437221                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       437221                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008923                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008923                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005793                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005793                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005793                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005793                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 249742.932886                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 249742.932886                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 249742.932886                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 249742.932886                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 249742.932886                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 249742.932886                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          204                       # number of writebacks
system.cpu5.dcache.writebacks::total              204                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1821                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1821                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1821                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1821                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1821                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1821                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          712                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          712                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          712                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          712                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          712                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          712                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    156688469                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    156688469                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    156688469                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    156688469                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    156688469                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    156688469                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002508                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002508                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001628                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001628                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001628                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001628                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 220068.074438                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 220068.074438                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 220068.074438                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 220068.074438                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 220068.074438                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 220068.074438                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               538.056463                       # Cycle average of tags in use
system.cpu6.icache.total_refs               627182234                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1163603.402597                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.056463                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          526                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019321                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842949                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.862270                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       115693                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         115693                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       115693                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          115693                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       115693                       # number of overall hits
system.cpu6.icache.overall_hits::total         115693                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.cpu6.icache.overall_misses::total           13                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7156668                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7156668                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7156668                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7156668                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7156668                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7156668                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       115706                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       115706                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       115706                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       115706                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       115706                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       115706                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000112                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000112                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000112                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000112                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000112                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 550512.923077                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 550512.923077                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 550512.923077                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 550512.923077                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 550512.923077                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 550512.923077                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7020168                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7020168                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7020168                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7020168                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7020168                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7020168                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 540012.923077                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 540012.923077                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 540012.923077                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 540012.923077                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 540012.923077                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 540012.923077                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   413                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               147682660                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   669                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              220751.360239                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   138.427100                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   117.572900                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.540731                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.459269                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       172399                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         172399                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        29871                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         29871                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           70                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           70                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       202270                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          202270                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       202270                       # number of overall hits
system.cpu6.dcache.overall_hits::total         202270                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1437                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1437                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1437                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1437                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1437                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1437                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    333284424                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    333284424                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    333284424                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    333284424                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    333284424                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    333284424                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       173836                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       173836                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        29871                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        29871                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       203707                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       203707                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       203707                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       203707                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008266                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008266                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.007054                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.007054                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.007054                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.007054                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 231930.705637                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 231930.705637                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 231930.705637                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 231930.705637                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 231930.705637                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 231930.705637                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu6.dcache.writebacks::total               40                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1024                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1024                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1024                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          413                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          413                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          413                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     72973956                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     72973956                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     72973956                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     72973956                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     72973956                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     72973956                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002027                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002027                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 176692.387409                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 176692.387409                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 176692.387409                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 176692.387409                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 176692.387409                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 176692.387409                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.694315                       # Cycle average of tags in use
system.cpu7.icache.total_refs               735393488                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1464927.266932                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.694315                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020343                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803997                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       102501                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         102501                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       102501                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          102501                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       102501                       # number of overall hits
system.cpu7.icache.overall_hits::total         102501                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           20                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           20                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           20                       # number of overall misses
system.cpu7.icache.overall_misses::total           20                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6640911                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6640911                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6640911                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6640911                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6640911                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6640911                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       102521                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       102521                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       102521                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       102521                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       102521                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       102521                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000195                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000195                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 332045.550000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 332045.550000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 332045.550000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 332045.550000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 332045.550000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 332045.550000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4846676                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4846676                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4846676                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4846676                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4846676                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4846676                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 372821.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 372821.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 372821.230769                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 372821.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 372821.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 372821.230769                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   914                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               122579773                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1170                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              104769.036752                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   187.519651                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    68.480349                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.732499                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.267501                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        77347                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          77347                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        62389                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         62389                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          125                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          125                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          124                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       139736                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          139736                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       139736                       # number of overall hits
system.cpu7.dcache.overall_hits::total         139736                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2158                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2158                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          364                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          364                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2522                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2522                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2522                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2522                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    686466386                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    686466386                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    149056801                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    149056801                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    835523187                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    835523187                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    835523187                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    835523187                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        79505                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        79505                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        62753                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        62753                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       142258                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       142258                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       142258                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       142258                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.027143                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027143                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005801                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005801                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.017728                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017728                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.017728                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017728                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 318103.051900                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 318103.051900                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 409496.706044                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 409496.706044                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 331293.888580                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 331293.888580                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 331293.888580                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 331293.888580                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          462                       # number of writebacks
system.cpu7.dcache.writebacks::total              462                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1287                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1287                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          321                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          321                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1608                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1608                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1608                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1608                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          871                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          871                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           43                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          914                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          914                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    252428964                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    252428964                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     16846072                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     16846072                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    269275036                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    269275036                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    269275036                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    269275036                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010955                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010955                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000685                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000685                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006425                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006425                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006425                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006425                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 289815.113662                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 289815.113662                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 391769.116279                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 391769.116279                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 294611.636761                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 294611.636761                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 294611.636761                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 294611.636761                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
