<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="googlebot" content="noarchive">
<meta name="robots" content="noarchive">
<meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
<meta name="description" content="The Intel 8086 / 8088 / 80186 / 80286 / 80386 / 80486 Instruction Set" >
<meta name="keywords" content="intel,instruction,set,8088,8086,80186,80286,80386,80486,pentium,pentium mmx,pentium ii, pentium iii, pentium iv, core duo,core solo,pentium pro,celeron, i386 register set" >
<link rel="stylesheet" href="styles.css">
<style type="text/css">
div.instruction { 
	background: blue; color:yellow;
	font-weight: bold;
	border-top: solid #808080 1px;
	border-left: solid #808080 1px; 
	border-right: solid #808080 1px; 
	width: 570px;
}
div.explanation { 
	background: #e8e8e8;
	font: 11pt courier;
	width: 750px; 
	border-top: solid #808080 1px;
	border-bottom: solid #808080 1px;
	border-left: solid #808080 1px; 
	border-right: solid #808080 1px; 
}
h1 { color: #000080; font: bold 28pt Times; padding: 0px 0px 0px 0px; vertical-align: middle; margin-bottom: 0px; margin-top: 0px; }
</style>
<title>The Intel 8086 / 8088 / 80186 / 80286 / 80386 / 80486 Instruction Set</title>
</head>
<body>
<table width="100%">
<tr>
<td align="center" style="background:#e0e0e0; border: solid #008 1px;" width="*"> 
<header>
<h1>The Intel 8086 / 8088 / 80186 / 80286 / 80386 / 80486 Instruction Set</h1> 
</header>
</td>
</tr>
</table>

<table border="0" width="100%">
<tr>

<td valign="top" width="*">
This HTML version of the public domain file intel.doc from the 
PC Game Programmer's guide was produced by me, Zack Smith.
HTML modifications are therefore copyrighted 
&copy; 2005, 2009 by Zack Smith all rights reserved.
This information is provided in the hope that it will be useful,
but without any warranty. It is provided AS-IS,
without even the implied warranty of fitness for a particular purpose.
<p>

<table border="1" bgcolor="#f6f6f6" cellpadding="10">
<tr>
<td align="left" valign="top"><br>
<ul>
<li><a rel="nofollow" href="#arch" >Intel 8086/80186/80286/80386/80486 Family Architecture</a></li>
<li><a rel="nofollow" href="#clock" >Instruction Clock Cycle Calculation</a></li>
<li><a rel="nofollow" href="#ea" >8088/8086 Effective Address (EA) Calculation </a></li>
<li><a rel="nofollow" href="#ts" >Task State Calculation</a></li>
<li><a rel="nofollow" href="#flags" >FLAGS - Intel 8086 Family Flags Register</a></li>
<li><a rel="nofollow" href="#msw" >MSW - Machine Status Word (286+ only) </a></li>
</ul>
</td>
</tr>
</table> 
</center>

<p> 
<table width="100%" border="2">
<tr>
<th colspan="4"><big><b>The Instructions</b></big></th>
</tr>
<tr align="left"> 
<td  valign=top>
<ul> 
	<li>	<a rel="nofollow" href="intel_a.php#aaa" > 	     <b>AAA</b> - Ascii Adjust for Addition 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_a.php#aad" > 	     <b>AAD</b> - Ascii Adjust for Division 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_a.php#aam" > 	     <b>AAM</b> - Ascii Adjust for Multiplication 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_a.php#aas" > 	     <b>AAS</b> - Ascii Adjust for Subtraction  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_a.php#adc" > 	     <b>ADC</b> - Add With Carry  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_a.php#add" > 	     <b>ADD</b> - Arithmetic Addition 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_a.php#and" > 	     <b>AND</b> - Logical And 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_a.php#arpl" > 	     <b>ARPL</b> - Adjusted Requested Privilege Level of Selector (286+ PM) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_b.php#bound" > 	     <b>BOUND</b> - Array Index Bound Check (80188+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_b.php#bsf" > 	     <b>BSF</b> - Bit Scan Forward (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_b.php#bsr" > 	     <b>BSR</b> - Bit Scan Reverse  (386+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_b.php#bswap" > 	     <b>BSWAP</b> - Byte Swap       (486+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_b.php#bt" > 	     <b>BT</b> - Bit Test           (386+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_b.php#btc" > 	     <b>BTC</b> - Bit Test with Compliment (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_b.php#btr" > 	     <b>BTR</b> - Bit Test with Reset (386+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_b.php#bts" > 	     <b>BTS</b> - Bit Test and Set  (386+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#call" > 	     <b>CALL</b> - Procedure Call 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#cbw" > 	     <b>CBW</b> - Convert Byte to Word  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#cdq" > 	     <b>CDQ</b> - Convert Double to Quad (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#clc" > 	     <b>CLC</b> - Clear Carry 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#cld" > 	     <b>CLD</b> - Clear Direction Flag  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#cli" > 	     <b>CLI</b> - Clear Interrupt Flag (disable)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#clts" > 	     <b>CLTS</b> - Clear Task Switched Flag (286+ privileged) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#cmc" > 	     <b>CMC</b> - Complement Carry Flag 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#cmp" > 	     <b>CMP</b> - Compare 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#cmps" > 	     <b>CMPS</b> - Compare String (Byte, Word or Doubleword)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#cmpxchg" > 	     <b>CMPXCHG</b> - Compare and Exchange  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#cwd" > 	     <b>CWD</b> - Convert Word to Doubleword  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_c.php#cwde" > 	     <b>CWDE</b> - Convert Word to Extended Doubleword (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_d.php#daa" > 	     <b>DAA</b> - Decimal Adjust for Addition 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_d.php#das" > 	     <b>DAS</b> - Decimal Adjust for Subtraction  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_d.php#dec" > 	     <b>DEC</b> - Decrement 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_d.php#div" > 	     <b>DIV</b> - Divide  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_e.php#enter" > 	     <b>ENTER</b> - Make Stack Frame  (80188+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_e.php#esc" > 	     <b>ESC</b> - Escape  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_h.php#hlt" > 		<b>HALT</b> - Halt</a>	</li>
</ul>
</td>
<td  valign=top>
<ul> 
	<li>	<a rel="nofollow" href="intel_f.php#f2xm1" > 	<b>F2XM1</b> - Compute 2x-1 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fabs" > 	<b>FABS</b> - Absolute value 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fadd" > 	<b>FADD</b> - Floating point add 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#faddp" > 	<b>FADDP</b> - Floating point add and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fbld" > 	<b>FBLD</b> - Load BCD 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fbstp" > 	<b>FBSTP</b> - Store BCD and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fchs" > 	<b>FCHS</b> - Change sign 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fclex" > 	<b>FCLEX</b> - Clear exceptions 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fnclex" > 	<b>FNCLEX</b> - Clear exceptions / no wait 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fcom" > 	<b>FCOM</b> - Floating point compare 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fcomp" > 	<b>FCOMP</b> - Floating point compare and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fcompp" > 	<b>FCOMPP</b> - Floating point compare and pop twice 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fcos" > 	<b>FCOS</b> -  Floating point cosine (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fdecstp" > 	<b>FDECSTP</b> -       Decrement floating point stack pointer 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fdisi" > 	<b>FDISI</b> - Disable interrupts (8087 only; others do fnop) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fndisi" > 	<b>FNDISI</b> - Disable interrupts no wait (8087 only; others do fnop) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fdiv" > 	<b>FDIV</b> -  Floating divide 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fdivp" > 	<b>FDIVP</b> - Floating divide and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fdivr" > 	<b>FDIVR</b> - Floating divide reversed 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fdivrp" > 	<b>FDIVRP</b> - Floating divide reversed and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#feni" > 	<b>FENI</b> -  Enable interrupts (8087 only; others do fnop) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fneni" > 	<b>FNENI</b> - Enable interrupts nowait (8087 only; others do fnop) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#ffree" > 	<b>FFREE</b> - Free register 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fiadd" > 	<b>FIADD</b> - Integer add 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#ficom" > 	<b>FICOM</b> - Integer compare 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#ficomp" > 	<b>FICOMP</b> - Integer compare and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fidiv" > 	<b>FIDIV</b> - Integer divide 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fidivr" > 	<b>FIDIVR</b> - Integer divide reversed 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fild" > 	<b>FILD</b> -  Load integer 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fimul" > 	<b>FIMUL</b> - Integer multiply 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fincstp" > 	<b>FINCSTP</b> -       Increment floating point stack pointer 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#finit" > 	<b>FINIT</b> - Initialize floating point processor 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fninit" > 	<b>FNINIT</b> - Initialize floating point processor no wait 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fist" > 	<b>FIST</b> -  Store integer 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fistp" > 	<b>FISTP</b> - Store integer and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fisub" > 	<b>FISUB</b> - Integer subtract 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fisubr" > 	<b>FISUBR</b> - Integer subtract reversed 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fld" > 	<b>FLD</b> -   Floating point load 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fldz" > 	<b>FLDZ</b> -  Load constant onto stack: 0.0 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fld1" > 	<b>FLD1</b> -  Load constant onto stack: 1.0 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fldl2e" > 	<b>FLDL2E</b> - Load constant onto stack: logarithm base 2 (e) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fldl2t" > 	<b>FLDL2T</b> - Load constant onto stack: logarithm base 2 (10) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fldg2" > 	<b>FLDLG2</b> - Load constant onto stack: logarithm base 10 (2) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fldln2" > 	<b>FLDLN2</b> - Load constant onto stack: natural logarithm (2) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fldpi" > 	<b>FLDPI</b> - Load constant onto stack: pi (3.14159...) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fldcw" > 	<b>FLDCW</b> - Load control word 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fldenv" > 	<b>FLDENV</b> - Load environment state 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fmul" > 	<b>FMUL</b> -  Floating point multiply 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fmulp" > 	<b>FMULP</b> - Floating point multiply and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fnop" > 	<b>FNOP</b> -  no operation 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fpatan" > 	<b>FPATAN</b> - Partial arctangent 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fprem" > 	<b>FPREM</b> - Partial remainder 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fprem1" > 	<b>FPREM1</b> - Partial remainder (IEEE compatible, 387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fptan" > 	<b>FPTAN</b> - Partial tangent 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#frndint" > 	<b>FRNDINT</b> -       Round to integer 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#frstor" > 	<b>FRSTOR</b> - Restore saved state 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsave" > 	<b>FSAVE</b> - Save FPU state 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsavew" > 	<b>FSAVEW</b> - Save FPU state / 16-bit format (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsaved" > 	<b>FSAVED</b> - Save FPU state / 32-bit format (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fnsave" > 	<b>FNSAVE</b> - Save FPU state no wait 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fnsavew" > 	<b>FNSAVEW</b> - Save FPU state no wait / 16-bit format (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fnsaved" > 	<b>FNSAVED</b> - Save FPU state no wait / 32-bit format (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fscale" > 	<b>FSCALE</b> - Scale by factor of 2 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsetpm" > 	<b>FSETPM</b> - Set protected mode (287 only; 387+ = fnop) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsin" > 	<b>FSIN</b> -          Sine (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsincos" > 	<b>FSINCOS</b> -       Sine and cosine (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsqrt" > 	<b>FSQRT</b> - Square root 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fst" > 	<b>FST</b> -   Floating point store 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fstp" > 	<b>FSTP</b> -  Floating point store and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fstcw" > 	<b>FSTCW</b> - Store control word 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fnstcw" > 	<b>FNSTCW</b> - Store control word no wait 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fstenv" > 	<b>FSTENV</b> -        Store FPU environment 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fstenvw" > 	<b>FSTENVW</b> -       Store FPU environment / 16-bit format (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fstenvd" > 	<b>FSTENVD</b> -       Store FPU environment / 32-bit format (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fnstenv" > 	<b>FNSTENV</b> -       Store FPU environment no wait 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fnstenvw" > 	<b>FNSTENVW</b> -      Store FPU environment no wait / 16-bit format (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fnstenvd" > 	<b>FNSTENVD</b> -      Store FPU environment no wait / 32-bit format (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fstsw" > 	<b>FSTSW</b> - Store status word 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fnstsw" > 	<b>FNSTSW</b> - Store status word no wait 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsub" > 	<b>FSUB</b> -  Floating point subtract 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsubp" > 	<b>FSUBP</b> - Floating point subtract and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsubr" > 	<b>FSUBR</b> - Floating point reverse subtract 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fsubrp" > 	<b>FSUBRP</b> - Floating point reverse subtract and pop 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#ftst" > 	<b>FTST</b> -  Floating point test for zero 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fucom" > 	<b>FUCOM</b> - Unordered floating point compare (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fucomp" > 	<b>FUCOMP</b> - Unordered floating point compare and pop (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fucompp" > 	<b>FUCOMPP</b> - Unordered floating point compare and pop twice (387+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fwait" > 	<b>FWAIT</b> - Wait while FPU is executing 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fxam" > 	<b>FXAM</b> -  Examine condition flags 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fxch" > 	<b>FXCH</b> -  Exchange floating point registers 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fxtract" > 	<b>FXTRACT</b> -  Extract exponent and significand 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fyl2x" > 	<b>FYL2X</b> - Compute Y * log2(x) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_f.php#fyl2xp1" > 	<b>FYL2XP1</b> - Compute Y * log2(x+1) 	</a>	</li>
</ul>
</td>

<td  valign=top>
<ul> 
	<li>	<a rel="nofollow" href="intel_f.php#hlt" > 	<b>HLT</b> - Halt CPU  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_i.php#idiv" > 	<b>IDIV</b> - Signed Integer Division  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_i.php#imul" > 	<b>IMUL</b> - Signed Multiply  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_i.php#in" > 	<b>IN</b> - Input Byte or Word From Port 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_i.php#inc" > 	<b>INC</b> - Increment 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_i.php#ins" > 	<b>INS</b> - Input String from Port  (80188+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_i.php#int" > 	<b>INT</b> - Interrupt 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_i.php#into" > 	<b>INTO</b> - Interrupt on Overflow  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_i.php#invd" > 	<b>INVD</b> - Invalidate Cache  (486+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_i.php#invlpg" > 	<b>INVLPG</b> - Invalidate Translation Look-Aside Buffer Entry (486+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_i.php#iret" > 	<b>IRET/IRETD</b> - Interrupt Return 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_j.php#jxx" > 	<b>Jxx</b> - Jump Instructions Table 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_j.php#jcxz" > 	<b>JCXZ/JECXZ</b> - Jump if Register (E)CX is Zero 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_j.php#jmp" > <b>JMP</b> - Unconditional Jump </a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lahf" > <b>LAHF</b> - Load Register AH From Flags </a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lar" > <b>LAR</b> - Load Access Rights (286+ protected)</a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lds" > <b>LDS</b> - Load Pointer Using DS</a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lea" > <b>LEA</b> - Load Effective Address </a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#leave" > <b>LEAVE</b> - Restore Stack for Procedure Exit (80188+)</a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#les" > <b>LES</b> - Load Pointer Using ES</a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lfs" > <b>LFS</b> - Load Pointer Using FS (386+) </a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lgdt" > <b>LGDT</b> - Load Global Descriptor Table (286+ privileged)</a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lidt" > <b>LIDT</b> - Load Interrupt Descriptor Table (286+ privileged) </a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lgs" > <b>LGS</b> - Load Pointer Using GS (386+) </a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lldt" > <b>LLDT</b> - Load Local Descriptor Table (286+ privileged) </a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lmsw" > <b>LMSW</b> - Load Machine Status Word (286+ privileged)</a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lock" > <b>LOCK</b> - Lock Bus</a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lods" > <b>LODS</b> - Load String (Byte, Word or Double)</a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#loop" > <b>LOOP</b> - Decrement CX and Loop if CX Not Zero</a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#loope" > <b>LOOPE/LOOPZ</b> - Loop While Equal / Loop While Zero </a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#loopz " ><b>LOOPNZ/LOOPNE</b> - Loop While Not Zero / Loop While Not Equal </a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lsl" ><b>LSL</b> - Load Segment Limit (286+ protected)</a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#lss" ><b>LSS</b> - Load Pointer Using SS (386+) </a>	</li>
	<li>	<a rel="nofollow" href="intel_l.php#ltr" ><b>LTR</b> - Load Task Register (286+ privileged) </a>	</li>
	<li>	<a rel="nofollow" href="intel_m.php#mov" ><b>MOV</b> - Move Byte or Word</a>	</li>
	<li>	<a rel="nofollow" href="intel_m.php#movs" ><b>MOVS</b> - Move String (Byte or Word)</a>	</li>
	<li>	<a rel="nofollow" href="intel_m.php#movsx" ><b>MOVSX</b> - Move with Sign Extend (386+)</a>	</li>
	<li>	<a rel="nofollow" href="intel_m.php#movzx" ><b>MOVZX</b> - Move with Zero Extend (386+) </a>	</li>
	<li>	<a rel="nofollow" href="intel_m.php#mul" > <b>MUL</b> - Unsigned Multiply</a>	</li>
	<li>	<a rel="nofollow" href="intel_n.php#neg" > <b>NEG</b> - Twos Complement Negation</a>	</li>
	<li>	<a rel="nofollow" href="intel_n.php#nop" > <b>NOP</b> - No Operation (90h) </a>	</li>
	<li>	<a rel="nofollow" href="intel_n.php#not" > <b>NOT</b> - Ones Compliment Negation (Logical NOT)</a>	</li>
	<li>	<a rel="nofollow" href="intel_o.php#or" > <b>OR</b> - Inclusive Logical OR</a>	</li>
	<li>	<a rel="nofollow" href="intel_o.php#out" > <b>OUT</b> - Output Data to Port</a>	</li>
	<li>	<a rel="nofollow" href="intel_o.php#outs" > <b>OUTS</b> - Output String to Port  (80188+) </a>	</li>
	<li>	<a rel="nofollow" href="intel_p.php#pop" > <b>POP</b> - Pop Word off Stack </a>	</li>
	<li>	<a rel="nofollow" href="intel_p.php#popa" > <b>POPA/POPAD</b> - Pop All Registers onto Stack  (80188+)</a>	</li>
	<li>	<a rel="nofollow" href="intel_p.php#popf" > <b>POPF/POPFD</b> - Pop Flags off Stack </a>	</li>
	<li>	<a rel="nofollow" href="intel_p.php#push" > <b>PUSH</b> - Push Word onto Stack</a>	</li>
	<li>	<a rel="nofollow" href="intel_p.php#pusha" > <b>PUSHA/PUSHAD</b> - Push All Registers onto Stack  (80188+) </a>	</li>
	<li>	<a rel="nofollow" href="intel_p.php#pushf" > <b>PUSHF/PUSHFD</b> - Push Flags onto Stack </a>	</li>
</ul>
</td>

<td  valign=top>
<ul> 
	<li>	<a rel="nofollow" href="intel_r.php#rcl" > 	<b>RCL</b> - Rotate Through Carry Left 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_r.php#rcr" > 	<b>RCR</b> - Rotate Through Carry Right  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_r.php#rep" > 	<b>REP</b> - Repeat String Operation 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_r.php#repe" > 	<b>REPE/REPZ</b> - Repeat Equal / Repeat Zero  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_r.php#repne" > 	<b>REPNE/REPNZ</b> - Repeat Not Equal / Repeat Not Zero  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_r.php#ret" > 	<b>RET/RETF</b> - Return From Procedure  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_r.php#rol" > 	<b>ROL</b> - Rotate Left 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_r.php#ror" > 	<b>ROR</b> - Rotate Right  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sahf" > 	<b>SAHF</b> - Store AH Register into FLAGS 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sal" > 	<b>SAL/SHL</b> - Shift Arithmetic Left / Shift Logical Left  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sar" > 	<b>SAR</b> - Shift Arithmetic Right  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sbb" > 	<b>SBB</b> - Subtract with Borrow/Carry  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#scas" > 	<b>SCAS</b> - Scan String  (Byte, Word or Doubleword)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setae" > 	<b>SETAE/SETNB</b> - Set if Above or Equal / Set if Not Below (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setb" > 	<b>SETB/SETNAE</b> - Set if Below / Set if Not Above or Equal (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setbe" > 	<b>SETBE/SETNA</b> - Set if Below or Equal / Set if Not Above (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sete" > 	<b>SETE/SETZ</b> - Set if Equal / Set if Zero (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setne" > 	<b>SETNE/SETNZ</b> - Set if Not Equal / Set if Not Zero (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setl" > 	<b>SETL/SETNGE</b> - Set if Less / Set if Not Greater or Equal (386+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setge" > 	<b>SETGE/SETNL</b> - Set if Greater or Equal / Set if Not Less (386+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setle" > 	<b>SETLE/SETNG</b> - Set if Less or Equal / Set if Not greater or Equal (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setg" > 	<b>SETG/SETNLE</b> - Set if Greater / Set if Not Less or Equal (386+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sets" > 	<b>SETS</b> - Set if Signed (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setns" > 	<b>SETNS</b> - Set if Not Signed (386+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setc" > 	<b>SETC</b> - Set if Carry (386+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setnc" > 	<b>SETNC</b> - Set if Not Carry (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#seto" > 	<b>SETO</b> - Set if Overflow (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setno" > 	<b>SETNO</b> - Set if Not Overflow (386+)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setp" > 	<b>SETP/SETPE</b> - Set if Parity / Set if Parity Even  (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#setnp" > 	<b>SETNP/SETPO</b> - Set if No Parity / Set if Parity Odd (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sgdt" > 	<b>SGDT</b> - Store Global Descriptor Table (286+ privileged)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sidt" > 	<b>SIDT</b> - Store Interrupt Descriptor Table (286+ privileged) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#shl" > 	<b>SHL</b> - Shift Logical Left  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#shr" > 	<b>SHR</b> - Shift Logical Right 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#shld" > 	<b>SHLD/SHRD</b> - Double Precision Shift (386+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sldt" > 	<b>SLDT</b> - Store Local Descriptor Table (286+ privileged) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#smsw" > 	<b>SMSW</b> - Store Machine Status Word (286+ privileged)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#stc" > 	<b>STC</b> - Set Carry 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#std" > 	<b>STD</b> - Set Direction Flag  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sti" > 	<b>STI</b> - Set Interrupt Flag  (Enable Interrupts) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#stos" > 	<b>STOS</b> - Store String  (Byte, Word or Doubleword) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#str" > 	<b>STR</b> - Store Task Register (286+ privileged) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_s.php#sub" > 	<b>SUB</b> - Subtract  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_t.php#test" > 	<b>TEST</b> - Test For Bit Pattern 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_v.php#verr" > 	<b>VERR</b> - Verify Read (286+ protected) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_v.php#verw" > 	<b>VERW</b> - Verify Write (286+ protected)  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_w.php#wait" > 	<b>WAIT/FWAIT</b> - Event Wait 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_w.php#wbinvd" > 	<b>WBINVD</b> - Write-Back and Invalidate Cache (486+) 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_x.php#xchg" > 	<b>XCHG</b> - Exchange 	</a>	</li>
	<li>	<a rel="nofollow" href="intel_x.php#xlat" > 	<b>XLAT/XLATB</b> - Translate  	</a>	</li>
	<li>	<a rel="nofollow" href="intel_x.php#xor" > 	<b>XOR</b> - Exclusive OR  	</a>	</li>
</ul> 
</td>
</tr>
</table> 

<h2><a name="arch" ></a> Intel 8086 Family Architecture </h2>

<table border="1" bgcolor="#f6f6f6">
	<tr> 
	<th colspan=2>
		General Purpose Registers              
	</th>
	<tr>	<td align="left" valign="top"> AH/AL  AX  (EAX) </td>	<td align="left" valign="top">  Accumulator      </td></tr>
	<tr>	<td align="left" valign="top"> BH/BL  BX  (EBX) </td>	<td align="left" valign="top">  Base             </td></tr>
	<tr>	<td align="left" valign="top"> CH/CL  CX  (ECX) </td>	<td align="left" valign="top">  Counter         </td></tr>
	<tr>	<td align="left" valign="top"> DH/DL  DX  (EDX) </td>	<td align="left" valign="top">  Data            </td></tr>
</table><p> 

(Exx) indicates 386+ 32 bit register<p> 
<table border="1" bgcolor="#f6f6f6">
	<tr><th colspan=2>Segment Registers
	<tr><td>  CS     <td>  Code Segment        
	<tr><td>  SS     <td>  Stack Segment
	<tr><td>  DS     <td>  Data Segment
	<tr><td>  ES     <td>  Extra Segment
	<tr><td> (FS)    <td>  386 and newer 
	<tr><td> (GS)    <td>  386 and newer
</table><p> 

<table border="1" bgcolor="#f6f6f6">
	<tr>	<th align="center" valign="top"> Pointer Registers </th>	<th align="center" valign="top"> Stack Registers </th></tr>
	<tr>	<td align="left" valign="top"> SI (ESI) Source Index </td>	<td align="left" valign="top">  SP (ESP) Stack Pointer </td></tr>
	<tr>	<td align="left" valign="top"> DI (EDI) Destination Index </td>	<td align="left" valign="top"> BP (EBP) Base Pointer </td></tr>
	<tr>	<td align="left" valign="top"> IP Instruction Pointer </td><td><br></td></tr>
</table><p> 

<table border="1" bgcolor="#f6f6f6">
<tr> <th colspan=2>
        Status Registers
<tr> <td>
        FLAGS <td> Status Flags 
</table> 
<p> 
<table border="1" bgcolor="#f6f6f6">
<tr> 
<th colspan=4> Special Registers (386+ only)
<tr> <td>        CR0     <td>Control Register 0        <td>DR0    <td>Debug Register 0
<tr> <td>        CR2     <td>Control Register 2        <td>DR1    <td>Debug Register 1
<tr> <td>        CR3     <td>Control Register 3        <td>DR2    <td>Debug Register 2
<tr> <td>                              <td><td>            DR3    <td>Debug Register 3
<tr> <td>        TR4     <td>Test Register 4           <td>DR6    <td>Debug Register 6
<tr> <td>        TR5     <td>Test Register 5           <td>DR7    <td>Debug Register 7
<tr> <td>        TR6     <td>Test Register 6
<tr> <td>        TR7     <td>Test Register 7
</table> 
        
<p> 
<table border="1" bgcolor="#f6f6f6">
<tr> 
<th> Register          <th>Default Segment    <th>Valid Overrides
<tr> <td>        BP                      <td>SS              <td>DS, ES, CS
<tr> <td>        SI or DI                <td>DS              <td>ES, SS, CS
<tr> <td>        DI strings              <td>ES   <td>           None
<tr> <td>        SI strings              <td>DS              <td>ES, SS, CS
</table> 


<h2>  <a name="clock" ></a> Instruction Clock Cycle Calculation </h2>

        Some instructions require additional clock cycles due to a "Next
        Instruction Component" identified by a "+m" in the instruction
        clock cycle listings.  This is due to the prefetch queue being
        purge on a control transfers.   Below is the general rule for
        calculating "m":
<p> 

<dl>
	<dt>	 88/86	</dt>
	<dd>	 Not applicable	</dd>

	<dt>	 286	</dt>
	<dd>	        "m" is the number of bytes in the next instruction	</dd>

	<dt>	 386	</dt>
	<dd>	 "m" is the number of components in the next instruction 			(the instruction coding (each byte); plus the data and 			the displacement are all considered components)	</dd>


</dl>

<h2>  <a name="ea" ></a> 8088/8086  Effective Address (EA) Calculation </h2>

<table border="1" bgcolor="#f6f6f6">
<tr> 
<th>
                   Description   <th>                         Clock Cycles

<tr> <td>
        Displacement                                            <td>6
<tr> <td>
        Base or Index (BX,BP,SI,DI)                             <td>5
<tr> <td>
        Displacement+(Base or Index)                           <td> 9
<tr> <td>
        Base+Index (BP+DI,BX+SI)                               <td> 7
<tr> <td>
        Base+Index (BP+SI,BX+DI)                                <td>8
<tr> <td>
        Base+Index+Displacement (BP+DI,BX+SI)                 <td> 11
<tr> <td>
        Base+Index+Displacement (BP+SI+disp,BX+DI+disp)       <td> 12

</table> 

<ol> 
<li>
        add 4 cycles for word operands at odd addresses
<li>
        add 2 cycles for segment override
<li>
        80188/80186 timings differ from those of the 8088/8086/80286
</ol> 

<h2>  <a name="ts" ></a> Task State Calculation </h2>

        "TS" is defined as switching from VM/486 or 80286 TSS to one of
        the following:<p> 

<table border="1" bgcolor="#f6f6f6">
<tr> 
<td><th colspan=5>New Task
<tr> 
<th>Old Task<td>486 TSS (VM=0)<td>486 TSS (VM=1)
<td>386 TSS (VM=0)<td>386 TSS (VM=1)<td>286 TSS
<tr> 
<td> 386 TSS (VM=0)  <td>       <td>       <td>  309  <td>  226  <td>  282  
<tr> 
<td>386 TSS (VM=1)  <td>       <td>       <td>  314  <td>  231  <td>  287
<tr> 
<td>386 CPU/286 TSS <td> <td> <td> 307  <td>  224 <td> 280 
<tr> 
<td>486 CPU/286 TSS <td>  199  <td>  177  <td>  <td> <td>  180  
</table> 
                             
<h3>  Miscellaneous </h3>

<ul>
	<li>
        All timings are for best case and do not take into account wait
          states, instruction alignment, the state of the prefetch queue,
          DMA refresh cycles, cache hits/misses or exception processing.
	<li>
        To convert clocks to nanoseconds divide one microsecond by the
          processor speed in MegaHertz:
          (1000MHz/(n MHz)) = X nanoseconds
</ul>

<h2>  <a name="flags" ></a> FLAGS - Intel 8086 Family Flags Register </h2>

<table border="1" bgcolor="#f6f6f6">
	<tr><th align="center" valign="top"> Bit # (in hex) </th>	<th align="center" valign="top">  Acronym </th>	<th align="center" valign="top">  Description </th></tr>
	<tr><td align="left" valign="top"> 0 </td>  <td align="left" valign="top"> CF </td>	 <td align="left" valign="top"> Carry flag </td></tr>
	<tr><td align="left" valign="top"> 1 </td>  <td align="left" valign="top"><br></td>	 <td align="left" valign="top"> 1 </td></tr>
	<tr><td align="left" valign="top"> 2 </td>  <td align="left" valign="top"> PF </td>	 <td align="left" valign="top"> Parity </td></tr>
	<tr><td align="left" valign="top"> 3 </td>  <td align="left" valign="top"><br></td>	 <td align="left" valign="top"> 0 </td></tr>
	<tr><td align="left" valign="top"> 4 </td>  <td align="left" valign="top"> AF </td>	 <td align="left" valign="top"> Auxiliary flag </td></tr>
	<tr><td align="left" valign="top"> 5 </td>  <td align="left" valign="top"><br></td>	 <td align="left" valign="top"> 0 </td></tr>
	<tr><td align="left" valign="top"> 6 </td>  <td align="left" valign="top"> ZF </td>	 <td align="left" valign="top"> Zero flag </td></tr>
	<tr><td align="left" valign="top"> 7 </td>  <td align="left" valign="top"> SF </td>	 <td align="left" valign="top"> Sign flag </td></tr>
	<tr><td align="left" valign="top"> 8 </td>  <td align="left" valign="top"> TP </td>	 <td align="left" valign="top"> Trap flag (single step) </td></tr>
	<tr><td align="left" valign="top"> 9 </td>  <td align="left" valign="top"> IF </td>	 <td align="left" valign="top"> Interrupt flag </td></tr>
	<tr><td align="left" valign="top"> A </td>  <td align="left" valign="top"> DF </td>	 <td align="left" valign="top"> Direction flag </td></tr>
	<tr><td align="left" valign="top"> B </td>  <td align="left" valign="top"> OF </td>	 <td align="left" valign="top"> Overflow flag </td></tr>
	<tr><td align="left" valign="top"> C/D </td><td align="left" valign="top"> IOPL </td><td align="left" valign="top"> IOPL I/O Privilege Level  (286+ only) </td></tr>
	<tr><td align="left" valign="top"> E </td>  <td align="left" valign="top"> NT </td>	 <td align="left" valign="top"> Nested Task Flag  (286+ only) </td></tr>
	<tr><td align="left" valign="top"> F </td>  <td align="left" valign="top"> 0 </td>	 <td align="left" valign="top"><br></td></tr>
	<tr><td align="left" valign="top"> 10 </td> <td align="left" valign="top"> RF </td>	 <td align="left" valign="top"> Resume Flag (386+ only) </td></tr>
	<tr><td align="left" valign="top"> 11 </td> <td align="left" valign="top"> VM </td>	 <td align="left" valign="top"> Virtual Mode Flag (386+ only) </td></tr>
	<tr><td align="left" valign="top"> 12 </td> <td align="left" valign="top"> AC </td>	 <td align="left" valign="top"> Alignment Check (486SX+ only) </td></tr>
	<tr><td align="left" valign="top"> 13 </td> <td align="left" valign="top"> VIF </td> <td align="left" valign="top"> Virtual Interrupt Flag (Pentium+) </td></tr>
	<tr><td align="left" valign="top"> 14 </td> <td align="left" valign="top"> VIP </td> <td align="left" valign="top"> Virtual Interrupt Pending (Pentium+) </td></tr>
	<tr><td align="left" valign="top"> 15 </td> <td align="left" valign="top"> ID </td>	 <td align="left" valign="top"> Indentification (Pentium+) </td></tr>
</table> 

<h3>  <a name="msw" ></a> MSW - Machine Status Word (286+ only) </h3>

<table border="1" bgcolor="#f6f6f6">
	<tr> 
	<th>Bit # </th><th>Acronym</th><th>Description</th>
	<tr><td>0</td><td>PE</td><td>Protection Enable, switches processor between protected and real mode</td></tr>
	<tr><td>1</td><td>MP</td><td>Math Present, controls function of the WAIT instruction</td></tr>
	<tr><td>2</td><td>EM</td><td>Emulation, indicates whether coprocessor functions are to be emulated</td></tr>
	<tr><td>3</td><td>TS</td><td>Task Switched, set and interrogated by coprocessor on task switches and when interpretting coprocessor instructions</td></tr>
	<tr><td>4</td><td>ET</td><td>Extension Type, indicates type of coprocessor in system</td></tr>
	<tr><td>5-30</td></td><td>Reserved</td><td><br></td></tr>
	<tr><td>31</td><td>PG</td><td>Paging, indicates whether the processor uses page tables to translate linear addresses to physical addresses</td></tr>
</table> 
</table> 

