##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_PWM
		4.2::Critical Path Report for CLOCK_PWM_BLINK
		4.3::Critical Path Report for CLOCK_UART
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for SPI_IMU_IntClock
		4.6::Critical Path Report for counter_cyc_clk
		4.7::Critical Path Report for emFile_Clock_1
		4.8::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_PWM_BLINK:R)
		5.4::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
		5.5::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
		5.6::Critical Path Report for (SPI_IMU_IntClock:R vs. SPI_IMU_IntClock:R)
		5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.8::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
		5.9::Critical Path Report for (CLOCK_PWM_BLINK:R vs. CLOCK_PWM_BLINK:R)
		5.10::Critical Path Report for (counter_cyc_clk:R vs. counter_cyc_clk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 2.18 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 2.18 MHz    | 
Clock: CLOCK_PWM                    | Frequency: 72.42 MHz  | Target: 1.50 MHz    | 
Clock: CLOCK_PWM_BLINK              | Frequency: 63.87 MHz  | Target: 0.00 MHz    | 
Clock: CLOCK_UART                   | Frequency: 46.84 MHz  | Target: 16.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 56.90 MHz  | Target: 48.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 48.00 MHz   | 
Clock: SPI_IMU_IntClock             | Frequency: 51.70 MHz  | Target: 2.00 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: counter_cyc_clk              | Frequency: 62.55 MHz  | Target: 0.00 MHz    | 
Clock: emFile_Clock_1               | Frequency: 53.54 MHz  | Target: 48.00 MHz   | 
Clock: timer_clock                  | Frequency: 47.81 MHz  | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_PWM         CLOCK_PWM         666667           652858       N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_PWM_BLINK   CLOCK_PWM_BLINK   2e+009           1999984344   N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_UART        CLOCK_UART        62500            41153        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CLOCK_PWM_BLINK   20833.3          12955        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CLOCK_UART        20833.3          7199         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CyBUS_CLK         20833.3          3259         N/A              N/A         N/A              N/A         N/A              N/A         
SPI_IMU_IntClock  SPI_IMU_IntClock  500000           480658       N/A              N/A         N/A              N/A         N/A              N/A         
counter_cyc_clk   counter_cyc_clk   2e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
emFile_Clock_1    emFile_Clock_1    20833.3          2156         N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock       timer_clock       1e+006           979085       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase    
---------------------  ------------  ------------------  
MISO(0)_PAD            19542         SPI_IMU_IntClock:R  
\emFile:miso0(0)_PAD\  16677         emFile_Clock_1:R    


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase    
---------------------  ------------  ------------------  
CS0(0)_PAD             33491         CyBUS_CLK:R         
CS0(0)_PAD             33132         SPI_IMU_IntClock:R  
CS1(0)_PAD             34964         SPI_IMU_IntClock:R  
CS1(0)_PAD             32125         CyBUS_CLK:R         
CS2(0)_PAD             36058         SPI_IMU_IntClock:R  
CS2(0)_PAD             33251         CyBUS_CLK:R         
FTDI_ENABLE(0)_PAD     23686         CyBUS_CLK:R         
LED_GREEN(0)_PAD       31211         CLOCK_PWM_BLINK:R   
LED_GREEN(0)_PAD       30524         CyBUS_CLK:R         
LED_RED(0)_PAD         31633         CLOCK_PWM_BLINK:R   
LED_RED(0)_PAD         30428         CyBUS_CLK:R         
MOSI(0)_PAD            32595         SPI_IMU_IntClock:R  
MOTOR_1A(0)_PAD        30501         CyBUS_CLK:R         
MOTOR_1A(0)_PAD        30413         CLOCK_PWM:R         
MOTOR_1B(0)_PAD        32497         CyBUS_CLK:R         
MOTOR_1B(0)_PAD        32424         CLOCK_PWM:R         
MOTOR_EN(0)_PAD        30349         CyBUS_CLK:R         
RS485_TX(0)_PAD        31604         CLOCK_UART:R        
RS_485_EN(0)_PAD       25529         CLOCK_UART:R        
SCLK(0)_PAD            23096         SPI_IMU_IntClock:R  
USB_VDD(0)_PAD         23885         CyBUS_CLK:R         
\emFile:mosi0(0)_PAD\  34881         emFile_Clock_1:R    
\emFile:sclk0(0)_PAD\  24778         emFile_Clock_1:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_PWM
***************************************
Clock: CLOCK_PWM
Frequency: 72.42 MHz | Target: 1.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 652858p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   666667
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell41     1250   1250  652858  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   6499   7749  652858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CLOCK_PWM_BLINK
*********************************************
Clock: CLOCK_PWM_BLINK
Frequency: 63.87 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999984344p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -4230
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT       slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2796   6296  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  11426  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  11426  1999984344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell13      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CLOCK_UART
****************************************
Clock: CLOCK_UART
Frequency: 46.84 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 41153p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -5360
--------------------------------------------------   ----- 
End-of-path required time (ps)                       57140

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15987
-------------------------------------   ----- 
End-of-path arrival time (ps)           15987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_3  macrocell10   7708   8958  41153  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell10   3350  12308  41153  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    3679  15987  41153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.90 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 3259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17074
-------------------------------------   ----- 
End-of-path arrival time (ps)           17074
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      9000   9000   3259  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell1   8074  17074   3259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell1         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SPI_IMU_IntClock
**********************************************
Clock: SPI_IMU_IntClock
Frequency: 51.70 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480658p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q            macrocell76      1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell11   9612  10862  480658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for counter_cyc_clk
*********************************************
Clock: counter_cyc_clk
Frequency: 62.55 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19999984013p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (counter_cyc_clk:R#1 vs. counter_cyc_clk:R#2)   20000000000
- Setup time                                                         -4230
------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                 19999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT        slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----------  ----  ------
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   3127   6627  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   5130  11757  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  11757  19999984013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/clock              datapathcell9       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for emFile_Clock_1
********************************************
Clock: emFile_Clock_1
Frequency: 53.54 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15167
-------------------------------------   ----- 
End-of-path arrival time (ps)           15167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell10   5360   5360   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell44      2291   7651   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell44      3350  11001   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell69      4166  15167   2156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell69         0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 47.81 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979085p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16685
-------------------------------------   ----- 
End-of-path arrival time (ps)           16685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3545   8255  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  13385  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  13385  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  16685  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  16685  979085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 3259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17074
-------------------------------------   ----- 
End-of-path arrival time (ps)           17074
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      9000   9000   3259  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell1   8074  17074   3259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell1         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 7199p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1020   1020   7199  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell1    3468   4488   7199  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell1    3350   7838   7199  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell55   2287  10124   7199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_PWM_BLINK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_CTRL_EN:Sync:ctrl_reg\/control_1
Path End       : \BLINK_25HZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \BLINK_25HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 12955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_BLINK:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLINK_CTRL_EN:Sync:ctrl_reg\/busclk                        controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\BLINK_CTRL_EN:Sync:ctrl_reg\/control_1    controlcell13   2050   2050  12955  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/main_0  macrocell89     2318   4368  12955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell89         0      0  RISE       1


5.4::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
*************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 41153p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -5360
--------------------------------------------------   ----- 
End-of-path required time (ps)                       57140

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15987
-------------------------------------   ----- 
End-of-path arrival time (ps)           15987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_3  macrocell10   7708   8958  41153  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell10   3350  12308  41153  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    3679  15987  41153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


5.5::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15167
-------------------------------------   ----- 
End-of-path arrival time (ps)           15167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell10   5360   5360   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell44      2291   7651   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell44      3350  11001   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell69      4166  15167   2156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell69         0      0  RISE       1


5.6::Critical Path Report for (SPI_IMU_IntClock:R vs. SPI_IMU_IntClock:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480658p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q            macrocell76      1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell11   9612  10862  480658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1


5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979085p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16685
-------------------------------------   ----- 
End-of-path arrival time (ps)           16685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3545   8255  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  13385  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  13385  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  16685  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  16685  979085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1


5.8::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
***********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 652858p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   666667
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell41     1250   1250  652858  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   6499   7749  652858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1


5.9::Critical Path Report for (CLOCK_PWM_BLINK:R vs. CLOCK_PWM_BLINK:R)
***********************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999984344p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -4230
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT       slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2796   6296  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  11426  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  11426  1999984344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell13      0      0  RISE       1


5.10::Critical Path Report for (counter_cyc_clk:R vs. counter_cyc_clk:R)
************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19999984013p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (counter_cyc_clk:R#1 vs. counter_cyc_clk:R#2)   20000000000
- Setup time                                                         -4230
------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                 19999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT        slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----------  ----  ------
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   3127   6627  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   5130  11757  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  11757  19999984013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/clock              datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15167
-------------------------------------   ----- 
End-of-path arrival time (ps)           15167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell10   5360   5360   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell44      2291   7651   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell44      3350  11001   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell69      4166  15167   2156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 2578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14746
-------------------------------------   ----- 
End-of-path arrival time (ps)           14746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell10   5360   5360   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell59      3183   8543   2578  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell59      3350  11893   2578  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell69      2852  14746   2578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell69         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 3259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17074
-------------------------------------   ----- 
End-of-path arrival time (ps)           17074
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      9000   9000   3259  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell1   8074  17074   3259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell1         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 6836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -2850
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4   count7cell       1940   1940   4282  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_0  macrocell14      2696   4636   6836  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell14      3350   7986   6836  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell10   3161  11147   6836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 7199p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10124
-------------------------------------   ----- 
End-of-path arrival time (ps)           10124
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1020   1020   7199  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell1    3468   4488   7199  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell1    3350   7838   7199  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell55   2287  10124   7199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 7875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9448
-------------------------------------   ---- 
End-of-path arrival time (ps)           9448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell10   5360   5360   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell68      4088   9448   7875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 8307p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12026
-------------------------------------   ----- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell10   3580   3580   8307  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/main_5          macrocell18      2789   6369   8307  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/q               macrocell18      3350   9719   8307  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/status_6           statusicell6     2308  12026   8307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/clock                         statusicell6        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 8433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11900
-------------------------------------   ----- 
End-of-path arrival time (ps)           11900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4   count7cell     1940   1940   4282  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_0  macrocell14    2696   4636   6836  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell14    3350   7986   6836  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_3    statusicell5   3914  11900   8433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell5        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 8740p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11594
-------------------------------------   ----- 
End-of-path arrival time (ps)           11594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell64    1250   1250   4470  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/main_0  macrocell16    4063   5313   8740  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/q       macrocell16    3350   8663   8740  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_0   statusicell5   2931  11594   8740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell5        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 8785p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8538
-------------------------------------   ---- 
End-of-path arrival time (ps)           8538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell10   5360   5360   2156  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell71      3178   8538   8785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell71         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9480p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q            macrocell64      1250   1250   4470  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell10   4093   5343   9480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 9892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   9892  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_8              macrocell64      3852   7432   9892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 10007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7316
-------------------------------------   ---- 
End-of-path arrival time (ps)           7316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell64   1250   1250   4470  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell68   6066   7316  10007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 10493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   9892  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_8              macrocell65      3251   6831  10493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 10493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell10   3580   3580   9892  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_8              macrocell66      3251   6831  10493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 10495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q            macrocell65      1250   1250   5604  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell10   3078   4328  10495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 10508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               14823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q            macrocell66      1250   1250   5028  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell10   3066   4316  10508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 10687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell66   1250   1250   5028  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_2  macrocell64   5387   6637  10687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 10687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q        macrocell66   1250   1250   5028  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_2  macrocell72   5387   6637  10687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 10737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6587
-------------------------------------   ---- 
End-of-path arrival time (ps)           6587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4123  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_5    macrocell70   4647   6587  10737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 10864p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q           macrocell65   1250   1250   5604  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell68   5210   6460  10864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 10875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   4257  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_7    macrocell70   4509   6449  10875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 10878p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6446
-------------------------------------   ---- 
End-of-path arrival time (ps)           6446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q           macrocell66   1250   1250   5028  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell68   5196   6446  10878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 10891p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6432
-------------------------------------   ---- 
End-of-path arrival time (ps)           6432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4274  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_4    macrocell70   4492   6432  10891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 10896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   4282  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_3    macrocell70   4487   6427  10896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11062p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6630  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_6    macrocell70   4321   6261  11062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_1\/main_0
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 11067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell64   1250   1250   4470  RISE       1
\emFile:Net_1\/main_0          macrocell67   5006   6256  11067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell67         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_22\/main_0
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 11067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell64   1250   1250   4470  RISE       1
\emFile:Net_22\/main_0         macrocell74   5006   6256  11067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell74         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 11157p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1020   1020   7199  RISE       1
\UART_RS485:BUART:rx_state_0\/main_10  macrocell52   5147   6167  11157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_Decoder_old_id_1/clock_0
Path slack     : 11193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                    macrocell30   1250   1250  11193  RISE       1
AMuxHw_Decoder_old_id_1/main_0  macrocell32   4880   6130  11193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell32         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 11193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell30   1250   1250  11193  RISE       1
AMuxHw_Decoder_one_hot_0/main_0  macrocell34   4880   6130  11193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell34         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 11193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell30   1250   1250  11193  RISE       1
AMuxHw_Decoder_one_hot_1/main_0  macrocell35   4880   6130  11193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell35         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile:SPI0:BSPIM:BitCounter\/clock
Path slack     : 11409p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -4060
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               16773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell73   1250   1250  11409  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/enable  count7cell    4114   5364  11409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11466p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q         macrocell64   1250   1250   4470  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_0  macrocell70   4607   5857  11466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 11466p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q          macrocell64   1250   1250   4470  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_0  macrocell73   4607   5857  11466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4123  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_5      macrocell65   3731   5671  11652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4123  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_5      macrocell66   3731   5671  11652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_1\/q
Path End       : \emFile:Net_1\/main_3
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 11693p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell67         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_1\/q       macrocell67   1250   1250  11693  RISE       1
\emFile:Net_1\/main_3  macrocell67   4380   5630  11693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell67         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 11746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell30   1250   1250  11193  RISE       1
AMuxHw_Decoder_one_hot_2/main_0  macrocell36   4328   5578  11746  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell36         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 11746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell30   1250   1250  11193  RISE       1
AMuxHw_Decoder_one_hot_3/main_0  macrocell37   4328   5578  11746  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell37         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : cy_srff_3/main_1
Capture Clock  : cy_srff_3/clock_0
Path slack     : 11746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q      macrocell30   1250   1250  11193  RISE       1
cy_srff_3/main_1  macrocell39   4328   5578  11746  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11790p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   4257  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_7      macrocell65   3594   5534  11790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11790p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   4257  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_7      macrocell66   3594   5534  11790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   4282  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_3      macrocell65   3578   5518  11805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   4282  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_3      macrocell66   3578   5518  11805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11815p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4274  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_4      macrocell65   3568   5508  11815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11815p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4274  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_4      macrocell66   3568   5508  11815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 11869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell32   1250   1250  11869  RISE       1
AMuxHw_Decoder_one_hot_0/main_2  macrocell34   4204   5454  11869  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell34         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 11869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell32   1250   1250  11869  RISE       1
AMuxHw_Decoder_one_hot_1/main_2  macrocell35   4204   5454  11869  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell35         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_1\/main_1
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 11920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell65   1250   1250   5604  RISE       1
\emFile:Net_1\/main_1          macrocell67   4153   5403  11920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell67         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_22\/main_1
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 11920p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5403
-------------------------------------   ---- 
End-of-path arrival time (ps)           5403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell65   1250   1250   5604  RISE       1
\emFile:Net_22\/main_1         macrocell74   4153   5403  11920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell74         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_1\/main_2
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 11931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell66   1250   1250   5028  RISE       1
\emFile:Net_1\/main_2          macrocell67   4142   5392  11931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell67         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_22\/main_2
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 11931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell66   1250   1250   5028  RISE       1
\emFile:Net_22\/main_2         macrocell74   4142   5392  11931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell74         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q         macrocell65   1250   1250   5604  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_1  macrocell70   4132   5382  11941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 11941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q          macrocell65   1250   1250   5604  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_1  macrocell73   4132   5382  11941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 11955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q         macrocell66   1250   1250   5028  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_2  macrocell70   4118   5368  11955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 11955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q          macrocell66   1250   1250   5028  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_2  macrocell73   4118   5368  11955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 11972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6630  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_6      macrocell65   3411   5351  11972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 11972p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6630  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_6      macrocell66   3411   5351  11972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell64   1250   1250   4470  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_0  macrocell65   4063   5313  12010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell64   1250   1250   4470  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_0  macrocell66   4063   5313  12010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 12071p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                  synccell      1020   1020   7199  RISE       1
\UART_RS485:BUART:rx_state_1\/main_6  macrocell51   4232   5252  12071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 12074p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1020   1020   7199  RISE       1
\UART_RS485:BUART:rx_status_3\/main_5  macrocell60   4229   5249  12074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_break_detect\/main_10
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 12074p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                        synccell      1020   1020   7199  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_10  macrocell61   4229   5249  12074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_last\/main_0
Capture Clock  : \UART_RS485:BUART:rx_last\/clock_0
Path slack     : 12074p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out               synccell      1020   1020   7199  RISE       1
\UART_RS485:BUART:rx_last\/main_0  macrocell62   4229   5249  12074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_last\/clock_0                         macrocell62         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_0
Capture Clock  : cy_srff_1/clock_0
Path slack     : 12181p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell43   1250   1250  12181  RISE       1
cy_srff_1/main_0  macrocell43   3892   5142  12181  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell65   1250   1250   5604  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_1  macrocell64   3831   5081  12242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12242p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q        macrocell65   1250   1250   5604  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_1  macrocell72   3831   5081  12242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_22\/q
Path End       : \emFile:Net_22\/main_3
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 12279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell74         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_22\/q       macrocell74   1250   1250  12279  RISE       1
\emFile:Net_22\/main_3  macrocell74   3795   5045  12279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell74         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell32   1250   1250  11869  RISE       1
AMuxHw_Decoder_one_hot_2/main_2  macrocell36   3656   4906  12417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell36         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 12417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell32   1250   1250  11869  RISE       1
AMuxHw_Decoder_one_hot_3/main_2  macrocell37   3656   4906  12417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell37         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 12457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell72   1250   1250   4922  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_9  macrocell65   3616   4866  12457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 12457p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell72   1250   1250   4922  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_9  macrocell66   3616   4866  12457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell31   1250   1250  12573  RISE       1
AMuxHw_Decoder_one_hot_0/main_1  macrocell34   3500   4750  12573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell34         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 12573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell31   1250   1250  12573  RISE       1
AMuxHw_Decoder_one_hot_1/main_1  macrocell35   3500   4750  12573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell35         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5507/main_2
Capture Clock  : Net_5507/clock_0
Path slack     : 12628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12628  RISE       1
Net_5507/main_2                 macrocell38   3675   4695  12628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : Net_5507/main_1
Capture Clock  : Net_5507/clock_0
Path slack     : 12629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  12629  RISE       1
Net_5507/main_1                    macrocell38    2645   4695  12629  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : cy_srff_3/main_0
Capture Clock  : cy_srff_3/clock_0
Path slack     : 12642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  12629  RISE       1
cy_srff_3/main_0                   macrocell39    2632   4682  12642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 12681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                    macrocell31   1250   1250  12573  RISE       1
AMuxHw_Decoder_old_id_0/main_0  macrocell33   3392   4642  12681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 12681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell31   1250   1250  12573  RISE       1
AMuxHw_Decoder_one_hot_2/main_1  macrocell36   3392   4642  12681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell36         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 12681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell31   1250   1250  12573  RISE       1
AMuxHw_Decoder_one_hot_3/main_1  macrocell37   3392   4642  12681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell37         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : cy_srff_3/main_2
Capture Clock  : cy_srff_3/clock_0
Path slack     : 12681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q      macrocell31   1250   1250  12573  RISE       1
cy_srff_3/main_2  macrocell39   3392   4642  12681  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   4282  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_3      macrocell64   2696   4636  12687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940   4282  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_3     macrocell72   2696   4636  12687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4123  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_5      macrocell64   2693   4633  12690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940   4123  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_5     macrocell72   2693   4633  12690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12813p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   4257  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_7      macrocell64   2570   4510  12813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12813p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940   4257  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_7     macrocell72   2570   4510  12813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4274  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_4      macrocell64   2547   4487  12836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940   4274  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_4     macrocell72   2547   4487  12836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 12840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6630  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_6      macrocell64   2543   4483  12840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 12840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940   6630  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_6     macrocell72   2543   4483  12840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12931p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                          synccell        1020   1020   7199  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   3413   4433  12931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_CTRL_EN:Sync:ctrl_reg\/control_1
Path End       : \BLINK_25HZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \BLINK_25HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 12955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_BLINK:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLINK_CTRL_EN:Sync:ctrl_reg\/busclk                        controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\BLINK_CTRL_EN:Sync:ctrl_reg\/control_1    controlcell13   2050   2050  12955  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/main_0  macrocell89     2318   4368  12955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_FF:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 12962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_FF:Sync:ctrl_reg\/busclk                             controlcell8        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\RESET_FF:Sync:ctrl_reg\/control_0  controlcell8   2050   2050  12962  RISE       1
cy_srff_1/main_2                    macrocell43    2312   4362  12962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_CTRL_EN:Sync:ctrl_reg\/control_0
Path End       : \BLINK_05HZ:PWMUDB:runmode_enable\/main_1
Capture Clock  : \BLINK_05HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 12968p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#96000 vs. CLOCK_PWM_BLINK:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BLINK_CTRL_EN:Sync:ctrl_reg\/busclk                        controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\BLINK_CTRL_EN:Sync:ctrl_reg\/control_0    controlcell13   2050   2050  12968  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/main_1  macrocell87     2305   4355  12968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell87         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 13009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell65   1250   1250   5604  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_1  macrocell65   3065   4315  13009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 13009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell65   1250   1250   5604  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_1  macrocell66   3065   4315  13009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 13016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell66   1250   1250   5028  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_2  macrocell65   3058   4308  13016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 13016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell66   1250   1250   5028  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_2  macrocell66   3058   4308  13016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 13075p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell64   1250   1250   4470  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_0  macrocell64   2999   4249  13075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 13075p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q        macrocell64   1250   1250   4470  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_0  macrocell72   2999   4249  13075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell71   1250   1250  13166  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell68   2908   4158  13166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 13279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell33   1250   1250  13279  RISE       1
AMuxHw_Decoder_one_hot_0/main_3  macrocell34   2794   4044  13279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell34         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 13279p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell33   1250   1250  13279  RISE       1
AMuxHw_Decoder_one_hot_1/main_3  macrocell35   2794   4044  13279  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell35         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 13288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell33   1250   1250  13279  RISE       1
AMuxHw_Decoder_one_hot_2/main_3  macrocell36   2785   4035  13288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell36         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 13288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell33   1250   1250  13279  RISE       1
AMuxHw_Decoder_one_hot_3/main_3  macrocell37   2785   4035  13288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell37         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 13306p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_hs_reg\/q       macrocell68   1250   1250  13306  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell68   2768   4018  13306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5507/q
Path End       : Net_5507/main_0
Capture Clock  : Net_5507/clock_0
Path slack     : 13442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5507/q       macrocell38   1250   1250  13442  RISE       1
Net_5507/main_0  macrocell38   2632   3882  13442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 13442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell73   1250   1250  11409  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_3  macrocell73   2632   3882  13442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_1/main_1
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell30   1250   1250  11193  RISE       1
Net_5190_1/main_1  macrocell30   2629   3879  13444  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_0/main_1
Capture Clock  : Net_5190_0/clock_0
Path slack     : 13444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell30   1250   1250  11193  RISE       1
Net_5190_0/main_1  macrocell31   2629   3879  13444  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_1/main_2
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell31   1250   1250  12573  RISE       1
Net_5190_1/main_2  macrocell30   2607   3857  13467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_0/main_2
Capture Clock  : Net_5190_0/clock_0
Path slack     : 13467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell31   1250   1250  12573  RISE       1
Net_5190_0/main_2  macrocell31   2607   3857  13467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/main_0
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12628  RISE       1
Net_5190_1/main_0               macrocell30   2807   3827  13497  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/main_0
Capture Clock  : Net_5190_0/clock_0
Path slack     : 13497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12628  RISE       1
Net_5190_0/main_0               macrocell31   2807   3827  13497  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 13517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell72   1250   1250   4922  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_9  macrocell64   2556   3806  13517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 13517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q       macrocell72   1250   1250   4922  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_8  macrocell72   2556   3806  13517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_3/q
Path End       : cy_srff_3/main_3
Capture Clock  : cy_srff_3/clock_0
Path slack     : 13766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_3/q       macrocell39   1250   1250  13766  RISE       1
cy_srff_3/main_3  macrocell39   2308   3558  13766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:load_cond\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 13769p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:load_cond\/q       macrocell70   1250   1250  13769  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_8  macrocell70   2304   3554  13769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 13975p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3348
-------------------------------------   ---- 
End-of-path arrival time (ps)           3348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1020   1020  13975  RISE       1
cy_srff_1/main_1              macrocell43   2328   3348  13975  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/clk_en
Capture Clock  : Net_5190_1/clock_0
Path slack     : 14949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12628  RISE       1
Net_5190_1/clk_en               macrocell30   2764   3784  14949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell30         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/clk_en
Capture Clock  : Net_5190_0/clock_0
Path slack     : 14949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1020   1020  12628  RISE       1
Net_5190_0/clk_en               macrocell31   2764   3784  14949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 41153p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -5360
--------------------------------------------------   ----- 
End-of-path required time (ps)                       57140

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15987
-------------------------------------   ----- 
End-of-path arrival time (ps)           15987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_3  macrocell10   7708   8958  41153  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell10   3350  12308  41153  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    3679  15987  41153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 44426p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6190
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56310

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11884
-------------------------------------   ----- 
End-of-path arrival time (ps)           11884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                      macrocell47     1250   1250  44426  RISE       1
\UART_RS485:BUART:counter_load_not\/main_1           macrocell7      4373   5623  44426  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell7      3350   8973  44426  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2911  11884  44426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 47812p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_status_3\/main_4  macrocell60   9928  11178  47812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_4
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 47812p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_4  macrocell61   9928  11178  47812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RS485:BUART:sTX:TxSts\/clock
Path slack     : 47816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14184
-------------------------------------   ----- 
End-of-path arrival time (ps)           14184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  47816  RISE       1
\UART_RS485:BUART:tx_status_0\/main_3                 macrocell8      5002   8582  47816  RISE       1
\UART_RS485:BUART:tx_status_0\/q                      macrocell8      3350  11932  47816  RISE       1
\UART_RS485:BUART:sTX:TxSts\/status_0                 statusicell2    2252  14184  47816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 48205p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8285
-------------------------------------   ---- 
End-of-path arrival time (ps)           8285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                macrocell46     1250   1250  45189  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   7035   8285  48205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 48321p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8169
-------------------------------------   ---- 
End-of-path arrival time (ps)           8169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q                macrocell51     1250   1250  42552  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   6919   8169  48321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 48511p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q          macrocell56     1250   1250  46393  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   6729   7979  48511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 48677p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10313
-------------------------------------   ----- 
End-of-path arrival time (ps)           10313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_state_0\/main_4  macrocell52   9063  10313  48677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 48677p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10313
-------------------------------------   ----- 
End-of-path arrival time (ps)           10313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_state_3\/main_4  macrocell54   9063  10313  48677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 49123p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell54   1250   1250  44989  RISE       1
\UART_RS485:BUART:rx_status_3\/main_3  macrocell60   8617   9867  49123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 49123p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell54   1250   1250  44989  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_3  macrocell61   8617   9867  49123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 49170p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell54   1250   1250  44989  RISE       1
\UART_RS485:BUART:rx_state_0\/main_3  macrocell52   8570   9820  49170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49170p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell54   1250   1250  44989  RISE       1
\UART_RS485:BUART:rx_state_3\/main_3  macrocell54   8570   9820  49170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 49231p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell54   1250   1250  44989  RISE       1
\UART_RS485:BUART:rx_state_2\/main_3  macrocell55   8509   9759  49231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 49231p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9759
-------------------------------------   ---- 
End-of-path arrival time (ps)           9759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q               macrocell54   1250   1250  44989  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_2  macrocell57   8509   9759  49231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell57         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 49382p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  46393  RISE       1
\UART_RS485:BUART:rx_state_0\/main_2   macrocell52   8358   9608  49382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 49382p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  46393  RISE       1
\UART_RS485:BUART:rx_state_3\/main_2   macrocell54   8358   9608  49382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 49849p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12151
-------------------------------------   ----- 
End-of-path arrival time (ps)           12151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  49849  RISE       1
\UART_RS485:BUART:rx_status_4\/main_1                 macrocell11     2322   5902  49849  RISE       1
\UART_RS485:BUART:rx_status_4\/q                      macrocell11     3350   9252  49849  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_4                 statusicell3    2899  12151  49849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 49988p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  45061  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   6312   6502  49988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 50088p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8902
-------------------------------------   ---- 
End-of-path arrival time (ps)           8902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell54   1250   1250  44989  RISE       1
\UART_RS485:BUART:rx_state_1\/main_3  macrocell51   7652   8902  50088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 50088p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8902
-------------------------------------   ---- 
End-of-path arrival time (ps)           8902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell54   1250   1250  44989  RISE       1
\UART_RS485:BUART:rx_status_1\/main_3  macrocell58   7652   8902  50088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 50326p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q                macrocell52     1250   1250  46280  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   4914   6164  50326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 50459p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8531
-------------------------------------   ---- 
End-of-path arrival time (ps)           8531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell47   1250   1250  44426  RISE       1
\UART_RS485:BUART:tx_state_2\/main_1  macrocell48   7281   8531  50459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 50626p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q         macrocell54   1250   1250  44989  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_3  macrocell53   7114   8364  50626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 50705p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8285
-------------------------------------   ---- 
End-of-path arrival time (ps)           8285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell48   1250   1250  44731  RISE       1
\UART_RS485:BUART:tx_state_0\/main_4  macrocell47   7035   8285  50705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : Net_6020/main_2
Capture Clock  : Net_6020/clock_0
Path slack     : 50724p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8266
-------------------------------------   ---- 
End-of-path arrival time (ps)           8266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell48   1250   1250  44731  RISE       1
Net_6020/main_2                  macrocell49   7016   8266  50724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 50872p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell51   1250   1250  42552  RISE       1
\UART_RS485:BUART:rx_state_0\/main_0  macrocell52   6868   8118  50872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 50872p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell51   1250   1250  42552  RISE       1
\UART_RS485:BUART:rx_state_3\/main_0  macrocell54   6868   8118  50872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 51006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell51   1250   1250  42552  RISE       1
\UART_RS485:BUART:rx_state_2\/main_0  macrocell55   6734   7984  51006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 51006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q               macrocell51   1250   1250  42552  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_0  macrocell57   6734   7984  51006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell57         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 51022p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q      macrocell47   1250   1250  44426  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_1  macrocell50   6718   7968  51022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 51320p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  46393  RISE       1
\UART_RS485:BUART:rx_state_1\/main_2   macrocell51   6420   7670  51320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 51320p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7670
-------------------------------------   ---- 
End-of-path arrival time (ps)           7670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  46393  RISE       1
\UART_RS485:BUART:rx_status_1\/main_2  macrocell58   6420   7670  51320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 51330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  46393  RISE       1
\UART_RS485:BUART:rx_status_3\/main_2  macrocell60   6410   7660  51330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_2
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 51330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7660
-------------------------------------   ---- 
End-of-path arrival time (ps)           7660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q      macrocell56   1250   1250  46393  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_2  macrocell61   6410   7660  51330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 51471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7519
-------------------------------------   ---- 
End-of-path arrival time (ps)           7519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_state_2\/main_4  macrocell55   6269   7519  51471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 51471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7519
-------------------------------------   ---- 
End-of-path arrival time (ps)           7519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q               macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_3  macrocell57   6269   7519  51471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell57         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 51471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7519
-------------------------------------   ---- 
End-of-path arrival time (ps)           7519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  46393  RISE       1
\UART_RS485:BUART:rx_state_2\/main_2   macrocell55   6269   7519  51471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 51501p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  47816  RISE       1
\UART_RS485:BUART:tx_state_0\/main_3                  macrocell47     3909   7489  51501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : Net_6020/main_0
Capture Clock  : Net_6020/clock_0
Path slack     : 51642p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7348
-------------------------------------   ---- 
End-of-path arrival time (ps)           7348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell46   1250   1250  45189  RISE       1
Net_6020/main_0                  macrocell49   6098   7348  51642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 51680p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell46   1250   1250  45189  RISE       1
\UART_RS485:BUART:tx_state_0\/main_0  macrocell47   6060   7310  51680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:txn\/main_1
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 51681p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell46   1250   1250  45189  RISE       1
\UART_RS485:BUART:txn\/main_1    macrocell45   6059   7309  51681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 51796p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q         macrocell51   1250   1250  42552  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_0  macrocell53   5944   7194  51796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 51920p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell51   1250   1250  42552  RISE       1
\UART_RS485:BUART:rx_status_3\/main_0  macrocell60   5820   7070  51920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_0
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 51920p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell51   1250   1250  42552  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_0  macrocell61   5820   7070  51920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:txn\/main_4
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 51950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell48   1250   1250  44731  RISE       1
\UART_RS485:BUART:txn\/main_4    macrocell45   5790   7040  51950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 51965p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  45061  RISE       1
\UART_RS485:BUART:tx_state_0\/main_2               macrocell47     6835   7025  51965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52029p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q   macrocell56   1250   1250  46393  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_2  macrocell53   5711   6961  52029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:txn\/main_6
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52058p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q  macrocell50   1250   1250  52058  RISE       1
\UART_RS485:BUART:txn\/main_6   macrocell45   5682   6932  52058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 52073p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_state_1\/main_4  macrocell51   5667   6917  52073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52073p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_status_1\/main_4  macrocell58   5667   6917  52073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_status_1\/main_7
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52158p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  47869  RISE       1
\UART_RS485:BUART:rx_status_1\/main_7        macrocell58   4892   6832  52158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 52172p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q      macrocell46   1250   1250  45189  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_0  macrocell50   5568   6818  52172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52360p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6630
-------------------------------------   ---- 
End-of-path arrival time (ps)           6630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell61   1250   1250  47731  RISE       1
\UART_RS485:BUART:rx_state_0\/main_9  macrocell52   5380   6630  52360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RS485:BUART:txn\/main_3
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52378p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  52378  RISE       1
\UART_RS485:BUART:txn\/main_3                macrocell45     2242   6612  52378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52388p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6602
-------------------------------------   ---- 
End-of-path arrival time (ps)           6602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  47869  RISE       1
\UART_RS485:BUART:rx_state_0\/main_7         macrocell52   4662   6602  52388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52388p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6602
-------------------------------------   ---- 
End-of-path arrival time (ps)           6602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  47869  RISE       1
\UART_RS485:BUART:rx_state_3\/main_7         macrocell54   4662   6602  52388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 52416p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -6010
--------------------------------------------------   ----- 
End-of-path required time (ps)                       56490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                macrocell47     1250   1250  44426  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   2824   4074  52416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52539p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  48742  RISE       1
\UART_RS485:BUART:rx_state_0\/main_5         macrocell52   4511   6451  52539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52539p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6451
-------------------------------------   ---- 
End-of-path arrival time (ps)           6451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  48742  RISE       1
\UART_RS485:BUART:rx_state_3\/main_5         macrocell54   4511   6451  52539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52574p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  48783  RISE       1
\UART_RS485:BUART:rx_state_0\/main_8         macrocell52   4476   6416  52574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_3\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52574p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  48783  RISE       1
\UART_RS485:BUART:rx_state_3\/main_8         macrocell54   4476   6416  52574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 52580p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell50   1250   1250  52058  RISE       1
\UART_RS485:BUART:tx_state_0\/main_5  macrocell47   5160   6410  52580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52713p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  49085  RISE       1
\UART_RS485:BUART:rx_state_0\/main_6         macrocell52   4337   6277  52713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52713p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  49085  RISE       1
\UART_RS485:BUART:rx_state_3\/main_6         macrocell54   4337   6277  52713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 52730p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell46   1250   1250  45189  RISE       1
\UART_RS485:BUART:tx_state_2\/main_0  macrocell48   5010   6260  52730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 52815p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell47   1250   1250  44426  RISE       1
\UART_RS485:BUART:tx_state_1\/main_1  macrocell46   4925   6175  52815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 52831p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell52   1250   1250  46280  RISE       1
\UART_RS485:BUART:rx_state_2\/main_1  macrocell55   4909   6159  52831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52831p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q               macrocell52   1250   1250  46280  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_1  macrocell57   4909   6159  52831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell57         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52851p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q         macrocell52   1250   1250  46280  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_1  macrocell53   4889   6139  52851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53031p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q         macrocell55   1250   1250  41153  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_4  macrocell53   4709   5959  53031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 53269p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell61   1250   1250  47731  RISE       1
\UART_RS485:BUART:rx_state_1\/main_5  macrocell51   4471   5721  53269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_9
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53269p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q   macrocell61   1250   1250  47731  RISE       1
\UART_RS485:BUART:rx_status_1\/main_9  macrocell58   4471   5721  53269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_break_detect\/main_7
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  47869  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_7    macrocell61   3743   5683  53307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 53333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell51   1250   1250  42552  RISE       1
\UART_RS485:BUART:rx_state_1\/main_0  macrocell51   4407   5657  53333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell51   1250   1250  42552  RISE       1
\UART_RS485:BUART:rx_status_1\/main_0  macrocell58   4407   5657  53333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 53430p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  45061  RISE       1
\UART_RS485:BUART:tx_state_1\/main_2               macrocell46     5370   5560  53430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_status_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53452p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  48742  RISE       1
\UART_RS485:BUART:rx_status_1\/main_5        macrocell58   3598   5538  53452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_break_detect\/main_5
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53467p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  48742  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_5    macrocell61   3583   5523  53467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_status_1\/main_8
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53490p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  48783  RISE       1
\UART_RS485:BUART:rx_status_1\/main_8        macrocell58   3560   5500  53490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53506p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  47869  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_7       macrocell53   3544   5484  53506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 53574p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell46   1250   1250  45189  RISE       1
\UART_RS485:BUART:tx_state_1\/main_0  macrocell46   4166   5416  53574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_status_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53626p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  49085  RISE       1
\UART_RS485:BUART:rx_status_1\/main_6        macrocell58   3424   5364  53626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_break_detect\/main_8
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53633p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  48783  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_8    macrocell61   3417   5357  53633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_break_detect\/main_6
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53638p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  49085  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_6    macrocell61   3412   5352  53638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 53655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell48   1250   1250  44731  RISE       1
\UART_RS485:BUART:tx_state_1\/main_3  macrocell46   4085   5335  53655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 54079p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell52   1250   1250  46280  RISE       1
\UART_RS485:BUART:rx_status_3\/main_1  macrocell60   3661   4911  54079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_1
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54079p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell52   1250   1250  46280  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_1  macrocell61   3661   4911  54079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54099p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell52   1250   1250  46280  RISE       1
\UART_RS485:BUART:rx_state_1\/main_1  macrocell51   3641   4891  54099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54099p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell52   1250   1250  46280  RISE       1
\UART_RS485:BUART:rx_status_1\/main_1  macrocell58   3641   4891  54099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_9
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54271p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q       macrocell61   1250   1250  47731  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_9  macrocell61   3469   4719  54271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 54325p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell50   1250   1250  52058  RISE       1
\UART_RS485:BUART:tx_state_1\/main_5  macrocell46   3415   4665  54325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 54379p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  48742  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_5       macrocell53   2671   4611  54379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 54420p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  48783  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_8       macrocell53   2630   4570  54420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:txn\/main_5
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54509p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  54509  RISE       1
\UART_RS485:BUART:txn\/main_5                      macrocell45     4291   4481  54509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54618p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell48   1250   1250  44731  RISE       1
\UART_RS485:BUART:tx_state_2\/main_3  macrocell48   3122   4372  54618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 54645p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q      macrocell48   1250   1250  44731  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_3  macrocell50   3095   4345  54645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 54721p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  49085  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_6       macrocell53   2329   4269  54721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54738p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  54738  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_0   macrocell56   2312   4252  54738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54740p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  54740  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_1   macrocell56   2310   4250  54740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 54745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  54745  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_2   macrocell56   2305   4245  54745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell56         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : Net_6020/main_1
Capture Clock  : Net_6020/clock_0
Path slack     : 54919p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell47   1250   1250  44426  RISE       1
Net_6020/main_1                  macrocell49   2821   4071  54919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55111p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell50   1250   1250  52058  RISE       1
\UART_RS485:BUART:tx_state_2\/main_5  macrocell48   2629   3879  55111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell52   1250   1250  46280  RISE       1
\UART_RS485:BUART:rx_state_0\/main_1  macrocell52   2584   3834  55156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 55156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell52   1250   1250  46280  RISE       1
\UART_RS485:BUART:rx_state_3\/main_1  macrocell54   2584   3834  55156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:txn\/main_2
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55207p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell47   1250   1250  44426  RISE       1
\UART_RS485:BUART:txn\/main_2    macrocell45   2533   3783  55207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55209p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell47   1250   1250  44426  RISE       1
\UART_RS485:BUART:tx_state_0\/main_1  macrocell47   2531   3781  55209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55387p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3603
-------------------------------------   ---- 
End-of-path arrival time (ps)           3603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  54509  RISE       1
\UART_RS485:BUART:tx_state_1\/main_4               macrocell46     3413   3603  55387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_load_fifo\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 55501p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       59370

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_load_fifo\/q            macrocell53     1250   1250  51897  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   2619   3869  55501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:txn\/q
Path End       : \UART_RS485:BUART:txn\/main_0
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55505p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:txn\/q       macrocell45   1250   1250  55505  RISE       1
\UART_RS485:BUART:txn\/main_0  macrocell45   2235   3485  55505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 55664p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3326
-------------------------------------   ---- 
End-of-path arrival time (ps)           3326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  45061  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_2                macrocell50     3136   3326  55664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell50         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55677p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3313
-------------------------------------   ---- 
End-of-path arrival time (ps)           3313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  45061  RISE       1
\UART_RS485:BUART:tx_state_2\/main_2               macrocell48     3123   3313  55677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 56186p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  54509  RISE       1
\UART_RS485:BUART:tx_state_2\/main_4               macrocell48     2614   2804  56186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_3\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 58436p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_3\/q       macrocell60    1250   1250  58436  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_3  statusicell3   2314   3564  58436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_1\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 58437p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       62000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_1\/q       macrocell58    1250   1250  58437  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_1  statusicell3   2313   3563  58437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480658p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q            macrocell76      1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell11   9612  10862  480658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 481992p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14498
-------------------------------------   ----- 
End-of-path arrival time (ps)           14498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q            macrocell76   1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_0  macrocell81  13248  14498  481992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_IMU:BSPIM:TxStsReg\/clock
Path slack     : 482081p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17419
-------------------------------------   ----- 
End-of-path arrival time (ps)           17419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q           macrocell76    1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:tx_status_0\/main_0  macrocell21   10505  11755  482081  RISE       1
\SPI_IMU:BSPIM:tx_status_0\/q       macrocell21    3350  15105  482081  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/status_0   statusicell7   2314  17419  482081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/clock                             statusicell7        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_IMU:BSPIM:TxStsReg\/clock
Path slack     : 482113p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17387
-------------------------------------   ----- 
End-of-path arrival time (ps)           17387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4    count7cell     1940   1940  482113  RISE       1
\SPI_IMU:BSPIM:dpcounter_one\/main_0  macrocell20    9785  11725  482113  RISE       1
\SPI_IMU:BSPIM:dpcounter_one\/q       macrocell20    3350  15075  482113  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/status_3     statusicell7   2312  17387  482113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:TxStsReg\/clock                             statusicell7        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_2
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 482278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14212
-------------------------------------   ----- 
End-of-path arrival time (ps)           14212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2   count7cell    1940   1940  482278  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_2  macrocell75  12272  14212  482278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_6
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 482291p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14199
-------------------------------------   ----- 
End-of-path arrival time (ps)           14199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2   count7cell    1940   1940  482278  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_6  macrocell81  12259  14199  482291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_2
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 482305p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14185
-------------------------------------   ----- 
End-of-path arrival time (ps)           14185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q            macrocell78   1250   1250  482305  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_2  macrocell81  12935  14185  482305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_IMU:BSPIM:RxStsReg\/clock
Path slack     : 482461p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                       -500
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17039
-------------------------------------   ----- 
End-of-path arrival time (ps)           17039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell     1940   1940  482113  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/main_0  macrocell23    7551   9491  482461  RISE       1
\SPI_IMU:BSPIM:rx_status_6\/q       macrocell23    3350  12841  482461  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/status_6   statusicell8   4198  17039  482461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:RxStsReg\/clock                             statusicell8        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : Net_1459/main_1
Capture Clock  : Net_1459/clock_0
Path slack     : 482792p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13698
-------------------------------------   ----- 
End-of-path arrival time (ps)           13698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q  macrocell76   1250   1250  480658  RISE       1
Net_1459/main_1            macrocell40  12448  13698  482792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_2
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 483206p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13284
-------------------------------------   ----- 
End-of-path arrival time (ps)           13284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q           macrocell78   1250   1250  482305  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_2  macrocell84  12034  13284  483206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_3
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 483251p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13239
-------------------------------------   ----- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1   count7cell    1940   1940  483251  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_3  macrocell75  11299  13239  483251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_1
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 483281p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13209
-------------------------------------   ----- 
End-of-path arrival time (ps)           13209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3   count7cell    1940   1940  483281  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_1  macrocell75  11269  13209  483281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_3
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 483284p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           13206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb    datapathcell11   5360   5360  483284  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_3  macrocell81      7846  13206  483284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 483712p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q        macrocell76   1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_0  macrocell86  11528  12778  483712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 483754p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12736
-------------------------------------   ----- 
End-of-path arrival time (ps)           12736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q          macrocell78   1250   1250  482305  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_2  macrocell85  11486  12736  483754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_7
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 483805p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12685
-------------------------------------   ----- 
End-of-path arrival time (ps)           12685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1   count7cell    1940   1940  483251  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_7  macrocell81  10745  12685  483805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 483821p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q        macrocell78   1250   1250  482305  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_2  macrocell86  11419  12669  483821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_4
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 483837p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12653
-------------------------------------   ----- 
End-of-path arrival time (ps)           12653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4   count7cell    1940   1940  482113  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_4  macrocell81  10713  12653  483837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_5
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 483844p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12646
-------------------------------------   ----- 
End-of-path arrival time (ps)           12646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3   count7cell    1940   1940  483281  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_5  macrocell81  10706  12646  483844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_0
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 483849p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12641
-------------------------------------   ----- 
End-of-path arrival time (ps)           12641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4   count7cell    1940   1940  482113  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_0  macrocell75  10701  12641  483849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 484166p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12324
-------------------------------------   ----- 
End-of-path arrival time (ps)           12324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q         macrocell78   1250   1250  482305  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_2  macrocell82  11074  12324  484166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_8
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 484889p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11601
-------------------------------------   ----- 
End-of-path arrival time (ps)           11601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0   count7cell    1940   1940  484889  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_8  macrocell81   9661  11601  484889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:load_rx_data\/main_4
Capture Clock  : \SPI_IMU:BSPIM:load_rx_data\/clock_0
Path slack     : 484903p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11587
-------------------------------------   ----- 
End-of-path arrival time (ps)           11587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0   count7cell    1940   1940  484889  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/main_4  macrocell75   9647  11587  484903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : Net_1459/main_3
Capture Clock  : Net_1459/clock_0
Path slack     : 485222p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11268
-------------------------------------   ----- 
End-of-path arrival time (ps)           11268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q  macrocell78   1250   1250  482305  RISE       1
Net_1459/main_3            macrocell40  10018  11268  485222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485304p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q            macrocell77      1250   1250  485304  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell11   4966   6216  485304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 485306p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           11184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell78   1250   1250  482305  RISE       1
\SPI_IMU:BSPIM:state_2\/main_2  macrocell76   9934  11184  485306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 485423p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q            macrocell77   1250   1250  485304  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_1  macrocell81   9817  11067  485423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 485629p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10861
-------------------------------------   ----- 
End-of-path arrival time (ps)           10861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q           macrocell76   1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_0  macrocell80   9611  10861  485629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 486093p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -8480
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q            macrocell78      1250   1250  482305  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell11   4177   5427  486093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:state_1\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 486435p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10055
-------------------------------------   ----- 
End-of-path arrival time (ps)           10055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482113  RISE       1
\SPI_IMU:BSPIM:state_1\/main_3      macrocell77   8115  10055  486435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : Net_1619/main_0
Capture Clock  : Net_1619/clock_0
Path slack     : 486477p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10013
-------------------------------------   ----- 
End-of-path arrival time (ps)           10013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q  macrocell76   1250   1250  480658  RISE       1
Net_1619/main_0            macrocell79   8763  10013  486477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1619/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 486490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell76   1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:state_0\/main_0  macrocell78   8750  10000  486490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 487056p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9434
-------------------------------------   ---- 
End-of-path arrival time (ps)           9434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell78   1250   1250  482305  RISE       1
\SPI_IMU:BSPIM:state_1\/main_2  macrocell77   8184   9434  487056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI_IMU:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 487218p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9272
-------------------------------------   ---- 
End-of-path arrival time (ps)           9272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb        datapathcell11   5360   5360  483284  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/main_0  macrocell83      3912   9272  487218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell83         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 487228p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9262
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/so_comb   datapathcell11   5360   5360  483284  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_3  macrocell80      3902   9262  487228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 487301p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q        macrocell77   1250   1250  485304  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_1  macrocell86   7939   9189  487301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:state_1\/main_4
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 487538p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8952
-------------------------------------   ---- 
End-of-path arrival time (ps)           8952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483281  RISE       1
\SPI_IMU:BSPIM:state_1\/main_4      macrocell77   7012   8952  487538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:state_2\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 487881p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482113  RISE       1
\SPI_IMU:BSPIM:state_2\/main_3      macrocell76   6669   8609  487881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:state_1\/main_6
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 488037p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483251  RISE       1
\SPI_IMU:BSPIM:state_1\/main_6      macrocell77   6513   8453  488037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : Net_1459/main_2
Capture Clock  : Net_1459/clock_0
Path slack     : 488074p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8416
-------------------------------------   ---- 
End-of-path arrival time (ps)           8416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q  macrocell77   1250   1250  485304  RISE       1
Net_1459/main_2            macrocell40   7166   8416  488074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 488448p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482113  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_3    macrocell82   6102   8042  488448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_3
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 488581p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482113  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_3  macrocell84   5969   7909  488581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_2\/main_8
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 488956p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  488956  RISE       1
\SPI_IMU:BSPIM:state_2\/main_8              macrocell76      3954   7534  488956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_8
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 488957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  488956  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_8          macrocell84      3953   7533  488957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_0\/main_3
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 489041p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  488956  RISE       1
\SPI_IMU:BSPIM:state_0\/main_3              macrocell78      3869   7449  489041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_4
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 489152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7338
-------------------------------------   ---- 
End-of-path arrival time (ps)           7338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482113  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_3   macrocell85   5398   7338  489152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:load_rx_data\/q
Path End       : \SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_IMU:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489252p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -2850
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   497150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7898
-------------------------------------   ---- 
End-of-path arrival time (ps)           7898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_rx_data\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                           model name      delay     AT   slack  edge  Fanout
---------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:load_rx_data\/q     macrocell75      1250   1250  489252  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/f1_load  datapathcell11   6648   7898  489252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : Net_1619/main_1
Capture Clock  : Net_1619/clock_0
Path slack     : 489396p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7094
-------------------------------------   ---- 
End-of-path arrival time (ps)           7094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q  macrocell77   1250   1250  485304  RISE       1
Net_1619/main_1            macrocell79   5844   7094  489396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1619/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 489415p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell77   1250   1250  485304  RISE       1
\SPI_IMU:BSPIM:state_0\/main_1  macrocell78   5825   7075  489415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:state_1\/main_7
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 489523p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484889  RISE       1
\SPI_IMU:BSPIM:state_1\/main_7      macrocell77   5027   6967  489523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 489726p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q           macrocell77   1250   1250  485304  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_1  macrocell80   5514   6764  489726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:state_2\/main_4
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 489955p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483281  RISE       1
\SPI_IMU:BSPIM:state_2\/main_4      macrocell76   4595   6535  489955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_4
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 489959p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483281  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_4  macrocell84   4591   6531  489959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_IMU:BSPIM:state_1\/main_8
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 490025p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:sR8:Dp:u0\/clock                            datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  488956  RISE       1
\SPI_IMU:BSPIM:state_1\/main_8              macrocell77      2885   6465  490025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 490037p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484889  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_7   macrocell85   4513   6453  490037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490041p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484889  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_7    macrocell82   4509   6449  490041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 490157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483281  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_4   macrocell85   4393   6333  490157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_3
Path End       : \SPI_IMU:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490157p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483281  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_4    macrocell82   4393   6333  490157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490285p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6205
-------------------------------------   ---- 
End-of-path arrival time (ps)           6205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q         macrocell77   1250   1250  485304  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_1  macrocell82   4955   6205  490285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 490294p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell76   1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:state_2\/main_0  macrocell76   4946   6196  490294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_1
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 490302p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q           macrocell77   1250   1250  485304  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_1  macrocell84   4938   6188  490302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:state_1\/main_5
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 490333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  482278  RISE       1
\SPI_IMU:BSPIM:state_1\/main_5      macrocell77   4217   6157  490333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_0
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 490350p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q       macrocell76   1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:state_1\/main_0  macrocell77   4890   6140  490350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_9
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 490439p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6051
-------------------------------------   ---- 
End-of-path arrival time (ps)           6051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q   macrocell84   1250   1250  490439  RISE       1
\SPI_IMU:BSPIM:state_2\/main_9  macrocell76   4801   6051  490439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_7
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 490622p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484889  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_7  macrocell84   3928   5868  490622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_0
Path End       : \SPI_IMU:BSPIM:state_2\/main_7
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 490623p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484889  RISE       1
\SPI_IMU:BSPIM:state_2\/main_7      macrocell76   3927   5867  490623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 490846p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q         macrocell76   1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_0  macrocell82   4394   5644  490846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 490994p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q      macrocell84   1250   1250  490439  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_8  macrocell85   4246   5496  490994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491027p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q          macrocell77   1250   1250  485304  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_1  macrocell85   4213   5463  491027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_2\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 491044p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell77   1250   1250  485304  RISE       1
\SPI_IMU:BSPIM:state_2\/main_1  macrocell76   4196   5446  491044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 491069p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q           macrocell78   1250   1250  482305  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_2  macrocell80   4171   5421  491069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:state_2\/main_6
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 491135p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483251  RISE       1
\SPI_IMU:BSPIM:state_2\/main_6      macrocell76   3415   5355  491135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 491145p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5345
-------------------------------------   ---- 
End-of-path arrival time (ps)           5345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483251  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_6    macrocell82   3405   5345  491145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491146p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483251  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_6   macrocell85   3404   5344  491146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_9
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 491179p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q   macrocell84   1250   1250  490439  RISE       1
\SPI_IMU:BSPIM:state_1\/main_9  macrocell77   4061   5311  491179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491258p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q          macrocell76   1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_0  macrocell85   3982   5232  491258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_5
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491258p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  482278  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_5  macrocell84   3292   5232  491258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 491263p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  482278  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_5   macrocell85   3287   5227  491263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:state_2\/main_5
Capture Clock  : \SPI_IMU:BSPIM:state_2\/clock_0
Path slack     : 491282p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  482278  RISE       1
\SPI_IMU:BSPIM:state_2\/main_5      macrocell76   3268   5208  491282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_2
Path End       : \SPI_IMU:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 491292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_2  count7cell    1940   1940  482278  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_5    macrocell82   3258   5198  491292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:BitCounter\/count_1
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_6
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491406p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483251  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_6  macrocell84   3144   5084  491406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:is_spi_done\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_9
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491407p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:is_spi_done\/q       macrocell84   1250   1250  490439  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_9  macrocell84   3833   5083  491407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_1\/q
Path End       : \SPI_IMU:BSPIM:state_1\/main_1
Capture Clock  : \SPI_IMU:BSPIM:state_1\/clock_0
Path slack     : 491437p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_1\/q       macrocell77   1250   1250  485304  RISE       1
\SPI_IMU:BSPIM:state_1\/main_1  macrocell77   3803   5053  491437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1619/q
Path End       : Net_1619/main_3
Capture Clock  : Net_1619/clock_0
Path slack     : 491623p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1619/clock_0                                           macrocell79         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1619/q       macrocell79   1250   1250  491623  RISE       1
Net_1619/main_3  macrocell79   3617   4867  491623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1619/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1459/q
Path End       : Net_1459/main_0
Capture Clock  : Net_1459/clock_0
Path slack     : 491755p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1459/q       macrocell40   1250   1250  491755  RISE       1
Net_1459/main_0  macrocell40   3485   4735  491755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1459/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_2\/q
Path End       : \SPI_IMU:BSPIM:is_spi_done\/main_0
Capture Clock  : \SPI_IMU:BSPIM:is_spi_done\/clock_0
Path slack     : 491826p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_2\/q           macrocell76   1250   1250  480658  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/main_0  macrocell84   3414   4664  491826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:is_spi_done\/clock_0                        macrocell84         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:ld_ident\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_10
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 492023p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:ld_ident\/q            macrocell86   1250   1250  492023  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_10  macrocell81   3217   4467  492023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:cnt_enable\/q
Path End       : \SPI_IMU:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_IMU:BSPIM:BitCounter\/clock
Path slack     : 492091p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -4060
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:cnt_enable\/q       macrocell85   1250   1250  492091  RISE       1
\SPI_IMU:BSPIM:BitCounter\/enable  count7cell    2599   3849  492091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : \SPI_IMU:BSPIM:state_0\/main_2
Capture Clock  : \SPI_IMU:BSPIM:state_0\/clock_0
Path slack     : 492154p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q       macrocell78   1250   1250  482305  RISE       1
\SPI_IMU:BSPIM:state_0\/main_2  macrocell78   3086   4336  492154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:state_0\/q
Path End       : Net_1619/main_2
Capture Clock  : Net_1619/clock_0
Path slack     : 492300p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:state_0\/q  macrocell78   1250   1250  482305  RISE       1
Net_1619/main_2            macrocell79   2940   4190  492300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1619/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:cnt_enable\/q
Path End       : \SPI_IMU:BSPIM:cnt_enable\/main_9
Capture Clock  : \SPI_IMU:BSPIM:cnt_enable\/clock_0
Path slack     : 492653p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:cnt_enable\/q       macrocell85   1250   1250  492091  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/main_9  macrocell85   2587   3837  492653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:cnt_enable\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:mosi_hs_reg\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 492659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:mosi_hs_reg\/q       macrocell80   1250   1250  492659  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_4  macrocell80   2581   3831  492659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:ld_ident\/q
Path End       : \SPI_IMU:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_IMU:BSPIM:ld_ident\/clock_0
Path slack     : 492943p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:ld_ident\/q       macrocell86   1250   1250  492023  RISE       1
\SPI_IMU:BSPIM:ld_ident\/main_3  macrocell86   2297   3547  492943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:ld_ident\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:mosi_pre_reg\/q
Path End       : \SPI_IMU:BSPIM:mosi_pre_reg\/main_9
Capture Clock  : \SPI_IMU:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 492948p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:mosi_pre_reg\/q       macrocell81   1250   1250  492948  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/main_9  macrocell81   2292   3542  492948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_pre_reg\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPI_IMU:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPI_IMU:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 492950p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:mosi_from_dp_reg\/q  macrocell83   1250   1250  492950  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/main_5  macrocell80   2290   3540  492950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:mosi_hs_reg\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_IMU:BSPIM:load_cond\/q
Path End       : \SPI_IMU:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_IMU:BSPIM:load_cond\/clock_0
Path slack     : 492958p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (SPI_IMU_IntClock:R#1 vs. SPI_IMU_IntClock:R#2)   500000
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_IMU:BSPIM:load_cond\/q       macrocell82   1250   1250  492958  RISE       1
\SPI_IMU:BSPIM:load_cond\/main_8  macrocell82   2282   3532  492958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPI_IMU:BSPIM:load_cond\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 652858p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   666667
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell41     1250   1250  652858  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   6499   7749  652858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_2993/main_0
Capture Clock  : Net_2993/clock_0
Path slack     : 655416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7740
-------------------------------------   ---- 
End-of-path arrival time (ps)           7740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell41   1250   1250  652858  RISE       1
Net_2993/main_0                       macrocell42   6490   7740  655416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2993/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 656018p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   666667
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  656018  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2298   4588  656018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2993/main_2
Capture Clock  : Net_2993/clock_0
Path slack     : 658357p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  658357  RISE       1
Net_2993/main_2                            macrocell42     2290   4800  658357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2993/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_2993/main_1
Capture Clock  : Net_2993/clock_0
Path slack     : 658563p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   2300   2300  658563  RISE       1
Net_2993/main_1                            macrocell42     2294   4594  658563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2993/clock_0                                           macrocell42         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_MOTORS:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_MOTORS:PWMUDB:runmode_enable\/clock_0
Path slack     : 659619p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   666667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/clock                  controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  659619  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/main_0      macrocell41    2328   3538  659619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell41         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979085p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16685
-------------------------------------   ----- 
End-of-path arrival time (ps)           16685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3545   8255  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  13385  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  13385  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell3   3300  16685  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell4      0  16685  979085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 982385p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13385
-------------------------------------   ----- 
End-of-path arrival time (ps)           13385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3545   8255  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell2   5130  13385  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell3      0  13385  982385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 985381p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3849   8559  985381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 985685p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3545   8255  985685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \MY_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986178p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13322
-------------------------------------   ----- 
End-of-path arrival time (ps)           13322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  979085  RISE       1
\MY_TIMER:TimerUDB:status_tc\/main_1         macrocell5      2937   7647  986178  RISE       1
\MY_TIMER:TimerUDB:status_tc\/q              macrocell5      3350  10997  986178  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2326  13322  986178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986307p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  979085  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   2923   7633  986307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 987697p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell9        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9    1210   1210  982866  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell4   5033   6243  987697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 989196p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell9        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9    1210   1210  982866  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell3   3534   4744  989196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 989466p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell9        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9    1210   1210  982866  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   3264   4474  989466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999984344p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -4230
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT       slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2796   6296  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  11426  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  11426  1999984344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell13      0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999987633p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6307
-------------------------------------   ---- 
End-of-path arrival time (ps)           6307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT       slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   2807   6307  1999987633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell13      0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1999987644p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT       slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  1999984344  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2796   6296  1999987644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:runmode_enable\/q
Path End       : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1999987788p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                    model name      delay     AT       slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:runmode_enable\/q        macrocell89      1250   1250  1999987788  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell14   4902   6152  1999987788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell14      0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 1999989342p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell14      0      0  RISE       1

Data path
pin name                                    model name      delay     AT       slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell14   2290   2290  1999989342  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell14   2308   4598  1999989342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell14      0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_7667/main_2
Capture Clock  : Net_7667/clock_0
Path slack     : 1999989565p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT       slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  1999989565  RISE       1
Net_7667/main_2                            macrocell90      4415   6925  1999989565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_7667/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:runmode_enable\/q
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1999989620p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell87         0      0  RISE       1

Data path
pin name                                     model name      delay     AT       slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:runmode_enable\/q         macrocell87      1250   1250  1999986320  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   3070   4320  1999989620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:runmode_enable\/q
Path End       : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1999989741p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -6060
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell87         0      0  RISE       1

Data path
pin name                                     model name      delay     AT       slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:runmode_enable\/q         macrocell87      1250   1250  1999986320  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   2949   4199  1999989741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell13      0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_7667/main_1
Capture Clock  : Net_7667/clock_0
Path slack     : 1999989765p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT       slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell14   2300   2300  1999989765  RISE       1
Net_7667/main_1                            macrocell90      4425   6725  1999989765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_7667/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_5579/main_2
Capture Clock  : Net_5579/clock_0
Path slack     : 1999990414p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT       slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  1999990414  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  1999990414  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  1999990414  RISE       1
Net_5579/main_2                             macrocell88      2326   6076  1999990414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_5579/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_5579/main_1
Capture Clock  : Net_5579/clock_0
Path slack     : 1999990654p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT       slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell12   1240   1240  1999990654  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell13      0   1240  1999990654  RISE       1
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell13   2270   3510  1999990654  RISE       1
Net_5579/main_1                             macrocell88      2326   5836  1999990654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_5579/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \BLINK_25HZ:PWMUDB:runmode_enable\/main_1
Capture Clock  : \BLINK_25HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 1999991591p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\/clock                  controlcell14       0      0  RISE       1

Data path
pin name                                       model name     delay     AT       slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\/control_7  controlcell14   1210   1210  1999991591  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/main_1      macrocell89     3689   4899  1999991591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:runmode_enable\/q
Path End       : Net_5579/main_0
Capture Clock  : Net_5579/clock_0
Path slack     : 1999992175p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT       slack  edge  Fanout
------------------------------------  -----------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:runmode_enable\/q  macrocell87   1250   1250  1999986320  RISE       1
Net_5579/main_0                       macrocell88   3065   4315  1999992175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_5579/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_05HZ:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \BLINK_05HZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \BLINK_05HZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 1999992434p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\/clock                  controlcell11       0      0  RISE       1

Data path
pin name                                       model name     delay     AT       slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ----------  ----  ------
\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   1210   1210  1999992434  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/main_0      macrocell87     2846   4056  1999992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_05HZ:PWMUDB:runmode_enable\/clock_0                 macrocell87         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLINK_25HZ:PWMUDB:runmode_enable\/q
Path End       : Net_7667/main_0
Capture Clock  : Net_7667/clock_0
Path slack     : 1999992621p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CLOCK_PWM_BLINK:R#1 vs. CLOCK_PWM_BLINK:R#2)   2000000000
- Setup time                                                        -3510
------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                 1999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\BLINK_25HZ:PWMUDB:runmode_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT       slack  edge  Fanout
------------------------------------  -----------  -----  -----  ----------  ----  ------
\BLINK_25HZ:PWMUDB:runmode_enable\/q  macrocell89   1250   1250  1999987788  RISE       1
Net_7667/main_0                       macrocell90   2619   3869  1999992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_7667/clock_0                                           macrocell90         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19999984013p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (counter_cyc_clk:R#1 vs. counter_cyc_clk:R#2)   20000000000
- Setup time                                                         -4230
------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                 19999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT        slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----------  ----  ------
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   3127   6627  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell8   5130  11757  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell9      0  11757  19999984013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \CYCLES_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \CYCLES_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 19999987275p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (counter_cyc_clk:R#1 vs. counter_cyc_clk:R#2)   20000000000
- Setup time                                                          -500
------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                 19999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12225
-------------------------------------   ----- 
End-of-path arrival time (ps)           12225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT        slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----------  ----  ------
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell8    760    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell9      0    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell9   2740   3500  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:status_tc\/main_1         macrocell13     3127   6627  19999987275  RISE       1
\CYCLES_TIMER:TimerUDB:status_tc\/q              macrocell13     3350   9977  19999987275  RISE       1
\CYCLES_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2248  12225  19999987275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell4        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 19999987313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (counter_cyc_clk:R#1 vs. counter_cyc_clk:R#2)   20000000000
- Setup time                                                         -6060
------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                 19999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT        slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----------  ----  ------
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell8   3127   6627  19999987313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19999987321p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (counter_cyc_clk:R#1 vs. counter_cyc_clk:R#2)   20000000000
- Setup time                                                         -6060
------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                 19999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT        slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----------  ----  ------
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell8    760    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell9      0    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell9   2740   3500  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell9   3119   6619  19999987321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 19999989572p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (counter_cyc_clk:R#1 vs. counter_cyc_clk:R#2)   20000000000
- Setup time                                                         -6060
------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                 19999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell10       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT        slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----------  ----  ------
\CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  19999986272  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell8   3158   4368  19999989572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19999989575p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (counter_cyc_clk:R#1 vs. counter_cyc_clk:R#2)   20000000000
- Setup time                                                         -6060
------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                 19999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell10       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT        slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----------  ----  ------
\CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  19999986272  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell9   3155   4365  19999989575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/clock              datapathcell9       0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_345/main_1
Capture Clock  : Net_345/clock_0
Path slack     : 19999989854p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (counter_cyc_clk:R#1 vs. counter_cyc_clk:R#2)   20000000000
- Setup time                                                         -3510
------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                 19999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT        slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----------  ----  ------
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell8    760    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell9      0    760  19999984013  RISE       1
\CYCLES_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell9   2740   3500  19999984013  RISE       1
Net_345/main_1                                   macrocell63     3136   6636  19999989854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_345/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_345/main_0
Capture Clock  : Net_345/clock_0
Path slack     : 19999992106p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (counter_cyc_clk:R#1 vs. counter_cyc_clk:R#2)   20000000000
- Setup time                                                         -3510
------------------------------------------------------------   ----------- 
End-of-path required time (ps)                                 19999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell10       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT        slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----------  ----  ------
\CYCLES_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  19999986272  RISE       1
Net_345/main_0                                              macrocell63     3174   4384  19999992106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_345/clock_0                                            macrocell63         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

