Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sat Feb  1 17:43:14 2020
| Host         : home-debian-1 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.639        0.000                      0                  249        0.151        0.000                      0                  249        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.639        0.000                      0                  249        0.151        0.000                      0                  249        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 highTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.458ns (31.363%)  route 3.191ns (68.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.538     5.089    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  highTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  highTime_reg[2]/Q
                         net (fo=2, routed)           0.949     6.557    highTime_reg_n_0_[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  lowTime[15]_i_18/O
                         net (fo=1, routed)           0.000     6.681    lowTime[15]_i_18_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  lowTime_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.231    lowTime_reg[15]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  lowTime_reg[15]_i_2/CO[3]
                         net (fo=3, routed)           1.303     8.648    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.800 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.738    counter
    SLICE_X32Y78         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.420    14.791    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X32Y78         FDRE (Setup_fdre_C_R)       -0.653    14.377    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 highTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.458ns (31.363%)  route 3.191ns (68.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.538     5.089    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  highTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  highTime_reg[2]/Q
                         net (fo=2, routed)           0.949     6.557    highTime_reg_n_0_[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  lowTime[15]_i_18/O
                         net (fo=1, routed)           0.000     6.681    lowTime[15]_i_18_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  lowTime_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.231    lowTime_reg[15]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  lowTime_reg[15]_i_2/CO[3]
                         net (fo=3, routed)           1.303     8.648    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.800 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.738    counter
    SLICE_X32Y78         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.420    14.791    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X32Y78         FDRE (Setup_fdre_C_R)       -0.653    14.377    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 highTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.458ns (31.363%)  route 3.191ns (68.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.538     5.089    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  highTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  highTime_reg[2]/Q
                         net (fo=2, routed)           0.949     6.557    highTime_reg_n_0_[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  lowTime[15]_i_18/O
                         net (fo=1, routed)           0.000     6.681    lowTime[15]_i_18_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  lowTime_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.231    lowTime_reg[15]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  lowTime_reg[15]_i_2/CO[3]
                         net (fo=3, routed)           1.303     8.648    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.800 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.738    counter
    SLICE_X32Y78         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.420    14.791    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X32Y78         FDRE (Setup_fdre_C_R)       -0.653    14.377    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 highTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.458ns (31.363%)  route 3.191ns (68.637%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.538     5.089    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  highTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  highTime_reg[2]/Q
                         net (fo=2, routed)           0.949     6.557    highTime_reg_n_0_[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  lowTime[15]_i_18/O
                         net (fo=1, routed)           0.000     6.681    lowTime[15]_i_18_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  lowTime_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.231    lowTime_reg[15]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  lowTime_reg[15]_i_2/CO[3]
                         net (fo=3, routed)           1.303     8.648    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.800 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.938     9.738    counter
    SLICE_X32Y78         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.420    14.791    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X32Y78         FDRE (Setup_fdre_C_R)       -0.653    14.377    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 highTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.458ns (32.850%)  route 2.980ns (67.150%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.538     5.089    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  highTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  highTime_reg[2]/Q
                         net (fo=2, routed)           0.949     6.557    highTime_reg_n_0_[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  lowTime[15]_i_18/O
                         net (fo=1, routed)           0.000     6.681    lowTime[15]_i_18_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  lowTime_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.231    lowTime_reg[15]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  lowTime_reg[15]_i_2/CO[3]
                         net (fo=3, routed)           1.303     8.648    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.800 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.728     9.528    counter
    SLICE_X32Y75         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.653    14.372    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 highTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.458ns (32.850%)  route 2.980ns (67.150%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.538     5.089    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  highTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  highTime_reg[2]/Q
                         net (fo=2, routed)           0.949     6.557    highTime_reg_n_0_[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  lowTime[15]_i_18/O
                         net (fo=1, routed)           0.000     6.681    lowTime[15]_i_18_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  lowTime_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.231    lowTime_reg[15]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  lowTime_reg[15]_i_2/CO[3]
                         net (fo=3, routed)           1.303     8.648    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.800 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.728     9.528    counter
    SLICE_X32Y75         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.653    14.372    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 highTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.458ns (32.850%)  route 2.980ns (67.150%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.538     5.089    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  highTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  highTime_reg[2]/Q
                         net (fo=2, routed)           0.949     6.557    highTime_reg_n_0_[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  lowTime[15]_i_18/O
                         net (fo=1, routed)           0.000     6.681    lowTime[15]_i_18_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  lowTime_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.231    lowTime_reg[15]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  lowTime_reg[15]_i_2/CO[3]
                         net (fo=3, routed)           1.303     8.648    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.800 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.728     9.528    counter
    SLICE_X32Y75         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.653    14.372    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 highTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.458ns (32.850%)  route 2.980ns (67.150%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.538     5.089    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  highTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  highTime_reg[2]/Q
                         net (fo=2, routed)           0.949     6.557    highTime_reg_n_0_[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  lowTime[15]_i_18/O
                         net (fo=1, routed)           0.000     6.681    lowTime[15]_i_18_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  lowTime_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.231    lowTime_reg[15]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  lowTime_reg[15]_i_2/CO[3]
                         net (fo=3, routed)           1.303     8.648    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.800 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.728     9.528    counter
    SLICE_X32Y75         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.415    14.786    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X32Y75         FDRE (Setup_fdre_C_R)       -0.653    14.372    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 highTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.458ns (33.454%)  route 2.900ns (66.546%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.538     5.089    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  highTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  highTime_reg[2]/Q
                         net (fo=2, routed)           0.949     6.557    highTime_reg_n_0_[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  lowTime[15]_i_18/O
                         net (fo=1, routed)           0.000     6.681    lowTime[15]_i_18_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  lowTime_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.231    lowTime_reg[15]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  lowTime_reg[15]_i_2/CO[3]
                         net (fo=3, routed)           1.303     8.648    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.800 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.648     9.448    counter
    SLICE_X32Y77         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.418    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X32Y77         FDRE (Setup_fdre_C_R)       -0.653    14.375    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 highTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.458ns (33.454%)  route 2.900ns (66.546%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.538     5.089    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  highTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  highTime_reg[2]/Q
                         net (fo=2, routed)           0.949     6.557    highTime_reg_n_0_[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  lowTime[15]_i_18/O
                         net (fo=1, routed)           0.000     6.681    lowTime[15]_i_18_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  lowTime_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.231    lowTime_reg[15]_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  lowTime_reg[15]_i_2/CO[3]
                         net (fo=3, routed)           1.303     8.648    counter2
    SLICE_X30Y75         LUT4 (Prop_lut4_I2_O)        0.152     8.800 r  counter[0]_i_1/O
                         net (fo=16, routed)          0.648     9.448    counter
    SLICE_X32Y77         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.418    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X32Y77         FDRE (Setup_fdre_C_R)       -0.653    14.375    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  4.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dividerReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  dividerReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dividerReg_reg[2]/Q
                         net (fo=5, routed)           0.099     1.713    dividerReg_reg_n_0_[2]
    SLICE_X14Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.758 r  dividerReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.758    dividerReg0[4]
    SLICE_X14Y61         FDRE                                         r  dividerReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  dividerReg_reg[4]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.121     1.607    dividerReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dividerReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dividerReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.560     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  dividerReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dividerReg_reg[2]/Q
                         net (fo=5, routed)           0.101     1.715    dividerReg_reg_n_0_[2]
    SLICE_X14Y61         LUT4 (Prop_lut4_I2_O)        0.045     1.760 r  dividerReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.760    dividerReg0[3]
    SLICE_X14Y61         FDRE                                         r  dividerReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.830     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  dividerReg_reg[3]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.120     1.606    dividerReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tmpAdc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowDuration_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.049%)  route 0.115ns (44.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.546     1.459    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  tmpAdc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  tmpAdc_reg[6]/Q
                         net (fo=2, routed)           0.115     1.716    tmpAdc[6]
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.812     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  lowDuration_reg[6]/C
                         clock pessimism             -0.478     1.492    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.063     1.555    lowDuration_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 lowDuration_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowTime_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.549     1.462    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  lowDuration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  lowDuration_reg[2]/Q
                         net (fo=1, routed)           0.099     1.703    lowDuration[2]
    SLICE_X33Y76         FDRE                                         r  lowTime_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.812     1.971    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y76         FDRE                                         r  lowTime_reg[2]/C
                         clock pessimism             -0.497     1.473    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.066     1.539    lowTime_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 highDuration_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highTime_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.547     1.460    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  highDuration_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  highDuration_reg[6]/Q
                         net (fo=1, routed)           0.110     1.711    highDuration[6]
    SLICE_X31Y75         FDRE                                         r  highTime_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  highTime_reg[6]/C
                         clock pessimism             -0.497     1.472    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.072     1.544    highTime_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 highDuration_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highTime_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.547     1.460    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  highDuration_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  highDuration_reg[5]/Q
                         net (fo=1, routed)           0.110     1.711    highDuration[5]
    SLICE_X31Y75         FDRE                                         r  highTime_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  highTime_reg[5]/C
                         clock pessimism             -0.497     1.472    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.070     1.542    highTime_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 highDuration_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highTime_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.547     1.460    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  highDuration_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  highDuration_reg[1]/Q
                         net (fo=1, routed)           0.110     1.711    highDuration[1]
    SLICE_X31Y75         FDRE                                         r  highTime_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.811     1.970    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  highTime_reg[1]/C
                         clock pessimism             -0.497     1.472    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.066     1.538    highTime_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lowDuration_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (59.956%)  route 0.094ns (40.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.549     1.462    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  lowDuration_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  lowDuration_reg[12]/Q
                         net (fo=1, routed)           0.094     1.698    lowDuration[12]
    SLICE_X33Y78         FDRE                                         r  lowTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.816     1.974    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  lowTime_reg[12]/C
                         clock pessimism             -0.497     1.476    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.047     1.523    lowTime_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 lowDuration_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lowTime_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.549     1.462    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  lowDuration_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  lowDuration_reg[11]/Q
                         net (fo=1, routed)           0.096     1.700    lowDuration[11]
    SLICE_X33Y78         FDRE                                         r  lowTime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.816     1.974    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  lowTime_reg[11]/C
                         clock pessimism             -0.497     1.476    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.047     1.523    lowTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 highDuration_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            highTime_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.549     1.462    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y78         FDRE                                         r  highDuration_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  highDuration_reg[15]/Q
                         net (fo=1, routed)           0.110     1.736    highDuration[15]
    SLICE_X31Y79         FDRE                                         r  highTime_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.817     1.975    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  highTime_reg[15]/C
                         clock pessimism             -0.497     1.477    
    SLICE_X31Y79         FDRE (Hold_fdre_C_D)         0.070     1.547    highTime_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       xadc/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75    Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75    _ready_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y75    counter_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y77    counter_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y77    counter_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y78    counter_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y78    counter_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y78    counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75    Address_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75    _ready_reg/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y75    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y77    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y77    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y78    counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y78    counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y78    counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y78    counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y75    counter_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75    Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75    _ready_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y77    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y77    counter_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y76    counter_reg[4]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y76    counter_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y76    counter_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y76    counter_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y77    counter_reg[8]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y77    counter_reg[9]/C



