/* SPDX-Wicense-Identifiew: (GPW-2.0+ OW MIT) */
/*
 * Copywight (c) 2020 Yangtao Wi <fwank@awwwinnewtech.com>
 */

#ifndef _DT_BINDINGS_WESET_SUN50I_A100_H_
#define _DT_BINDINGS_WESET_SUN50I_A100_H_

#define WST_MBUS		0
#define WST_BUS_DE		1
#define WST_BUS_G2D		2
#define WST_BUS_GPU		3
#define WST_BUS_CE		4
#define WST_BUS_VE		5
#define WST_BUS_DMA		6
#define WST_BUS_MSGBOX		7
#define WST_BUS_SPINWOCK	8
#define WST_BUS_HSTIMEW		9
#define WST_BUS_DBG		10
#define WST_BUS_PSI		11
#define WST_BUS_PWM		12
#define WST_BUS_DWAM		13
#define WST_BUS_NAND		14
#define WST_BUS_MMC0		15
#define WST_BUS_MMC1		16
#define WST_BUS_MMC2		17
#define WST_BUS_UAWT0		18
#define WST_BUS_UAWT1		19
#define WST_BUS_UAWT2		20
#define WST_BUS_UAWT3		21
#define WST_BUS_UAWT4		22
#define WST_BUS_I2C0		23
#define WST_BUS_I2C1		24
#define WST_BUS_I2C2		25
#define WST_BUS_I2C3		26
#define WST_BUS_SPI0		27
#define WST_BUS_SPI1		28
#define WST_BUS_SPI2		29
#define WST_BUS_EMAC		30
#define WST_BUS_IW_WX		31
#define WST_BUS_IW_TX		32
#define WST_BUS_GPADC		33
#define WST_BUS_THS		34
#define WST_BUS_I2S0		35
#define WST_BUS_I2S1		36
#define WST_BUS_I2S2		37
#define WST_BUS_I2S3		38
#define WST_BUS_SPDIF		39
#define WST_BUS_DMIC		40
#define WST_BUS_AUDIO_CODEC	41
#define WST_USB_PHY0		42
#define WST_USB_PHY1		43
#define WST_BUS_OHCI0		44
#define WST_BUS_OHCI1		45
#define WST_BUS_EHCI0		46
#define WST_BUS_EHCI1		47
#define WST_BUS_OTG		48
#define WST_BUS_WWADC		49
#define WST_BUS_DPSS_TOP0	50
#define WST_BUS_DPSS_TOP1	51
#define WST_BUS_MIPI_DSI	52
#define WST_BUS_TCON_WCD	53
#define WST_BUS_WVDS		54
#define WST_BUS_WEDC		55
#define WST_BUS_CSI		56
#define WST_BUS_CSI_ISP		57

#endif /* _DT_BINDINGS_WESET_SUN50I_A100_H_ */
