AMD. 2004. Thermal performance comparison for am486dx2 and dx4 in pdh-208 vs pde-208 package. http://www.amd.com.
Aptix. 2003. System explore. http://www.aptix.com.
ARM. 2003. Arm AMBA 2 AHB Specification. http://www.arm.com/products/solutions/AMBA_Spec.html.
ARM. 2004a. Arm integrator application. http://www.arm.com.
ARM. 2004b. ARM7TDMI-STR71xF TQFP144 and TQFP64 10x10 packages---Product datasheets. http://www.arm.com/products/CPUs/ARM7TDMI.html.
ARM. 2002. PrimeXSys platform architecture and methodologies, white paper. http://www.arm.com/pdfs/ARM11%20Core%20&%20Platform%20Whitepaper.pdf.
Luca Benini , Davide Bertozzi , Alessandro Bogliolo , Francesco Menichelli , Mauro Olivieri, MPARM: Exploring the Multi-Processor SoC Design Space with SystemC, Journal of VLSI Signal Processing Systems, v.41 n.2, p.169-182, September 2005[doi>10.1007/s11265-005-6648-1]
Gunnar Braun , Andreas Wieferink , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Achim Nohl, Processor/Memory Co-Exploration on Multiple Abstraction Levels, Proceedings of the conference on Design, Automation and Test in Europe, p.10966, March 03-07, 2003
David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
Cadence. 2005. Cadence palladium II. http://www.cadence.com.
Guoqiang Chen , Sachin Sapatnekar, Partition-driven standard cell thermal placement, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640018]
C. C.N. Chu , D. F. Wong, A matrix synthesis approach to thermal placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.11, p.1166-1174, November 2006[doi>10.1109/43.736189]
CoWare. 2004. Convergence and Lisatek product lines.
Emulation and Verification Engineering. 2005. Zebu XL and ZV models. http://www.eve-team.com.
Brent Goplen , Sachin Sapatnekar, Thermal via placement in 3D ICs, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055171]
Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871561]
Heron Engineering. 2004. Heron MPSoC emulation. http://www.hunteng.co.uk.
IBM. 2006. IBM packaging solutions. http://www-03.ibm.com/chips/asics/products/packaging.html.
Antoine Jalabert , Srinivasan Murali , Luca Benini , Giovanni De Micheli, ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20884, February 16-20, 2004
Jerraya, A. and Wolf, W. 2005. Multiprocessor Systems-on-Chips. Morgan Kaufmann, Elsevier.
Sergio Lopez-Buedo , Javier Garrido , Eduardo Boemo, Thermal Testing on Reconfigurable Computers, IEEE Design & Test, v.17 n.1, p.84-91, January 2000[doi>10.1109/54.825679]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Mentor Graphics. 2003. Platform express and Primecell. http://www.mentor.com/products/embedded_software/platform_baseddesign/.
Yuichi Nakamura , Kouhei Hosokawa , Ichiro Kuroda , Ko Yoshikawa , Takeshi Yoshimura, A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996655]
Mario Diaz Nava , Patrick Blouet , Philippe Teninge , Marcello Coppola , Tarek Ben-Ismail , Samuel Picchiottino , Robin Wilson, An Open Platform for Developing Multiprocessor SoCs, Computer, v.38 n.7, p.60-67, July 2005[doi>10.1109/MC.2005.218]
G. Paci , P. Marchal , F. Poletti , L. Benini, Exploring "temperature-aware" design in low-power MPSoCs, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Pierre Paulin , Chuck Pilkington , Essaid Bensoudane, StepNP: A System-Level Exploration Platform for Network Processors, IEEE Design & Test, v.19 n.6, p.17-26, November 2002[doi>10.1109/MDT.2002.1047740]
R. W. Floyd, E. A. 1985. Adaptive algorithm for spatial gray scale. In Proceedings of the ISDT.
Rohou, E. and Smith, M. 1999. Dynamically managing processor temperature and power. In Proceedings of the FDO.
Semiconductor Industry Association (SIA). 2004. The international technology roadmap for semiconductors. http://public.itrs.net/.
Kevin Skadron , Tarek Abdelzaher , Mircea R. Stan, Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.17, February 02-06, 2002
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]
Jayanth Srinivasan , Sarita V. Adve, Predictive dynamic thermal management for multimedia applications, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782831]
Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871529]
Synopsys. 2003. Realview maxsim ESL environment. http://www.synopsys.com.
Vandevelde, B., Driessens, E., Chandrasekhar, A., and Beyne, E. 2001. Characterisation of the polymer stud grid array, a lead-free CSP for high performance and high reliable packaging. In Proceedings of the SMTA.
