#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct 19 15:35:59 2023
# Process ID: 15056
# Current directory: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10740 F:\Users\Lenovo\Desktop\fpga_zynq\energy_detection_2\vivado_prj\energy_detection_2.xpr
# Log file: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/vivado.log
# Journal file: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 805.711 ; gain = 88.547
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/adder/adder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/multiplier/multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/rom_32x1024.xci' is already up-to-date
[Thu Oct 19 15:36:27 2023] Launched synth_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/synth_1/runme.log
[Thu Oct 19 15:36:27 2023] Launched impl_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
WARNING: Simulation object xk_sq_m was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:41:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:41:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {xk_sq_m_dt_1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:41:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:41:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:42:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:42:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:42:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:42:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:42:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:42:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:42:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:42:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:42:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:42:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:42:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:42:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:42:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:42:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:43:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:43:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:43:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:43:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:43:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:43:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:43:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:43:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:43:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:43:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:44:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:44:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:44:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:44:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 15:44:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 15:44:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_overall' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/rom_32x1024.mif'
INFO: [SIM-utils-43] Exported 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/rom_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_overall_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/sim/rom_32x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_32x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_ed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_ed
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_packing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_packing
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/datapath_unit_ed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_unit_ed
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_fixed_th.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_detection_fixed_th
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_detection_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffd_en
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/square_mag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_mag
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_overall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_overall
"xvhdl --incr --relax -prj tb_overall_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_gate_bit_v12_0_4 -L xbip_counter_v3_0_4 -L c_counter_binary_v12_0_11 -L xil_defaultlib -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L fifo_generator_v13_2_1 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L axi_utils_v2_0_4 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_overall_behav xil_defaultlib.tb_overall xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_config_tdata [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v:82]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv_co...
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_pkg
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_pkg
Compiling package c_gate_bit_v12_0_4.c_gate_bit_v12_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_hdl_comps
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_32x1024
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=1,afull_th...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=34,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=34,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_b [\cnt_tc_rtl_b(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_ovflo [\r22_ovflo(registered=0)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=7,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",s...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="z...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_counter_v3_0_4.dsp48_counter [\dsp48_counter(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv [\xbip_counter_v3_0_4_viv(c_xdevi...]
Compiling architecture synth of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv [\c_counter_binary_v12_0_11_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11 [\c_counter_binary_v12_0_11(c_imp...]
Compiling architecture counter_mod_10_arch of entity xil_defaultlib.counter_mod_10 [counter_mod_10_default]
Compiling module xil_defaultlib.control_fft
Compiling module xil_defaultlib.fft
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.ffd
Compiling module xil_defaultlib.square_mag
Compiling module xil_defaultlib.control_unit_detection
Compiling module xil_defaultlib.control_unit_packing
Compiling module xil_defaultlib.control_unit_ed
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture accumulator_arch of entity xil_defaultlib.accumulator [accumulator_default]
Compiling module xil_defaultlib.ffd_en
Compiling module xil_defaultlib.datapath_unit_ed
Compiling module xil_defaultlib.energy_detection_module
Compiling module xil_defaultlib.energy_detection_fixed_th
Compiling module xil_defaultlib.tb_overall
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_overall_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:02:51 . Memory (MB): peak = 1650.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '171' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_overall_behav -key {Behavioral:sim_1:Functional:tb_overall} -tclbatch {tb_overall.tcl} -view {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_behav.wcfg} -view {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_multiplier_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_behav.wcfg
WARNING: Simulation object /tb_fft/sys_clk was not found in the design.
WARNING: Simulation object /tb_fft/areset was not found in the design.
WARNING: Simulation object /tb_fft/time_domain was not found in the design.
WARNING: Simulation object /tb_fft/strobe was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/en_counter was not found in the design.
WARNING: Simulation object /tb_fft/ram_in_data was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/addr was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/ram_wr_en was not found in the design.
WARNING: Simulation object /tb_fft/addra was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/ram_inst_0/wea was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/ram_inst_0/douta was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/aclk was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/aresetn was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_in_data_real was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_out_data_real was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_out_data_real_abs was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/fft_s_out_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_frame_started was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_tlast_unexpected was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_fft_overflow was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_tlast_missing was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_status_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_data_in_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_data_out_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_m_out_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/present_state was not found in the design.
open_wave_config F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_multiplier_behav.wcfg
WARNING: Simulation object /tb_multiplier/reset was not found in the design.
WARNING: Simulation object /tb_multiplier/sys_clk was not found in the design.
WARNING: Simulation object /tb_multiplier/a was not found in the design.
WARNING: Simulation object /tb_multiplier/b was not found in the design.
WARNING: Simulation object /tb_multiplier/out was not found in the design.
source tb_overall.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_overall_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:03:02 . Memory (MB): peak = 1657.727 ; gain = 32.688
open_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_overall_behav.wcfg}
run 60 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1661.461 ; gain = 0.051
run 60 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1662.297 ; gain = 0.727
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
set_property -dict [list CONFIG.C_PROBE4_WIDTH {31}] [get_ips ila_0]
generate_target all [get_files  F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/ila_0_synth_1

launch_runs -jobs 4 ila_0_synth_1
[Thu Oct 19 15:52:29 2023] Launched ila_0_synth_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci] -directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/sim_scripts -ip_user_files_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files -ipstatic_source_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/modelsim} {questa=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/questa} {riviera=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/riviera} {activehdl=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
run 60 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1751.727 ; gain = 0.000
run 60 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1754.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_overall' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/rom_32x1024.mif'
INFO: [SIM-utils-43] Exported 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/rom_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_overall_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/sim/rom_32x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_32x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_ed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_ed
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_packing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_packing
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/datapath_unit_ed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_unit_ed
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_fixed_th.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_detection_fixed_th
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_detection_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffd_en
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/square_mag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_mag
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_overall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_overall
"xvhdl --incr --relax -prj tb_overall_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_gate_bit_v12_0_4 -L xbip_counter_v3_0_4 -L c_counter_binary_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L fifo_generator_v13_2_1 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L axi_utils_v2_0_4 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_overall_behav xil_defaultlib.tb_overall xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_config_tdata [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port probe1 [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_fixed_th.v:102]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv_co...
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_pkg
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_pkg
Compiling package c_gate_bit_v12_0_4.c_gate_bit_v12_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_hdl_comps
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_32x1024
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=1,afull_th...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=34,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=34,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_b [\cnt_tc_rtl_b(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_ovflo [\r22_ovflo(registered=0)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=7,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",s...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="z...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_counter_v3_0_4.dsp48_counter [\dsp48_counter(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv [\xbip_counter_v3_0_4_viv(c_xdevi...]
Compiling architecture synth of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv [\c_counter_binary_v12_0_11_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11 [\c_counter_binary_v12_0_11(c_imp...]
Compiling architecture counter_mod_10_arch of entity xil_defaultlib.counter_mod_10 [counter_mod_10_default]
Compiling module xil_defaultlib.control_fft
Compiling module xil_defaultlib.fft
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.ffd
Compiling module xil_defaultlib.square_mag
Compiling module xil_defaultlib.control_unit_detection
Compiling module xil_defaultlib.control_unit_packing
Compiling module xil_defaultlib.control_unit_ed
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture accumulator_arch of entity xil_defaultlib.accumulator [accumulator_default]
Compiling module xil_defaultlib.ffd_en
Compiling module xil_defaultlib.datapath_unit_ed
Compiling module xil_defaultlib.energy_detection_module
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.energy_detection_fixed_th
Compiling module xil_defaultlib.tb_overall
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_overall_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:02:51 . Memory (MB): peak = 1754.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '171' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:02:51 . Memory (MB): peak = 1754.520 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:02:58 . Memory (MB): peak = 1754.520 ; gain = 0.000
run 60 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1754.520 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_overall' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/rom_32x1024.mif'
INFO: [SIM-utils-43] Exported 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/rom_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_overall_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/sim/rom_32x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_32x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_ed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_ed
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_packing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_packing
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/datapath_unit_ed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_unit_ed
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_fixed_th.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_detection_fixed_th
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_detection_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffd_en
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/square_mag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_mag
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_overall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_overall
"xvhdl --incr --relax -prj tb_overall_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1755.996 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_gate_bit_v12_0_4 -L xbip_counter_v3_0_4 -L c_counter_binary_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L fifo_generator_v13_2_1 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L axi_utils_v2_0_4 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_overall_behav xil_defaultlib.tb_overall xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_config_tdata [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port probe1 [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_fixed_th.v:100]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv_co...
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_pkg
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_pkg
Compiling package c_gate_bit_v12_0_4.c_gate_bit_v12_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_hdl_comps
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_32x1024
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=1,afull_th...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=34,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=34,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_b [\cnt_tc_rtl_b(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_ovflo [\r22_ovflo(registered=0)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=7,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",s...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="z...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_counter_v3_0_4.dsp48_counter [\dsp48_counter(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv [\xbip_counter_v3_0_4_viv(c_xdevi...]
Compiling architecture synth of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv [\c_counter_binary_v12_0_11_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11 [\c_counter_binary_v12_0_11(c_imp...]
Compiling architecture counter_mod_10_arch of entity xil_defaultlib.counter_mod_10 [counter_mod_10_default]
Compiling module xil_defaultlib.control_fft
Compiling module xil_defaultlib.fft
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.ffd
Compiling module xil_defaultlib.square_mag
Compiling module xil_defaultlib.control_unit_detection
Compiling module xil_defaultlib.control_unit_packing
Compiling module xil_defaultlib.control_unit_ed
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture accumulator_arch of entity xil_defaultlib.accumulator [accumulator_default]
Compiling module xil_defaultlib.ffd_en
Compiling module xil_defaultlib.datapath_unit_ed
Compiling module xil_defaultlib.energy_detection_module
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.energy_detection_fixed_th
Compiling module xil_defaultlib.tb_overall
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_overall_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:02:53 . Memory (MB): peak = 1755.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '173' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:02:53 . Memory (MB): peak = 1755.996 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:03:02 . Memory (MB): peak = 1755.996 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
run 60 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1757.625 ; gain = 1.629
run 60 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1759.387 ; gain = 1.684
run 60 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1760.762 ; gain = 0.879
run 60 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.273 ; gain = 1.473
run 60 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1765.715 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1767.734 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1768.086 ; gain = 0.352
run 100 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1768.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_overall' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/rom_32x1024.mif'
INFO: [SIM-utils-43] Exported 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/rom_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_overall_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/sim/rom_32x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_32x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_ed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_ed
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_packing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_packing
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/datapath_unit_ed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_unit_ed
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_fixed_th.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_detection_fixed_th
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_detection_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffd_en
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/square_mag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_mag
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_overall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_overall
"xvhdl --incr --relax -prj tb_overall_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1768.617 ; gain = 0.531
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_gate_bit_v12_0_4 -L xbip_counter_v3_0_4 -L c_counter_binary_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L fifo_generator_v13_2_1 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L axi_utils_v2_0_4 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_overall_behav xil_defaultlib.tb_overall xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_config_tdata [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port probe1 [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_fixed_th.v:100]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv_co...
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_pkg
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_pkg
Compiling package c_gate_bit_v12_0_4.c_gate_bit_v12_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_hdl_comps
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_32x1024
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=1,afull_th...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=34,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=34,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_b [\cnt_tc_rtl_b(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_ovflo [\r22_ovflo(registered=0)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=7,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",s...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="z...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_counter_v3_0_4.dsp48_counter [\dsp48_counter(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv [\xbip_counter_v3_0_4_viv(c_xdevi...]
Compiling architecture synth of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv [\c_counter_binary_v12_0_11_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11 [\c_counter_binary_v12_0_11(c_imp...]
Compiling architecture counter_mod_10_arch of entity xil_defaultlib.counter_mod_10 [counter_mod_10_default]
Compiling module xil_defaultlib.control_fft
Compiling module xil_defaultlib.fft
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.ffd
Compiling module xil_defaultlib.square_mag
Compiling module xil_defaultlib.control_unit_detection
Compiling module xil_defaultlib.control_unit_packing
Compiling module xil_defaultlib.control_unit_ed
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture accumulator_arch of entity xil_defaultlib.accumulator [accumulator_default]
Compiling module xil_defaultlib.ffd_en
Compiling module xil_defaultlib.datapath_unit_ed
Compiling module xil_defaultlib.energy_detection_module
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.energy_detection_fixed_th
Compiling module xil_defaultlib.tb_overall
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_overall_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:02:53 . Memory (MB): peak = 1768.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '173' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:02:53 . Memory (MB): peak = 1768.617 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:03:02 . Memory (MB): peak = 1768.617 ; gain = 0.531
run 100 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1768.617 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1770.410 ; gain = 1.793
run 100 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1775.969 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1780.047 ; gain = 2.672
run 100 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1780.824 ; gain = 0.777
run 100 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1780.824 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1780.824 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1787.930 ; gain = 0.000
run 100 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1787.930 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
run 100 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1793.211 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
run 100 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1793.211 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
run 100 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1796.809 ; gain = 3.598
run 100 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1798.719 ; gain = 1.910
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/adder/adder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/multiplier/multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/rom_32x1024.xci' is already up-to-date
[Thu Oct 19 17:18:49 2023] Launched synth_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/synth_1/runme.log
[Thu Oct 19 17:18:49 2023] Launched impl_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/runme.log
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_overall_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 17:44:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 17:44:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 17:45:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 17:45:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {xk_sq_m_dt_1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 17:46:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 17:46:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 17:46:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 17:46:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
set_property -dict [list CONFIG.C_PROBE4_WIDTH {32}] [get_ips ila_0]
generate_target all [get_files  F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ila_0, cache-ID = 5346a9b06c02d74e; cache size = 85.839 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1824.848 ; gain = 5.340
catch { [ delete_ip_run [get_ips -all ila_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/ila_0_synth_1

INFO: [Project 1-386] Moving file 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci' from fileset 'ila_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci'
export_simulation -of_objects [get_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci] -directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/sim_scripts -ip_user_files_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files -ipstatic_source_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/modelsim} {questa=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/questa} {riviera=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/riviera} {activehdl=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/adder/adder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/multiplier/multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/rom_32x1024.xci' is already up-to-date
[Thu Oct 19 17:47:56 2023] Launched synth_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/synth_1/runme.log
[Thu Oct 19 17:47:56 2023] Launched impl_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/adder/adder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/multiplier/multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/rom_32x1024.xci' is already up-to-date
[Thu Oct 19 17:48:17 2023] Launched synth_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/synth_1/runme.log
[Thu Oct 19 17:48:17 2023] Launched impl_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1972] Mismatch between the design programmed into the device xc7z010 (JTAG device index = 1) and the probes file(s) F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx.
 The core at location uuid_D8923DF3E0CA58EF8F947DE50E816F31 has different widths for ILA input port 4. Port width in the device core is 31, but port width in the probes file is 32.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 17:52:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 17:52:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {xk_sq_m} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 17:53:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 17:53:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 17:53:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 17:53:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 17:53:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 17:53:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 17:53:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 17:53:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 17:53:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 17:53:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 18:55:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 18:55:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 18:56:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 18:56:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 18:56:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 18:56:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 18:56:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 18:56:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 18:56:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 18:56:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 18:57:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 18:57:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 18:58:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 18:58:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 18:58:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 18:58:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:01:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:01:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:01:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:01:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:02:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:02:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:03:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:03:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:03:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:03:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:03:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:03:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:04:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:04:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:04:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:04:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:04:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:04:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:04:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:04:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:04:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:04:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
set_property -dict [list CONFIG.C_PROBE8_WIDTH {16} CONFIG.C_PROBE7_WIDTH {16} CONFIG.C_PROBE6_WIDTH {1} CONFIG.C_NUM_OF_PROBES {9} CONFIG.C_PROBE8_MU_CNT {2} CONFIG.C_PROBE7_MU_CNT {2}] [get_ips ila_0]
generate_target all [get_files  F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 4 ila_0_synth_1
[Thu Oct 19 19:07:36 2023] Launched ila_0_synth_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/ila_0.xci] -directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/sim_scripts -ip_user_files_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files -ipstatic_source_dir F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/modelsim} {questa=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/questa} {riviera=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/riviera} {activehdl=F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/adder/adder.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/multiplier/multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/rom_32x1024.xci' is already up-to-date
[Thu Oct 19 19:10:44 2023] Launched ila_0_synth_1, synth_1...
Run output will be captured here:
ila_0_synth_1: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/ila_0_synth_1/runme.log
synth_1: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/synth_1/runme.log
[Thu Oct 19 19:10:44 2023] Launched impl_1...
Run output will be captured here: F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3222] Mismatch between the design programmed into the device xc7z010 (JTAG device index = 1) and the probes file(s) F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx.
 The hw_probe  in the probes file has port index 8. This port does not exist in the ILA core at location (uuid_D8923DF3E0CA58EF8F947DE50E816F31).
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:16:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:16:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {fft_m_out_data} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {fft_m_out_data_2} }
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {xk_sq_m} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:19:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:19:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:24:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:24:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:31:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:31:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix dec { {fft_out_data_real_abs} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:36:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:36:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:36:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:36:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:37:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:37:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:37:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:37:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:37:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:37:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:37:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:37:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:37:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:37:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:37:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:37:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:37:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:37:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:37:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:37:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:37:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:37:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:42:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:42:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq10'h001 [get_hw_probes addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:43:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:43:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:43:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:43:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:43:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:43:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:43:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:43:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 19:44:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 19:44:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_overall' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/rom_32x1024.mif'
INFO: [SIM-utils-43] Exported 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim/rom_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_overall_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/ip/rom_32x1024/sim/rom_32x1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_32x1024
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_fft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_ed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_ed
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/control_unit_packing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_packing
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/datapath_unit_ed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_unit_ed
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_fixed_th.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_detection_fixed_th
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_detection_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffd_en
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/square_mag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_mag
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sim_1/new/tb_overall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_overall
"xvhdl --incr --relax -prj tb_overall_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1863.043 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto adc9240614cb4e4398c3a52524468b6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_gate_bit_v12_0_4 -L xbip_counter_v3_0_4 -L c_counter_binary_v12_0_11 -L xbip_dsp48_acc_v3_0_4 -L xbip_accum_v3_0_4 -L c_accum_v12_0_11 -L fifo_generator_v13_2_1 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L axi_utils_v2_0_4 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_overall_behav xil_defaultlib.tb_overall xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_config_tdata [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/fft.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port probe1 [F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/energy_detection_fixed_th.v:100]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv_co...
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_pkg
Compiling package c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_pkg
Compiling package c_gate_bit_v12_0_4.c_gate_bit_v12_0_4_viv_comp
Compiling package xbip_counter_v3_0_4.xbip_counter_v3_0_4_hdl_comps
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_viv_comp
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv_comp
Compiling package xbip_accum_v3_0_4.xbip_accum_v3_0_4_pkg
Compiling package c_accum_v12_0_11.c_accum_v12_0_11_pkg
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv_comp
Compiling package xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_pkg
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_32x1024
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=1,afull_th...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=34,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=34,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_arc...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_b [\cnt_tc_rtl_b(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_ovflo [\r22_ovflo(registered=0)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",i...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=7,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_0_14.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="zynq",m...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.arith_shift3 [\arith_shift3(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="zynq",s...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_b...]
Compiling architecture ramb18_v of entity unisim.RAMB18 [\RAMB18(dob_reg=1,read_width_b=1...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="z...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_counter_v3_0_4.dsp48_counter [\dsp48_counter(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_counter_v3_0_4.xbip_counter_v3_0_4_viv [\xbip_counter_v3_0_4_viv(c_xdevi...]
Compiling architecture synth of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11_viv [\c_counter_binary_v12_0_11_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_11.c_counter_binary_v12_0_11 [\c_counter_binary_v12_0_11(c_imp...]
Compiling architecture counter_mod_10_arch of entity xil_defaultlib.counter_mod_10 [counter_mod_10_default]
Compiling module xil_defaultlib.control_fft
Compiling module xil_defaultlib.fft
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_4.xbip_dsp48_addsub_v3_0_4_viv [\xbip_dsp48_addsub_v3_0_4_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv [\xbip_addsub_v3_0_4_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_11.c_addsub_v12_0_11 [\c_addsub_v12_0_11(c_xdevicefami...]
Compiling architecture adder_arch of entity xil_defaultlib.adder [adder_default]
Compiling module xil_defaultlib.ffd
Compiling module xil_defaultlib.square_mag
Compiling module xil_defaultlib.control_unit_detection
Compiling module xil_defaultlib.control_unit_packing
Compiling module xil_defaultlib.control_unit_ed
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.fifo
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,alumodereg=0,...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(preg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_4.xbip_dsp48_acc_v3_0_4_viv [\xbip_dsp48_acc_v3_0_4_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_4.xbip_accum_v3_0_4_viv [\xbip_accum_v3_0_4_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_11.c_accum_v12_0_11_viv [\c_accum_v12_0_11_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_11.c_accum_v12_0_11 [\c_accum_v12_0_11(c_xdevicefamil...]
Compiling architecture accumulator_arch of entity xil_defaultlib.accumulator [accumulator_default]
Compiling module xil_defaultlib.ffd_en
Compiling module xil_defaultlib.datapath_unit_ed
Compiling module xil_defaultlib.energy_detection_module
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.energy_detection_fixed_th
Compiling module xil_defaultlib.tb_overall
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_overall_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:03:21 . Memory (MB): peak = 1863.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '201' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_overall_behav -key {Behavioral:sim_1:Functional:tb_overall} -tclbatch {tb_overall.tcl} -view {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_behav.wcfg} -view {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_multiplier_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_fft_behav.wcfg
WARNING: Simulation object /tb_fft/sys_clk was not found in the design.
WARNING: Simulation object /tb_fft/areset was not found in the design.
WARNING: Simulation object /tb_fft/time_domain was not found in the design.
WARNING: Simulation object /tb_fft/strobe was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/en_counter was not found in the design.
WARNING: Simulation object /tb_fft/ram_in_data was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/addr was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/ram_wr_en was not found in the design.
WARNING: Simulation object /tb_fft/addra was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/ram_inst_0/wea was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/ram_inst_0/douta was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/aclk was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/aresetn was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_config_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/s_axis_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tdata was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_in_data_real was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_out_data_real was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/fft_out_data_real_abs was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tvalid was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/fft_s_out_data_tready was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/m_axis_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_frame_started was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_tlast_unexpected was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_fft_overflow was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_tlast_missing was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_status_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_data_in_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/xfft_0_inst/event_data_out_channel_halt was not found in the design.
WARNING: Simulation object /tb_fft/fft_m_out_data_tlast was not found in the design.
WARNING: Simulation object /tb_fft/fft_inst/control_fft_inst/present_state was not found in the design.
open_wave_config F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_multiplier_behav.wcfg
WARNING: Simulation object /tb_multiplier/reset was not found in the design.
WARNING: Simulation object /tb_multiplier/sys_clk was not found in the design.
WARNING: Simulation object /tb_multiplier/a was not found in the design.
WARNING: Simulation object /tb_multiplier/b was not found in the design.
WARNING: Simulation object /tb_multiplier/out was not found in the design.
source tb_overall.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_overall_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:03:32 . Memory (MB): peak = 1865.941 ; gain = 8.812
open_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_overall_behav.wcfg}
run 100 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1867.074 ; gain = 1.133
run 100 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1870.141 ; gain = 1.824
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.rom_32x1024_inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_overall.energy_detection_fixed_th_inst.fft_inst.ram_inst_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Failure: XFFT v8.0: ERROR: ARESETN must be asserted low for a mimimum of 2 clock cycles
Time: 30 ns  Iteration: 1  Process: /tb_overall/energy_detection_fixed_th_inst/fft_inst/xfft_0_inst/U0/i_synth/axi_wrapper/gen_check_aresetn/p_check_reset_length  File: /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd
$finish called at time : 30 ns : File "F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.srcs/sources_1/new/ffd.v" Line 30
run 100 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1875.547 ; gain = 2.465
save_wave_config {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/tb_overall_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.runs/impl_1/energy_detection_fixed_th.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:10:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:10:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:14:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:14:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:14:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:14:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:14:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:14:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:14:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:14:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:14:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:14:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:14:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:14:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:15:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:15:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:15:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:15:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:16:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:16:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:27:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:27:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:29:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:29:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Oct-19 20:32:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Oct-19 20:32:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/Users/Lenovo/Desktop/fpga_zynq/energy_detection_2/vivado_prj/energy_detection_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 19 20:58:31 2023...
