{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684388478423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684388478424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 14:41:18 2023 " "Processing started: Thu May 18 14:41:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684388478424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388478424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple -c simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388478425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684388478648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684388478648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D shifter.v(4) " "Verilog HDL Declaration information at shifter.v(4): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684388483759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rst_n Rst_n simple.v(21) " "Verilog HDL Declaration information at simple.v(21): object \"rst_n\" differs only in case from object \"Rst_n\" in the same scope" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684388483768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Exec exec simple.v(22) " "Verilog HDL Declaration information at simple.v(22): object \"Exec\" differs only in case from object \"exec\" in the same scope" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684388483768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC simple.v(44) " "Verilog HDL Declaration information at simple.v(44): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684388483768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BR br simple.v(69) " "Verilog HDL Declaration information at simple.v(69): object \"BR\" differs only in case from object \"br\" in the same scope" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1684388483768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 17 17 " "Found 17 design units, including 17 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "register.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "4 shifter " "Found entity 4: shifter" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC " "Found entity 5: PC" {  } { { "PC.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "6 phasecounter " "Found entity 6: phasecounter" {  } { { "phasecounter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "7 ctl " "Found entity 7: ctl" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "8 branch " "Found entity 8: branch" {  } { { "branch.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "9 RemoveChattering " "Found entity 9: RemoveChattering" {  } { { "RemoveChattering.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RemoveChattering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "10 counta2 " "Found entity 10: counta2" {  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "11 counta3 " "Found entity 11: counta3" {  } { { "counta3.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "12 segLED " "Found entity 12: segLED" {  } { { "segLED.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/segLED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "13 divider " "Found entity 13: divider" {  } { { "divider.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "14 display " "Found entity 14: display" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "15 SEVENSEG_LED " "Found entity 15: SEVENSEG_LED" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "16 number " "Found entity 16: number" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""} { "Info" "ISGN_ENTITY_NAME" "17 simple " "Found entity 17: simple" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388483772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388483777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388483777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BC simple.v(78) " "Verilog HDL Implicit Net warning at simple.v(78): created implicit net for \"BC\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388483777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AS_BC simple.v(78) " "Verilog HDL Implicit Net warning at simple.v(78): created implicit net for \"AS_BC\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388483777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out simple.v(86) " "Verilog HDL Implicit Net warning at simple.v(86): created implicit net for \"out\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388483777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcout simple.v(137) " "Verilog HDL Implicit Net warning at simple.v(137): created implicit net for \"pcout\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388483777 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2out simple.v(141) " "Verilog HDL Implicit Net warning at simple.v(141): created implicit net for \"clk2out\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388483777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple " "Elaborating entity \"simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684388484001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcout simple.v(137) " "Verilog HDL or VHDL warning at simple.v(137): object \"pcout\" assigned a value but never read" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684388484002 "|simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk2out simple.v(141) " "Verilog HDL or VHDL warning at simple.v(141): object \"clk2out\" assigned a value but never read" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684388484002 "|simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rst_n simple.v(55) " "Verilog HDL or VHDL warning at simple.v(55): object \"Rst_n\" assigned a value but never read" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684388484003 "|simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exec simple.v(55) " "Verilog HDL or VHDL warning at simple.v(55): object \"exec\" assigned a value but never read" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684388484003 "|simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simple.v(106) " "Verilog HDL assignment warning at simple.v(106): truncated value with size 16 to match size of target (1)" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484008 "|simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 simple.v(132) " "Verilog HDL assignment warning at simple.v(132): truncated value with size 10 to match size of target (8)" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484009 "|simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple.v(133) " "Verilog HDL assignment warning at simple.v(133): truncated value with size 32 to match size of target (4)" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484009 "|simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple.v(134) " "Verilog HDL assignment warning at simple.v(134): truncated value with size 32 to match size of target (4)" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484009 "|simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple.v(135) " "Verilog HDL assignment warning at simple.v(135): truncated value with size 32 to match size of target (4)" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484009 "|simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simple.v(136) " "Verilog HDL assignment warning at simple.v(136): truncated value with size 32 to match size of target (4)" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484009 "|simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 simple.v(137) " "Verilog HDL assignment warning at simple.v(137): truncated value with size 16 to match size of target (1)" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484009 "|simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 simple.v(141) " "Verilog HDL assignment warning at simple.v(141): truncated value with size 5 to match size of target (1)" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484009 "|simple"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:IR " "Elaborating entity \"register\" for hierarchy \"register:IR\"" {  } { { "simple.v" "IR" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "simple.v" "RF" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484029 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RegWrite RegisterFile.v(19) " "Verilog HDL Always Construct warning at RegisterFile.v(19): variable \"RegWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484030 "|simple|RegisterFile:RF"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WriteReg RegisterFile.v(20) " "Verilog HDL Always Construct warning at RegisterFile.v(20): variable \"WriteReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484030 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[0\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[0\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[1\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[1\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[2\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[2\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[3\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[3\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[4\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[4\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[5\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[5\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[6\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[6\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[7\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[7\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[8\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[8\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[9\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[9\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[10\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[10\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[11\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[11\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[12\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[12\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[13\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[13\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[14\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[14\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[0\]\[15\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[0\]\[15\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[0\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[0\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[1\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[1\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[2\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[2\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[3\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[3\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[4\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[4\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[5\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[5\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[6\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[6\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[7\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[7\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[8\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[8\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[9\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[9\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[10\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[10\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[11\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[11\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[12\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[12\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[13\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[13\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[14\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[14\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[1\]\[15\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[1\]\[15\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[0\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[0\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[1\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[1\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[2\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[2\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[3\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[3\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[4\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[4\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[5\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[5\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[6\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[6\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[7\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[7\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[8\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[8\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[9\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[9\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[10\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[10\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[11\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[11\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[12\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[12\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[13\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[13\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[14\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[14\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[2\]\[15\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[2\]\[15\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484032 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[0\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[0\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[1\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[1\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[2\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[2\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[3\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[3\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[4\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[4\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[5\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[5\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[6\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[6\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[7\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[7\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[8\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[8\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[9\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[9\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[10\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[10\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[11\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[11\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[12\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[12\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[13\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[13\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[14\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[14\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[3\]\[15\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[3\]\[15\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[0\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[0\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[1\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[1\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[2\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[2\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[3\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[3\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[4\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[4\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[5\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[5\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[6\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[6\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[7\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[7\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[8\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[8\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[9\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[9\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[10\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[10\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[11\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[11\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[12\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[12\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[13\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[13\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[14\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[14\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[4\]\[15\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[4\]\[15\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[0\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[0\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[1\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[1\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[2\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[2\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[3\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[3\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[4\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[4\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[5\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[5\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[6\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[6\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[7\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[7\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[8\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[8\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[9\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[9\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[10\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[10\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[11\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[11\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[12\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[12\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[13\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[13\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[14\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[14\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[5\]\[15\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[5\]\[15\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[0\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[0\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[1\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[1\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[2\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[2\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484033 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[3\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[3\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[4\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[4\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[5\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[5\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[6\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[6\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[7\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[7\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[8\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[8\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[9\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[9\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[10\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[10\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[11\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[11\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[12\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[12\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[13\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[13\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[14\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[14\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[6\]\[15\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[6\]\[15\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[0\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[0\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[1\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[1\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[2\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[2\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[3\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[3\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[4\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[4\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[5\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[5\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[6\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[6\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[7\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[7\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[8\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[8\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[9\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[9\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[10\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[10\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[11\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[11\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[12\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[12\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[13\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[13\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[14\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[14\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegFile\[7\]\[15\] RegisterFile.v(18) " "Inferred latch for \"RegFile\[7\]\[15\]\" at RegisterFile.v(18)" {  } { { "RegisterFile.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RegisterFile.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484034 "|simple|RegisterFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "simple.v" "ALU" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484042 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484042 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484042 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(50) " "Verilog HDL Always Construct warning at ALU.v(50): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(54) " "Verilog HDL Always Construct warning at ALU.v(54): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cond ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"cond\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] ALU.v(9) " "Inferred latch for \"cond\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.v(9) " "Inferred latch for \"C\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.v(9) " "Inferred latch for \"C\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.v(9) " "Inferred latch for \"C\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.v(9) " "Inferred latch for \"C\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.v(9) " "Inferred latch for \"C\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.v(9) " "Inferred latch for \"C\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.v(9) " "Inferred latch for \"C\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.v(9) " "Inferred latch for \"C\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.v(9) " "Inferred latch for \"C\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.v(9) " "Inferred latch for \"C\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.v(9) " "Inferred latch for \"C\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.v(9) " "Inferred latch for \"C\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.v(9) " "Inferred latch for \"C\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.v(9) " "Inferred latch for \"C\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484043 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.v(9) " "Inferred latch for \"C\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484044 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.v(9) " "Inferred latch for \"C\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484044 "|simple|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] ALU.v(9) " "Inferred latch for \"C\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484044 "|simple|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctl ctl:ctl " "Elaborating entity \"ctl\" for hierarchy \"ctl:ctl\"" {  } { { "simple.v" "ctl" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_reg ctl.v(10) " "Verilog HDL or VHDL warning at ctl.v(10): object \"inst_reg\" assigned a value but never read" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684388484050 "|simple|ctl:ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:sf " "Elaborating entity \"shifter\" for hierarchy \"shifter:sf\"" {  } { { "simple.v" "sf" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(20) " "Verilog HDL Always Construct warning at shifter.v(20): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(21) " "Verilog HDL Always Construct warning at shifter.v(21): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 shifter.v(21) " "Verilog HDL assignment warning at shifter.v(21): truncated value with size 3 to match size of target (2)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(22) " "Verilog HDL Always Construct warning at shifter.v(22): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 shifter.v(22) " "Verilog HDL assignment warning at shifter.v(22): truncated value with size 4 to match size of target (3)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(23) " "Verilog HDL Always Construct warning at shifter.v(23): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 shifter.v(23) " "Verilog HDL assignment warning at shifter.v(23): truncated value with size 5 to match size of target (4)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(24) " "Verilog HDL Always Construct warning at shifter.v(24): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 shifter.v(24) " "Verilog HDL assignment warning at shifter.v(24): truncated value with size 6 to match size of target (5)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(25) " "Verilog HDL Always Construct warning at shifter.v(25): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 shifter.v(25) " "Verilog HDL assignment warning at shifter.v(25): truncated value with size 7 to match size of target (6)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(26) " "Verilog HDL Always Construct warning at shifter.v(26): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 shifter.v(26) " "Verilog HDL assignment warning at shifter.v(26): truncated value with size 8 to match size of target (7)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(27) " "Verilog HDL Always Construct warning at shifter.v(27): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 shifter.v(27) " "Verilog HDL assignment warning at shifter.v(27): truncated value with size 9 to match size of target (8)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(28) " "Verilog HDL Always Construct warning at shifter.v(28): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 shifter.v(28) " "Verilog HDL assignment warning at shifter.v(28): truncated value with size 10 to match size of target (9)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(29) " "Verilog HDL Always Construct warning at shifter.v(29): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 shifter.v(29) " "Verilog HDL assignment warning at shifter.v(29): truncated value with size 11 to match size of target (10)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(30) " "Verilog HDL Always Construct warning at shifter.v(30): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 shifter.v(30) " "Verilog HDL assignment warning at shifter.v(30): truncated value with size 12 to match size of target (11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(31) " "Verilog HDL Always Construct warning at shifter.v(31): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 shifter.v(31) " "Verilog HDL assignment warning at shifter.v(31): truncated value with size 13 to match size of target (12)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(32) " "Verilog HDL Always Construct warning at shifter.v(32): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 shifter.v(32) " "Verilog HDL assignment warning at shifter.v(32): truncated value with size 14 to match size of target (13)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(33) " "Verilog HDL Always Construct warning at shifter.v(33): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484058 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 shifter.v(33) " "Verilog HDL assignment warning at shifter.v(33): truncated value with size 15 to match size of target (14)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(34) " "Verilog HDL Always Construct warning at shifter.v(34): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 shifter.v(34) " "Verilog HDL assignment warning at shifter.v(34): truncated value with size 16 to match size of target (15)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(19) " "Verilog HDL Case Statement warning at shifter.v(19): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(36) " "Verilog HDL Always Construct warning at shifter.v(36): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(12) " "Verilog HDL Case Statement warning at shifter.v(12): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C shifter.v(44) " "Verilog HDL Always Construct warning at shifter.v(44): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "shifter.v(46) " "Verilog HDL Case Statement warning at shifter.v(46): incomplete case statement has no default case item" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D shifter.v(64) " "Verilog HDL Always Construct warning at shifter.v(64): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D shifter.v(69) " "Verilog HDL Always Construct warning at shifter.v(69): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D shifter.v(11) " "Verilog HDL Always Construct warning at shifter.v(11): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C shifter.v(11) " "Verilog HDL Always Construct warning at shifter.v(11): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cond shifter.v(11) " "Verilog HDL Always Construct warning at shifter.v(11): inferring latch(es) for variable \"cond\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684388484059 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[1\] shifter.v(11) " "Inferred latch for \"cond\[1\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] shifter.v(11) " "Inferred latch for \"C\[0\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] shifter.v(11) " "Inferred latch for \"C\[1\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] shifter.v(11) " "Inferred latch for \"C\[2\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] shifter.v(11) " "Inferred latch for \"C\[3\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] shifter.v(11) " "Inferred latch for \"C\[4\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] shifter.v(11) " "Inferred latch for \"C\[5\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] shifter.v(11) " "Inferred latch for \"C\[6\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] shifter.v(11) " "Inferred latch for \"C\[7\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] shifter.v(11) " "Inferred latch for \"C\[8\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] shifter.v(11) " "Inferred latch for \"C\[9\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] shifter.v(11) " "Inferred latch for \"C\[10\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] shifter.v(11) " "Inferred latch for \"C\[11\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] shifter.v(11) " "Inferred latch for \"C\[12\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] shifter.v(11) " "Inferred latch for \"C\[13\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] shifter.v(11) " "Inferred latch for \"C\[14\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] shifter.v(11) " "Inferred latch for \"C\[15\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] shifter.v(11) " "Inferred latch for \"C\[16\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] shifter.v(11) " "Inferred latch for \"C\[17\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] shifter.v(11) " "Inferred latch for \"C\[18\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] shifter.v(11) " "Inferred latch for \"C\[19\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] shifter.v(11) " "Inferred latch for \"C\[20\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] shifter.v(11) " "Inferred latch for \"C\[21\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] shifter.v(11) " "Inferred latch for \"C\[22\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] shifter.v(11) " "Inferred latch for \"C\[23\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] shifter.v(11) " "Inferred latch for \"C\[24\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] shifter.v(11) " "Inferred latch for \"C\[25\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] shifter.v(11) " "Inferred latch for \"C\[26\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] shifter.v(11) " "Inferred latch for \"C\[27\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] shifter.v(11) " "Inferred latch for \"C\[28\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] shifter.v(11) " "Inferred latch for \"C\[29\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] shifter.v(11) " "Inferred latch for \"C\[30\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] shifter.v(11) " "Inferred latch for \"D\[0\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] shifter.v(11) " "Inferred latch for \"D\[1\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] shifter.v(11) " "Inferred latch for \"D\[2\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484060 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] shifter.v(11) " "Inferred latch for \"D\[3\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] shifter.v(11) " "Inferred latch for \"D\[4\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] shifter.v(11) " "Inferred latch for \"D\[5\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] shifter.v(11) " "Inferred latch for \"D\[6\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] shifter.v(11) " "Inferred latch for \"D\[7\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[8\] shifter.v(11) " "Inferred latch for \"D\[8\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[9\] shifter.v(11) " "Inferred latch for \"D\[9\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[10\] shifter.v(11) " "Inferred latch for \"D\[10\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[11\] shifter.v(11) " "Inferred latch for \"D\[11\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[12\] shifter.v(11) " "Inferred latch for \"D\[12\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[13\] shifter.v(11) " "Inferred latch for \"D\[13\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[14\] shifter.v(11) " "Inferred latch for \"D\[14\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[15\] shifter.v(11) " "Inferred latch for \"D\[15\]\" at shifter.v(11)" {  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484061 "|simple|shifter:sf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "simple.v" "PC" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(9) " "Verilog HDL assignment warning at PC.v(9): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/PC.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484069 "|simple|PC:PC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(20) " "Verilog HDL assignment warning at PC.v(20): truncated value with size 32 to match size of target (16)" {  } { { "PC.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/PC.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484069 "|simple|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phasecounter phasecounter:a0 " "Elaborating entity \"phasecounter\" for hierarchy \"phasecounter:a0\"" {  } { { "simple.v" "a0" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:br " "Elaborating entity \"branch\" for hierarchy \"branch:br\"" {  } { { "simple.v" "br" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c branch.v(5) " "Verilog HDL or VHDL warning at branch.v(5): object \"c\" assigned a value but never read" {  } { { "branch.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/branch.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684388484081 "|simple|branch:br"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "simple.v" "ram" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BubbleSort.mif " "Parameter \"init_file\" = \"BubbleSort.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484142 ""}  } { { "ram.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684388484142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3qk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qk1 " "Found entity 1: altsyncram_3qk1" {  } { { "db/altsyncram_3qk1.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/altsyncram_3qk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388484163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3qk1 ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated " "Elaborating entity \"altsyncram_3qk1\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14b2 " "Found entity 1: altsyncram_14b2" {  } { { "db/altsyncram_14b2.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/altsyncram_14b2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388484190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388484190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14b2 ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|altsyncram_14b2:altsyncram1 " "Elaborating entity \"altsyncram_14b2\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|altsyncram_14b2:altsyncram1\"" {  } { { "db/altsyncram_3qk1.tdf" "altsyncram1" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/altsyncram_3qk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3qk1.tdf" "mgl_prim2" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/altsyncram_3qk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3qk1.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/altsyncram_3qk1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388484561 ""}  } { { "db/altsyncram_3qk1.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/altsyncram_3qk1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684388484561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_3qk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RemoveChattering RemoveChattering:rc " "Elaborating entity \"RemoveChattering\" for hierarchy \"RemoveChattering:rc\"" {  } { { "simple.v" "rc" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484890 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_n1 RemoveChattering.v(7) " "Verilog HDL or VHDL warning at RemoveChattering.v(7): object \"rst_n1\" assigned a value but never read" {  } { { "RemoveChattering.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RemoveChattering.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684388484890 "|simple|RemoveChattering:rc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RemoveChattering.v(23) " "Verilog HDL assignment warning at RemoveChattering.v(23): truncated value with size 32 to match size of target (1)" {  } { { "RemoveChattering.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RemoveChattering.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484890 "|simple|RemoveChattering:rc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider RemoveChattering:rc\|divider:b2 " "Elaborating entity \"divider\" for hierarchy \"RemoveChattering:rc\|divider:b2\"" {  } { { "RemoveChattering.v" "b2" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/RemoveChattering.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counta2 counta2:c2 " "Elaborating entity \"counta2\" for hierarchy \"counta2:c2\"" {  } { { "simple.v" "c2" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484900 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counta2.v(18) " "Verilog HDL assignment warning at counta2.v(18): truncated value with size 32 to match size of target (4)" {  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484900 "|simple|counta2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counta2.v(23) " "Verilog HDL assignment warning at counta2.v(23): truncated value with size 32 to match size of target (5)" {  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484900 "|simple|counta2:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segLED counta2:c2\|segLED:a0 " "Elaborating entity \"segLED\" for hierarchy \"counta2:c2\|segLED:a0\"" {  } { { "counta2.v" "a0" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counta3 counta3:c3 " "Elaborating entity \"counta3\" for hierarchy \"counta3:c3\"" {  } { { "simple.v" "c3" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counta3.v(18) " "Verilog HDL assignment warning at counta3.v(18): truncated value with size 32 to match size of target (4)" {  } { { "counta3.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta3.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484910 "|simple|counta3:c3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counta3.v(23) " "Verilog HDL assignment warning at counta3.v(23): truncated value with size 32 to match size of target (5)" {  } { { "counta3.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta3.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484910 "|simple|counta3:c3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:ds " "Elaborating entity \"display\" for hierarchy \"display:ds\"" {  } { { "simple.v" "ds" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 display.v(53) " "Verilog HDL assignment warning at display.v(53): truncated value with size 32 to match size of target (6)" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484916 "|simple|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(54) " "Verilog HDL assignment warning at display.v(54): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484916 "|simple|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(57) " "Verilog HDL assignment warning at display.v(57): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484916 "|simple|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(60) " "Verilog HDL assignment warning at display.v(60): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484916 "|simple|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(63) " "Verilog HDL assignment warning at display.v(63): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484916 "|simple|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(66) " "Verilog HDL assignment warning at display.v(66): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484916 "|simple|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(69) " "Verilog HDL assignment warning at display.v(69): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484916 "|simple|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(72) " "Verilog HDL assignment warning at display.v(72): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484916 "|simple|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(75) " "Verilog HDL assignment warning at display.v(75): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484916 "|simple|display:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(78) " "Verilog HDL assignment warning at display.v(78): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684388484916 "|simple|display:ds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number display:ds\|number:reg0 " "Elaborating entity \"number\" for hierarchy \"display:ds\|number:reg0\"" {  } { { "display.v" "reg0" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEG_LED display:ds\|number:reg0\|SEVENSEG_LED:l1 " "Elaborating entity \"SEVENSEG_LED\" for hierarchy \"display:ds\|number:reg0\|SEVENSEG_LED:l1\"" {  } { { "display.v" "l1" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388484937 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1684388485145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.18.14:41:26 Progress: Loading sld6c6326ae/alt_sld_fab_wrapper_hw.tcl " "2023.05.18.14:41:26 Progress: Loading sld6c6326ae/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388486508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388487355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388487399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388487851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388487939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388488026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388488125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388488129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388488131 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1684388488804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6c6326ae/alt_sld_fab.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/ip/sld6c6326ae/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388488980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388488980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388489044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388489044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388489045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388489045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388489103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388489103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388489170 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388489170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388489170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/ip/sld6c6326ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388489229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388489229 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Div1\"" {  } { { "counta2.v" "Div1" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388490795 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod2\"" {  } { { "counta2.v" "Mod2" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388490795 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Div0\"" {  } { { "counta2.v" "Div0" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388490795 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod1\"" {  } { { "counta2.v" "Mod1" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388490795 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod0\"" {  } { { "counta2.v" "Mod0" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388490795 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Div2\"" {  } { { "counta2.v" "Div2" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388490795 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "counta2:c2\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"counta2:c2\|Mod3\"" {  } { { "counta2.v" "Mod3" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388490795 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "simple.v" "Div0" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388490795 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:ds\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:ds\|Mod0\"" {  } { { "display.v" "Mod0" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388490795 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684388490795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Div1\"" {  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388490826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Div1 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388490826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388490826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388490826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388490826 ""}  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684388490826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388490892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388490892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388490944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388490944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Mod2\"" {  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388491089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Mod2 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491089 ""}  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684388491089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Div0\"" {  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388491295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Div0 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491295 ""}  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684388491295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counta2:c2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"counta2:c2\|lpm_divide:Div2\"" {  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388491389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counta2:c2\|lpm_divide:Div2 " "Instantiated megafunction \"counta2:c2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491389 ""}  } { { "counta2.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/counta2.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684388491389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388491606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491606 ""}  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684388491606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/lpm_divide_1jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:ds\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display:ds\|lpm_divide:Mod0\"" {  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388491808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:ds\|lpm_divide:Mod0 " "Instantiated megafunction \"display:ds\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684388491808 ""}  } { { "display.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/display.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684388491808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n9m " "Found entity 1: lpm_divide_n9m" {  } { { "db/lpm_divide_n9m.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/lpm_divide_n9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684388491846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388491846 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684388492145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[15\] " "Latch ALU:ALU\|C\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[14\] " "Latch ALU:ALU\|C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[13\] " "Latch ALU:ALU\|C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[12\] " "Latch ALU:ALU\|C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[11\] " "Latch ALU:ALU\|C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[10\] " "Latch ALU:ALU\|C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[9\] " "Latch ALU:ALU\|C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[8\] " "Latch ALU:ALU\|C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[7\] " "Latch ALU:ALU\|C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[6\] " "Latch ALU:ALU\|C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[5\] " "Latch ALU:ALU\|C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[4\] " "Latch ALU:ALU\|C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[3\] " "Latch ALU:ALU\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[2\] " "Latch ALU:ALU\|C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[1\] " "Latch ALU:ALU\|C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[0\] " "Latch ALU:ALU\|C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[14\] " "Latch shifter:sf\|C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[13\] " "Latch shifter:sf\|C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[12\] " "Latch shifter:sf\|C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[11\] " "Latch shifter:sf\|C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[10\] " "Latch shifter:sf\|C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492187 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[9\] " "Latch shifter:sf\|C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[8\] " "Latch shifter:sf\|C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|C\[16\] " "Latch ALU:ALU\|C\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[7\] " "Latch shifter:sf\|C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[6\] " "Latch shifter:sf\|C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[5\] " "Latch shifter:sf\|C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[4\] " "Latch shifter:sf\|C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|cond\[1\] " "Latch shifter:sf\|cond\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register:IR\|DataOut\[3\] " "Ports D and ENA on the latch are fed by the same signal register:IR\|DataOut\[3\]" {  } { { "register.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/register.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ctl:ctl\|opcode_wire\[3\] " "Ports ENA and CLR on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[3\] " "Latch shifter:sf\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[2\] " "Latch shifter:sf\|C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[1\] " "Latch shifter:sf\|C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter:sf\|C\[0\] " "Latch shifter:sf\|C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[3\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[3\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "shifter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/shifter.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|cond\[0\] " "Latch ALU:ALU\|cond\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:ctl\|opcode_wire\[1\] " "Ports D and ENA on the latch are fed by the same signal ctl:ctl\|opcode_wire\[1\]" {  } { { "ctl.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ctl.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684388492188 ""}  } { { "ALU.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684388492188 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "phasecounter.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/phasecounter.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684388492191 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684388492191 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[0\] GND " "Pin \"out2\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|out2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[0\] GND " "Pin \"out3\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|out3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[1\] GND " "Pin \"out3\[1\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|out3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[5\] VCC " "Pin \"out3\[5\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|out3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[6\] VCC " "Pin \"out3\[6\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|out3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_2\[0\] GND " "Pin \"disp_2\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|disp_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_3\[0\] GND " "Pin \"disp_3\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|disp_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_4\[0\] GND " "Pin \"disp_4\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|disp_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_5\[0\] GND " "Pin \"disp_5\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|disp_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_6\[0\] GND " "Pin \"disp_6\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|disp_6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_7\[0\] GND " "Pin \"disp_7\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|disp_7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp_8\[0\] GND " "Pin \"disp_8\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/simple.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684388492835 "|simple|disp_8[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684388492835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388492929 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"counta2:c2\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_87f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""} { "Info" "ISCL_SCL_CELL_NAME" "display:ds\|lpm_divide:Mod0\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"display:ds\|lpm_divide:Mod0\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/db/alt_u_div_c4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1684388494793 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1684388494793 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/019/a0192807/2023-simple-2023-team23/middle/simple/output_files/simple.map.smsg " "Generated suppressed messages file /export/home/019/a0192807/2023-simple-2023-team23/middle/simple/output_files/simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388494987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684388495599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684388495599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3232 " "Implemented 3232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684388495745 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684388495745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3092 " "Implemented 3092 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684388495745 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684388495745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684388495745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684388495768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 14:41:35 2023 " "Processing ended: Thu May 18 14:41:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684388495768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684388495768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684388495768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684388495768 ""}
