############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name conv2d "conv2d"
set_directive_interface -mode s_axilite "conv2d"
set_directive_interface -mode s_axilite "conv2d" ksize
set_directive_interface -mode s_axilite "conv2d" y
set_directive_interface -mode s_axilite "conv2d" width
set_directive_interface -mode s_axilite "conv2d" height
set_directive_interface -mode s_axilite "conv2d" x
set_directive_interface -mode s_axilite "conv2d" weight
set_directive_interface -mode s_axilite "conv2d" out_channels
set_directive_interface -mode s_axilite "conv2d" bias
set_directive_interface -mode s_axilite "conv2d" in_channels
