Analysis & Synthesis report for calculator
Tue Nov 15 14:16:38 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |calculator|division:division|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |calculator
 13. Parameter Settings for User Entity Instance: adder_and_subtractor:add
 14. Parameter Settings for User Entity Instance: adder_and_subtractor:sub
 15. Parameter Settings for User Entity Instance: Multiplication:multiplication
 16. Parameter Settings for User Entity Instance: division:division
 17. Parameter Settings for User Entity Instance: BCD_2_digit_7_seg_display:convert_binary
 18. Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_1
 19. Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_2
 20. Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_3
 21. Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_4
 22. Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_5
 23. Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_6
 24. Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div3
 25. Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div2
 26. Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod3
 27. Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod2
 28. Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div1
 29. Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod1
 31. Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod0
 32. Port Connectivity Checks: "BCD_2_digit_7_seg_display:convert_binary"
 33. Port Connectivity Checks: "adder_and_subtractor:sub"
 34. Port Connectivity Checks: "adder_and_subtractor:add"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 15 14:16:38 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; calculator                                  ;
; Top-level Entity Name           ; calculator                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 313                                         ;
; Total pins                      ; 78                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; calculator         ; calculator         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; calculator.vhd                   ; yes             ; User VHDL File               ; D:/year_2/Digital Lab/FinalCalculator/calculator.vhd                       ;         ;
; adder_and_subtractor.vhd         ; yes             ; User VHDL File               ; D:/year_2/Digital Lab/FinalCalculator/adder_and_subtractor.vhd             ;         ;
; Multiplication.vhd               ; yes             ; User VHDL File               ; D:/year_2/Digital Lab/FinalCalculator/Multiplication.vhd                   ;         ;
; division.vhd                     ; yes             ; User VHDL File               ; D:/year_2/Digital Lab/FinalCalculator/division.vhd                         ;         ;
; BCD_2_digit_7_seg_display.vhd    ; yes             ; User VHDL File               ; D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd        ;         ;
; BCD_to_7_segmen.vhd              ; yes             ; User VHDL File               ; D:/year_2/Digital Lab/FinalCalculator/BCD_to_7_segmen.vhd                  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; db/lpm_divide_hbm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/year_2/Digital Lab/FinalCalculator/db/lpm_divide_hbm.tdf                ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/year_2/Digital Lab/FinalCalculator/db/sign_div_unsign_nlh.tdf           ;         ;
; db/alt_u_div_kve.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/year_2/Digital Lab/FinalCalculator/db/alt_u_div_kve.tdf                 ;         ;
; db/lpm_divide_ebm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/year_2/Digital Lab/FinalCalculator/db/lpm_divide_ebm.tdf                ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/year_2/Digital Lab/FinalCalculator/db/sign_div_unsign_klh.tdf           ;         ;
; db/alt_u_div_eve.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/year_2/Digital Lab/FinalCalculator/db/alt_u_div_eve.tdf                 ;         ;
; db/lpm_divide_u4m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/year_2/Digital Lab/FinalCalculator/db/lpm_divide_u4m.tdf                ;         ;
; db/sign_div_unsign_1nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/year_2/Digital Lab/FinalCalculator/db/sign_div_unsign_1nh.tdf           ;         ;
; db/alt_u_div_82f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/year_2/Digital Lab/FinalCalculator/db/alt_u_div_82f.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 537       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 989       ;
;     -- 7 input functions                    ; 4         ;
;     -- 6 input functions                    ; 71        ;
;     -- 5 input functions                    ; 19        ;
;     -- 4 input functions                    ; 162       ;
;     -- <=3 input functions                  ; 733       ;
;                                             ;           ;
; Dedicated logic registers                   ; 313       ;
;                                             ;           ;
; I/O pins                                    ; 78        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 313       ;
; Total fan-out                               ; 4299      ;
; Average fan-out                             ; 2.95      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Entity Name               ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |calculator                                   ; 989 (0)             ; 313 (0)                   ; 0                 ; 0          ; 78   ; 0            ; |calculator                                                                                                                                          ; calculator                ; work         ;
;    |BCD_2_digit_7_seg_display:convert_binary| ; 696 (28)            ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary                                                                                                 ; BCD_2_digit_7_seg_display ; work         ;
;       |lpm_divide:Div0|                       ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div0                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_ebm:auto_generated|      ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div0|lpm_divide_ebm:auto_generated                                                   ; lpm_divide_ebm            ; work         ;
;             |sign_div_unsign_klh:divider|     ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh       ; work         ;
;                |alt_u_div_eve:divider|        ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve             ; work         ;
;       |lpm_divide:Div1|                       ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div1                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_hbm:auto_generated|      ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div1|lpm_divide_hbm:auto_generated                                                   ; lpm_divide_hbm            ; work         ;
;             |sign_div_unsign_nlh:divider|     ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh       ; work         ;
;                |alt_u_div_kve:divider|        ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div1|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve             ; work         ;
;       |lpm_divide:Div2|                       ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div2                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_ebm:auto_generated|      ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div2|lpm_divide_ebm:auto_generated                                                   ; lpm_divide_ebm            ; work         ;
;             |sign_div_unsign_klh:divider|     ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div2|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh       ; work         ;
;                |alt_u_div_eve:divider|        ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div2|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider ; alt_u_div_eve             ; work         ;
;       |lpm_divide:Div3|                       ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div3                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_hbm:auto_generated|      ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div3|lpm_divide_hbm:auto_generated                                                   ; lpm_divide_hbm            ; work         ;
;             |sign_div_unsign_nlh:divider|     ; 62 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div3|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh       ; work         ;
;                |alt_u_div_kve:divider|        ; 62 (62)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div3|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider ; alt_u_div_kve             ; work         ;
;       |lpm_divide:Mod0|                       ; 110 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod0                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_u4m:auto_generated|      ; 110 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod0|lpm_divide_u4m:auto_generated                                                   ; lpm_divide_u4m            ; work         ;
;             |sign_div_unsign_1nh:divider|     ; 110 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod0|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh       ; work         ;
;                |alt_u_div_82f:divider|        ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod0|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider ; alt_u_div_82f             ; work         ;
;       |lpm_divide:Mod1|                       ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod1                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_u4m:auto_generated|      ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod1|lpm_divide_u4m:auto_generated                                                   ; lpm_divide_u4m            ; work         ;
;             |sign_div_unsign_1nh:divider|     ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod1|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh       ; work         ;
;                |alt_u_div_82f:divider|        ; 91 (91)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod1|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider ; alt_u_div_82f             ; work         ;
;       |lpm_divide:Mod2|                       ; 110 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod2                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_u4m:auto_generated|      ; 110 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod2|lpm_divide_u4m:auto_generated                                                   ; lpm_divide_u4m            ; work         ;
;             |sign_div_unsign_1nh:divider|     ; 110 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod2|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh       ; work         ;
;                |alt_u_div_82f:divider|        ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod2|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider ; alt_u_div_82f             ; work         ;
;       |lpm_divide:Mod3|                       ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod3                                                                                 ; lpm_divide                ; work         ;
;          |lpm_divide_u4m:auto_generated|      ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod3|lpm_divide_u4m:auto_generated                                                   ; lpm_divide_u4m            ; work         ;
;             |sign_div_unsign_1nh:divider|     ; 91 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod3|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider                       ; sign_div_unsign_1nh       ; work         ;
;                |alt_u_div_82f:divider|        ; 91 (91)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod3|lpm_divide_u4m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_82f:divider ; alt_u_div_82f             ; work         ;
;    |BCD_to_7_segmen:seven_seg_display_1|      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_to_7_segmen:seven_seg_display_1                                                                                                      ; BCD_to_7_segmen           ; work         ;
;    |BCD_to_7_segmen:seven_seg_display_2|      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_to_7_segmen:seven_seg_display_2                                                                                                      ; BCD_to_7_segmen           ; work         ;
;    |BCD_to_7_segmen:seven_seg_display_3|      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_to_7_segmen:seven_seg_display_3                                                                                                      ; BCD_to_7_segmen           ; work         ;
;    |BCD_to_7_segmen:seven_seg_display_4|      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_to_7_segmen:seven_seg_display_4                                                                                                      ; BCD_to_7_segmen           ; work         ;
;    |BCD_to_7_segmen:seven_seg_display_5|      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_to_7_segmen:seven_seg_display_5                                                                                                      ; BCD_to_7_segmen           ; work         ;
;    |BCD_to_7_segmen:seven_seg_display_6|      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |calculator|BCD_to_7_segmen:seven_seg_display_6                                                                                                      ; BCD_to_7_segmen           ; work         ;
;    |Multiplication:multiplication|            ; 66 (66)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |calculator|Multiplication:multiplication                                                                                                            ; Multiplication            ; work         ;
;    |adder_and_subtractor:add|                 ; 70 (70)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |calculator|adder_and_subtractor:add                                                                                                                 ; adder_and_subtractor      ; work         ;
;    |adder_and_subtractor:sub|                 ; 22 (22)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |calculator|adder_and_subtractor:sub                                                                                                                 ; adder_and_subtractor      ; work         ;
;    |division:division|                        ; 93 (93)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |calculator|division:division                                                                                                                        ; division                  ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |calculator|division:division|state ;
+----------+----------+----------+--------------------+
; Name     ; state.S2 ; state.S1 ; state.S0           ;
+----------+----------+----------+--------------------+
; state.S0 ; 0        ; 0        ; 0                  ;
; state.S1 ; 0        ; 1        ; 1                  ;
; state.S2 ; 1        ; 0        ; 1                  ;
+----------+----------+----------+--------------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+------------------------------------------+------------------------------------------------------+
; Register name                            ; Reason for Removal                                   ;
+------------------------------------------+------------------------------------------------------+
; adder_and_subtractor:sub|DONE            ; Merged with adder_and_subtractor:add|DONE            ;
; adder_and_subtractor:sub|bit_counter[2]  ; Merged with adder_and_subtractor:add|bit_counter[2]  ;
; adder_and_subtractor:sub|bit_counter[1]  ; Merged with adder_and_subtractor:add|bit_counter[1]  ;
; adder_and_subtractor:sub|bit_counter[0]  ; Merged with adder_and_subtractor:add|bit_counter[0]  ;
; adder_and_subtractor:sub|bit_counter[3]  ; Merged with adder_and_subtractor:add|bit_counter[3]  ;
; adder_and_subtractor:sub|bit_counter[31] ; Merged with adder_and_subtractor:add|bit_counter[31] ;
; adder_and_subtractor:sub|bit_counter[30] ; Merged with adder_and_subtractor:add|bit_counter[30] ;
; adder_and_subtractor:sub|bit_counter[29] ; Merged with adder_and_subtractor:add|bit_counter[29] ;
; adder_and_subtractor:sub|bit_counter[28] ; Merged with adder_and_subtractor:add|bit_counter[28] ;
; adder_and_subtractor:sub|bit_counter[27] ; Merged with adder_and_subtractor:add|bit_counter[27] ;
; adder_and_subtractor:sub|bit_counter[26] ; Merged with adder_and_subtractor:add|bit_counter[26] ;
; adder_and_subtractor:sub|bit_counter[25] ; Merged with adder_and_subtractor:add|bit_counter[25] ;
; adder_and_subtractor:sub|bit_counter[24] ; Merged with adder_and_subtractor:add|bit_counter[24] ;
; adder_and_subtractor:sub|bit_counter[23] ; Merged with adder_and_subtractor:add|bit_counter[23] ;
; adder_and_subtractor:sub|bit_counter[22] ; Merged with adder_and_subtractor:add|bit_counter[22] ;
; adder_and_subtractor:sub|bit_counter[21] ; Merged with adder_and_subtractor:add|bit_counter[21] ;
; adder_and_subtractor:sub|bit_counter[20] ; Merged with adder_and_subtractor:add|bit_counter[20] ;
; adder_and_subtractor:sub|bit_counter[19] ; Merged with adder_and_subtractor:add|bit_counter[19] ;
; adder_and_subtractor:sub|bit_counter[18] ; Merged with adder_and_subtractor:add|bit_counter[18] ;
; adder_and_subtractor:sub|bit_counter[17] ; Merged with adder_and_subtractor:add|bit_counter[17] ;
; adder_and_subtractor:sub|bit_counter[16] ; Merged with adder_and_subtractor:add|bit_counter[16] ;
; adder_and_subtractor:sub|bit_counter[15] ; Merged with adder_and_subtractor:add|bit_counter[15] ;
; adder_and_subtractor:sub|bit_counter[14] ; Merged with adder_and_subtractor:add|bit_counter[14] ;
; adder_and_subtractor:sub|bit_counter[13] ; Merged with adder_and_subtractor:add|bit_counter[13] ;
; adder_and_subtractor:sub|bit_counter[12] ; Merged with adder_and_subtractor:add|bit_counter[12] ;
; adder_and_subtractor:sub|bit_counter[11] ; Merged with adder_and_subtractor:add|bit_counter[11] ;
; adder_and_subtractor:sub|bit_counter[10] ; Merged with adder_and_subtractor:add|bit_counter[10] ;
; adder_and_subtractor:sub|bit_counter[9]  ; Merged with adder_and_subtractor:add|bit_counter[9]  ;
; adder_and_subtractor:sub|bit_counter[8]  ; Merged with adder_and_subtractor:add|bit_counter[8]  ;
; adder_and_subtractor:sub|bit_counter[7]  ; Merged with adder_and_subtractor:add|bit_counter[7]  ;
; adder_and_subtractor:sub|bit_counter[6]  ; Merged with adder_and_subtractor:add|bit_counter[6]  ;
; adder_and_subtractor:sub|bit_counter[5]  ; Merged with adder_and_subtractor:add|bit_counter[5]  ;
; adder_and_subtractor:sub|bit_counter[4]  ; Merged with adder_and_subtractor:add|bit_counter[4]  ;
; adder_and_subtractor:sub|state           ; Merged with adder_and_subtractor:add|state           ;
; division:division|Data_B[10]             ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 35   ;                                                      ;
+------------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 313   ;
; Number of registers using Synchronous Clear  ; 152   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 139   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 242   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |calculator|BCD_2_digit_7_seg_display:convert_binary|RResult[0]     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |calculator|Multiplication:multiplication|Data_B[3]                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |calculator|Multiplication:multiplication|Data_Product[9]           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |calculator|BCD_2_digit_7_seg_display:convert_binary|int_data_6r[3] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |calculator|BCD_2_digit_7_seg_display:convert_binary|int_data_6r[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |calculator|Multiplication:multiplication|Data_A[2]                 ;
; 4:1                ; 46 bits   ; 92 LEs        ; 0 LEs                ; 92 LEs                 ; Yes        ; |calculator|division:division|bit_counter[30]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |calculator|division:division|Data_B[9]                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |calculator|division:division|Data_A[9]                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |calculator|division:division|Data_A[1]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |calculator|division:division|state                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |calculator|adder_and_subtractor:add|Mux0                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |calculator|adder_and_subtractor:sub|Mux2                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |calculator ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; N              ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_and_subtractor:add ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_and_subtractor:sub ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplication:multiplication ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: division:division ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 5     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_2_digit_7_seg_display:convert_binary ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_2 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_3 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_4 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_5 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD_to_7_segmen:seven_seg_display_6 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 5     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_u4m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_u4m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_u4m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_u4m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_2_digit_7_seg_display:convert_binary" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; overflow ; Input ; Info     ; Stuck at VCC                           ;
+----------+-------+----------+----------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "adder_and_subtractor:sub" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; m    ; Input ; Info     ; Stuck at VCC               ;
+------+-------+----------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_and_subtractor:add"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; m                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout_sub_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 313                         ;
;     CLR               ; 12                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 11                          ;
;     ENA CLR           ; 80                          ;
;     ENA CLR SCLR      ; 46                          ;
;     ENA SCLR          ; 105                         ;
;     plain             ; 58                          ;
; arriav_lcell_comb     ; 990                         ;
;     arith             ; 475                         ;
;         0 data inputs ; 80                          ;
;         1 data inputs ; 137                         ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 142                         ;
;         4 data inputs ; 76                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 452                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 170                         ;
;         3 data inputs ; 100                         ;
;         4 data inputs ; 86                          ;
;         5 data inputs ; 19                          ;
;         6 data inputs ; 71                          ;
;     shared            ; 59                          ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 10                          ;
; boundary_port         ; 78                          ;
;                       ;                             ;
; Max LUT depth         ; 14.70                       ;
; Average LUT depth     ; 7.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 15 14:16:31 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file calculator.vhd
    Info (12022): Found design unit 1: calculator-struct File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 22
    Info (12023): Found entity 1: calculator File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder_and_subtractor.vhd
    Info (12022): Found design unit 1: adder_and_subtractor-data_flow File: D:/year_2/Digital Lab/FinalCalculator/adder_and_subtractor.vhd Line: 17
    Info (12023): Found entity 1: adder_and_subtractor File: D:/year_2/Digital Lab/FinalCalculator/adder_and_subtractor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file multiplication.vhd
    Info (12022): Found design unit 1: Multiplication-Behave File: D:/year_2/Digital Lab/FinalCalculator/Multiplication.vhd Line: 14
    Info (12023): Found entity 1: Multiplication File: D:/year_2/Digital Lab/FinalCalculator/Multiplication.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file division.vhd
    Info (12022): Found design unit 1: division-data_flow File: D:/year_2/Digital Lab/FinalCalculator/division.vhd Line: 16
    Info (12023): Found entity 1: division File: D:/year_2/Digital Lab/FinalCalculator/division.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bcd_2_digit_7_seg_display.vhd
    Info (12022): Found design unit 1: BCD_2_digit_7_seg_display-Behavioral File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 34
    Info (12023): Found entity 1: BCD_2_digit_7_seg_display File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bcd_to_7_segmen.vhd
    Info (12022): Found design unit 1: BCD_to_7_segmen-data_process File: D:/year_2/Digital Lab/FinalCalculator/BCD_to_7_segmen.vhd Line: 13
    Info (12023): Found entity 1: BCD_to_7_segmen File: D:/year_2/Digital Lab/FinalCalculator/BCD_to_7_segmen.vhd Line: 4
Info (12127): Elaborating entity "calculator" for the top level hierarchy
Info (12129): Elaborating entity "adder_and_subtractor" using architecture "A:data_flow" for hierarchy "adder_and_subtractor:add" File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 43
Info (12129): Elaborating entity "Multiplication" using architecture "A:behave" for hierarchy "Multiplication:multiplication" File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 66
Info (12129): Elaborating entity "division" using architecture "A:data_flow" for hierarchy "division:division" File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 76
Info (12129): Elaborating entity "BCD_2_digit_7_seg_display" using architecture "A:behavioral" for hierarchy "BCD_2_digit_7_seg_display:convert_binary" File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 88
Warning (10541): VHDL Signal Declaration warning at BCD_2_digit_7_seg_display.vhd(19): used implicit default value for signal "Done" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at BCD_2_digit_7_seg_display.vhd(20): used implicit default value for signal "Result" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at BCD_2_digit_7_seg_display.vhd(22): used implicit default value for signal "Remainder" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 22
Warning (10492): VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(120): signal "int_data_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 120
Warning (10492): VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(121): signal "int_data_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 121
Warning (10492): VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(122): signal "int_data_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 122
Warning (10492): VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(123): signal "int_data_4r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 123
Warning (10492): VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(124): signal "int_data_5r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 124
Warning (10492): VHDL Process Statement warning at BCD_2_digit_7_seg_display.vhd(125): signal "int_data_6r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 125
Info (12129): Elaborating entity "BCD_to_7_segmen" using architecture "A:data_process" for hierarchy "BCD_to_7_segmen:seven_seg_display_1" File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 116
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD_2_digit_7_seg_display:convert_binary|Div3" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 97
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD_2_digit_7_seg_display:convert_binary|Div2" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD_2_digit_7_seg_display:convert_binary|Mod3" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD_2_digit_7_seg_display:convert_binary|Mod2" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 95
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD_2_digit_7_seg_display:convert_binary|Div1" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 94
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD_2_digit_7_seg_display:convert_binary|Div0" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 93
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD_2_digit_7_seg_display:convert_binary|Mod1" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 93
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "BCD_2_digit_7_seg_display:convert_binary|Mod0" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 92
Info (12130): Elaborated megafunction instantiation "BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div3" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 97
Info (12133): Instantiated megafunction "BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div3" with the following parameter: File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 97
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: D:/year_2/Digital Lab/FinalCalculator/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/year_2/Digital Lab/FinalCalculator/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: D:/year_2/Digital Lab/FinalCalculator/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div2" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 96
Info (12133): Instantiated megafunction "BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Div2" with the following parameter: File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 96
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: D:/year_2/Digital Lab/FinalCalculator/db/lpm_divide_ebm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/year_2/Digital Lab/FinalCalculator/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: D:/year_2/Digital Lab/FinalCalculator/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod3" File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 96
Info (12133): Instantiated megafunction "BCD_2_digit_7_seg_display:convert_binary|lpm_divide:Mod3" with the following parameter: File: D:/year_2/Digital Lab/FinalCalculator/BCD_2_digit_7_seg_display.vhd Line: 96
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf
    Info (12023): Found entity 1: lpm_divide_u4m File: D:/year_2/Digital Lab/FinalCalculator/db/lpm_divide_u4m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: D:/year_2/Digital Lab/FinalCalculator/db/sign_div_unsign_1nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf
    Info (12023): Found entity 1: alt_u_div_82f File: D:/year_2/Digital Lab/FinalCalculator/db/alt_u_div_82f.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Result[0]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 11
    Warning (13410): Pin "Result[1]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 11
    Warning (13410): Pin "Result[2]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 11
    Warning (13410): Pin "Result[3]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 11
    Warning (13410): Pin "Result[4]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 11
    Warning (13410): Pin "Result[5]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 11
    Warning (13410): Pin "Result[6]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 11
    Warning (13410): Pin "Result[7]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 11
    Warning (13410): Pin "Result[8]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 11
    Warning (13410): Pin "Result[9]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 11
    Warning (13410): Pin "Remainder[0]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 12
    Warning (13410): Pin "Remainder[1]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 12
    Warning (13410): Pin "Remainder[2]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 12
    Warning (13410): Pin "Remainder[3]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 12
    Warning (13410): Pin "Remainder[4]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 12
    Warning (13410): Pin "Remainder[5]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 12
    Warning (13410): Pin "Remainder[6]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 12
    Warning (13410): Pin "Remainder[7]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 12
    Warning (13410): Pin "Remainder[8]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 12
    Warning (13410): Pin "Remainder[9]" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 12
    Warning (13410): Pin "Done" is stuck at GND File: D:/year_2/Digital Lab/FinalCalculator/calculator.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1148 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 63 output pins
    Info (21061): Implemented 1070 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Tue Nov 15 14:16:38 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


