$date
	Sat Oct 22 23:33:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#955261
b10101 !
1"
#955262
b10101 &
b10101 %
1$
#955263
0"
#955266
b1000000 &
b1000000 %
#955270
b100000 &
b100000 %
#955274
b10000 &
b10000 %
#955278
b1000 &
b1000 %
#955282
b100 &
b100 %
#955286
b10 &
b10 %
#955290
b1 &
b1 %
1#
#955294
b0 &
0#
b0 %
0$
#1895640
1"
#1895642
b10101 &
b10101 %
1$
#1895643
0"
#1895646
b1000000 &
b1000000 %
#1895650
b100000 &
b100000 %
#1895654
b10000 &
b10000 %
#1895658
b1000 &
b1000 %
#1895662
b100 &
b100 %
#1895666
b10 &
b10 %
#1895670
b1 &
1#
b1 %
#1895674
b0 &
b0 %
0#
0$
#2949534
b1001 &
b1001 %
1$
b1001 !
1"
#2949535
0"
#2949538
b11100 &
b11100 %
#2949542
b1110 &
b1110 %
#2949546
b111 &
b111 %
#2949550
b10110 &
b10110 %
#2949554
b1011 &
b1011 %
#2949558
b100010 &
b100010 %
#2949562
b10001 &
b10001 %
#2949566
b110100 &
b110100 %
#2949570
b11010 &
b11010 %
#2949574
b1101 &
b1101 %
#2949578
b101000 &
b101000 %
#2949582
b10100 &
b10100 %
#2949586
b1010 &
b1010 %
#2949590
b101 &
b101 %
#2949594
b10000 &
b10000 %
#2949598
b1000 &
b1000 %
#2949602
b100 &
b100 %
#2949606
b10 &
b10 %
#2949610
b1 &
b1 %
1#
#2949614
b0 &
0#
b0 %
0$
#4500012
