P "CDS_LMAN_SYM_OUTLINE" "-325,1425,625,-75" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
M -325 -75 -325 1425 -1 0
M -325 -75 605 -75 -1 0
M -325 1425 605 1425 -1 0
M 605 1425 605 -75 -1 0
T 165 1328 0 0 32 0 0 1 0 17 0
xc7a200tfbg676
L -375 1225 -325 1225 -1 0
C -375 1225 "IO_0_15" -400 1225 0 1 32 0 R
X "PIN_TEXT" "IO_0_15" -315 1225 0 0 24 0 0 0 0 0 1 0 0
L -375 925 -325 925 -1 0
C -375 925 "IO_L3N_T0_DQS_AD1N_15" -400 925 0 1 32 0 R
X "PIN_TEXT" "IO_L3N_T0_DQS_AD1N_15" -315 925 0 0 24 0 0 0 0 0 1 0 0
L -375 825 -325 825 -1 0
C -375 825 "IO_L4N_T0_15" -400 825 0 1 32 0 R
X "PIN_TEXT" "IO_L4N_T0_15" -315 825 0 0 24 0 0 0 0 0 1 0 0
L -375 675 -325 675 -1 0
C -375 675 "IO_L6P_T0_15" -400 675 0 1 32 0 R
X "PIN_TEXT" "IO_L6P_T0_15" -315 675 0 0 24 0 0 0 0 0 1 0 0
L -375 575 -325 575 -1 0
C -375 575 "IO_L7P_T1_AD2P_15" -400 575 0 1 32 0 R
X "PIN_TEXT" "IO_L7P_T1_AD2P_15" -315 575 0 0 24 0 0 0 0 0 1 0 0
L -375 525 -325 525 -1 0
C -375 525 "IO_L7N_T1_AD2N_15" -400 525 0 1 32 0 R
X "PIN_TEXT" "IO_L7N_T1_AD2N_15" -315 525 0 0 24 0 0 0 0 0 1 0 0
L -375 425 -325 425 -1 0
C -375 425 "IO_L8N_T1_AD10N_15" -400 425 0 1 32 0 R
X "PIN_TEXT" "IO_L8N_T1_AD10N_15" -315 425 0 0 24 0 0 0 0 0 1 0 0
L -375 275 -325 275 -1 0
C -375 275 "IO_L10P_T1_AD11P_15" -400 275 0 1 32 0 R
X "PIN_TEXT" "IO_L10P_T1_AD11P_15" -315 275 0 0 24 0 0 0 0 0 1 0 0
L 650 25 600 25 -1 0
C 650 25 "IO_L13P_T2_MRCC_15" 675 25 0 1 32 0 L
X "PIN_TEXT" "IO_L13P_T2_MRCC_15" 590 25 0 0 24 0 0 2 0 0 1 0 0
L 650 75 600 75 -1 0
C 650 75 "IO_L13N_T2_MRCC_15" 675 75 0 1 32 0 L
X "PIN_TEXT" "IO_L13N_T2_MRCC_15" 590 75 0 0 24 0 0 2 0 0 1 0 0
L 650 125 600 125 -1 0
C 650 125 "IO_L14P_T2_SRCC_15" 675 125 0 1 32 0 L
X "PIN_TEXT" "IO_L14P_T2_SRCC_15" 590 125 0 0 24 0 0 2 0 0 1 0 0
L 650 175 600 175 -1 0
C 650 175 "IO_L14N_T2_SRCC_15" 675 175 0 1 32 0 L
X "PIN_TEXT" "IO_L14N_T2_SRCC_15" 590 175 0 0 24 0 0 2 0 0 1 0 0
L 650 225 600 225 -1 0
C 650 225 "IO_L15P_T2_DQS_15" 675 225 0 1 32 0 L
X "PIN_TEXT" "IO_L15P_T2_DQS_15" 590 225 0 0 24 0 0 2 0 0 1 0 0
L 650 275 600 275 -1 0
C 650 275 "IO_L15N_T2_DQS_ADV_B_15" 675 275 0 1 32 0 L
X "PIN_TEXT" "IO_L15N_T2_DQS_ADV_B_15" 590 275 0 0 24 0 0 2 0 0 1 0 0
L 650 325 600 325 -1 0
C 650 325 "IO_L16P_T2_A28_15" 675 325 0 1 32 0 L
X "PIN_TEXT" "IO_L16P_T2_A28_15" 590 325 0 0 24 0 0 2 0 0 1 0 0
L 650 375 600 375 -1 0
C 650 375 "IO_L16N_T2_A27_15" 675 375 0 1 32 0 L
X "PIN_TEXT" "IO_L16N_T2_A27_15" 590 375 0 0 24 0 0 2 0 0 1 0 0
L 650 425 600 425 -1 0
C 650 425 "IO_L17P_T2_A26_15" 675 425 0 1 32 0 L
X "PIN_TEXT" "IO_L17P_T2_A26_15" 590 425 0 0 24 0 0 2 0 0 1 0 0
L 650 475 600 475 -1 0
C 650 475 "IO_L17N_T2_A25_15" 675 475 0 1 32 0 L
X "PIN_TEXT" "IO_L17N_T2_A25_15" 590 475 0 0 24 0 0 2 0 0 1 0 0
L 650 525 600 525 -1 0
C 650 525 "IO_L18P_T2_A24_15" 675 525 0 1 32 0 L
X "PIN_TEXT" "IO_L18P_T2_A24_15" 590 525 0 0 24 0 0 2 0 0 1 0 0
L 650 575 600 575 -1 0
C 650 575 "IO_L18N_T2_A23_15" 675 575 0 1 32 0 L
X "PIN_TEXT" "IO_L18N_T2_A23_15" 590 575 0 0 24 0 0 2 0 0 1 0 0
L 650 625 600 625 -1 0
C 650 625 "IO_L19P_T3_A22_15" 675 625 0 1 32 0 L
X "PIN_TEXT" "IO_L19P_T3_A22_15" 590 625 0 0 24 0 0 2 0 0 1 0 0
L 650 675 600 675 -1 0
C 650 675 "IO_L19N_T3_A21_VREF_15" 675 675 0 1 32 0 L
X "PIN_TEXT" "IO_L19N_T3_A21_VREF_15" 590 675 0 0 24 0 0 2 0 0 1 0 0
L 650 725 600 725 -1 0
C 650 725 "IO_L20P_T3_A20_15" 675 725 0 1 32 0 L
X "PIN_TEXT" "IO_L20P_T3_A20_15" 590 725 0 0 24 0 0 2 0 0 1 0 0
L 650 775 600 775 -1 0
C 650 775 "IO_L20N_T3_A19_15" 675 775 0 1 32 0 L
X "PIN_TEXT" "IO_L20N_T3_A19_15" 590 775 0 0 24 0 0 2 0 0 1 0 0
L 650 825 600 825 -1 0
C 650 825 "IO_L21P_T3_DQS_15" 675 825 0 1 32 0 L
X "PIN_TEXT" "IO_L21P_T3_DQS_15" 590 825 0 0 24 0 0 2 0 0 1 0 0
L 650 875 600 875 -1 0
C 650 875 "IO_L21N_T3_DQS_A18_15" 675 875 0 1 32 0 L
X "PIN_TEXT" "IO_L21N_T3_DQS_A18_15" 590 875 0 0 24 0 0 2 0 0 1 0 0
L 650 925 600 925 -1 0
C 650 925 "IO_L22P_T3_A17_15" 675 925 0 1 32 0 L
X "PIN_TEXT" "IO_L22P_T3_A17_15" 590 925 0 0 24 0 0 2 0 0 1 0 0
L 650 975 600 975 -1 0
C 650 975 "IO_L22N_T3_A16_15" 675 975 0 1 32 0 L
X "PIN_TEXT" "IO_L22N_T3_A16_15" 590 975 0 0 24 0 0 2 0 0 1 0 0
L 650 1025 600 1025 -1 0
C 650 1025 "IO_L23P_T3_FOE_B_15" 675 1025 0 1 32 0 L
X "PIN_TEXT" "IO_L23P_T3_FOE_B_15" 590 1025 0 0 24 0 0 2 0 0 1 0 0
L 650 1075 600 1075 -1 0
C 650 1075 "IO_L23N_T3_FWE_B_15" 675 1075 0 1 32 0 L
X "PIN_TEXT" "IO_L23N_T3_FWE_B_15" 590 1075 0 0 24 0 0 2 0 0 1 0 0
L 650 1125 600 1125 -1 0
C 650 1125 "IO_L24P_T3_RS1_15" 675 1125 0 1 32 0 L
X "PIN_TEXT" "IO_L24P_T3_RS1_15" 590 1125 0 0 24 0 0 2 0 0 1 0 0
L 650 1175 600 1175 -1 0
C 650 1175 "IO_L24N_T3_RS0_15" 675 1175 0 1 32 0 L
X "PIN_TEXT" "IO_L24N_T3_RS0_15" 590 1175 0 0 24 0 0 2 0 0 1 0 0
L -375 -25 -325 -25 -1 0
C -375 -25 "IO_25_15" -400 -25 0 1 32 0 R
X "PIN_TEXT" "IO_25_15" -315 -25 0 0 24 0 0 0 0 0 1 0 0
L -375 25 -325 25 -1 0
C -375 25 "IO_L12N_T1_MRCC_15" -400 25 0 1 32 0 R
X "PIN_TEXT" "IO_L12N_T1_MRCC_15" -315 25 0 0 24 0 0 0 0 0 1 0 0
L -375 75 -325 75 -1 0
C -375 75 "IO_L12P_T1_MRCC_15" -400 75 0 1 32 0 R
X "PIN_TEXT" "IO_L12P_T1_MRCC_15" -315 75 0 0 24 0 0 0 0 0 1 0 0
L -375 125 -325 125 -1 0
C -375 125 "IO_L11N_T1_SRCC_15" -400 125 0 1 32 0 R
X "PIN_TEXT" "IO_L11N_T1_SRCC_15" -315 125 0 0 24 0 0 0 0 0 1 0 0
L -375 175 -325 175 -1 0
C -375 175 "IO_L11P_T1_SRCC_15" -400 175 0 1 32 0 R
X "PIN_TEXT" "IO_L11P_T1_SRCC_15" -315 175 0 0 24 0 0 0 0 0 1 0 0
L -375 225 -325 225 -1 0
C -375 225 "IO_L10N_T1_AD11N_15" -400 225 0 1 32 0 R
X "PIN_TEXT" "IO_L10N_T1_AD11N_15" -315 225 0 0 24 0 0 0 0 0 1 0 0
L -375 325 -325 325 -1 0
C -375 325 "IO_L9N_T1_DQS_AD3N_15" -400 325 0 1 32 0 R
X "PIN_TEXT" "IO_L9N_T1_DQS_AD3N_15" -315 325 0 0 24 0 0 0 0 0 1 0 0
L -375 375 -325 375 -1 0
C -375 375 "IO_L9P_T1_DQS_AD3P_15" -400 375 0 1 32 0 R
X "PIN_TEXT" "IO_L9P_T1_DQS_AD3P_15" -315 375 0 0 24 0 0 0 0 0 1 0 0
L -375 475 -325 475 -1 0
C -375 475 "IO_L8P_T1_AD10P_15" -400 475 0 1 32 0 R
X "PIN_TEXT" "IO_L8P_T1_AD10P_15" -315 475 0 0 24 0 0 0 0 0 1 0 0
L -375 625 -325 625 -1 0
C -375 625 "IO_L6N_T0_VREF_15" -400 625 0 1 32 0 R
X "PIN_TEXT" "IO_L6N_T0_VREF_15" -315 625 0 0 24 0 0 0 0 0 1 0 0
L -375 725 -325 725 -1 0
C -375 725 "IO_L5N_T0_AD9N_15" -400 725 0 1 32 0 R
X "PIN_TEXT" "IO_L5N_T0_AD9N_15" -315 725 0 0 24 0 0 0 0 0 1 0 0
L -375 775 -325 775 -1 0
C -375 775 "IO_L5P_T0_AD9P_15" -400 775 0 1 32 0 R
X "PIN_TEXT" "IO_L5P_T0_AD9P_15" -315 775 0 0 24 0 0 0 0 0 1 0 0
L -375 875 -325 875 -1 0
C -375 875 "IO_L4P_T0_15" -400 875 0 1 32 0 R
X "PIN_TEXT" "IO_L4P_T0_15" -315 875 0 0 24 0 0 0 0 0 1 0 0
L -375 975 -325 975 -1 0
C -375 975 "IO_L3P_T0_DQS_AD1P_15" -400 975 0 1 32 0 R
X "PIN_TEXT" "IO_L3P_T0_DQS_AD1P_15" -315 975 0 0 24 0 0 0 0 0 1 0 0
L -375 1025 -325 1025 -1 0
C -375 1025 "IO_L2N_T0_AD8N_15" -400 1025 0 1 32 0 R
X "PIN_TEXT" "IO_L2N_T0_AD8N_15" -315 1025 0 0 24 0 0 0 0 0 1 0 0
L -375 1075 -325 1075 -1 0
C -375 1075 "IO_L2P_T0_AD8P_15" -400 1075 0 1 32 0 R
X "PIN_TEXT" "IO_L2P_T0_AD8P_15" -315 1075 0 0 24 0 0 0 0 0 1 0 0
L -375 1125 -325 1125 -1 0
C -375 1125 "IO_L1N_T0_AD0N_15" -400 1125 0 1 32 0 R
X "PIN_TEXT" "IO_L1N_T0_AD0N_15" -315 1125 0 0 24 0 0 0 0 0 1 0 0
L -375 1175 -325 1175 -1 0
C -375 1175 "IO_L1P_T0_AD0P_15" -400 1175 0 1 32 0 R
X "PIN_TEXT" "IO_L1P_T0_AD0P_15" -315 1175 0 0 24 0 0 0 0 0 1 0 0


