Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Thu Feb  9 15:17:11 2023

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 0.84 sec.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Placement done.
Total placement takes 3.78 sec.

Routing started.
Building routing graph takes 0.69 sec.
Processing design graph takes 0.19 sec.
Total nets for routing : 2449.
Global routing takes 0.75 sec.
Detailed routing takes 2.81 sec.
Hold Violation Fix in router takes 14.05 sec.
Finish routing takes 0.20 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 18.97 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led_ddr_init_done      | output        | F3      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| led_error              | output        | J6      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[0]        | output        | M4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[10]       | output        | M6      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[11]       | output        | L1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[12]       | output        | K2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[13]       | output        | K1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[14]       | output        | J2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[15]       | output        | J1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[1]        | output        | M3      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[2]        | output        | P2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[3]        | output        | P1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[4]        | output        | L5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[5]        | output        | M5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[6]        | output        | N2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[7]        | output        | N1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[8]        | output        | K4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[9]        | output        | M1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[0]          | output        | U2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[1]          | output        | U1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[2]          | output        | T2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_casn_ch0           | output        | T1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_cke_ch0            | output        | L4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_csn_ch0            | output        | R1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clk_w          | output        | U3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clkn_w         | output        | V3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[0]     | output        | R8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[1]     | output        | U5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dq_ch0[0]          | inout         | T8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[10]         | inout         | U9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[11]         | inout         | V7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[12]         | inout         | U7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[13]         | inout         | V6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[14]         | inout         | U6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[15]         | inout         | V5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[1]          | inout         | T6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[2]          | inout         | R6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[3]          | inout         | R9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[4]          | inout         | T9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[5]          | inout         | N4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[6]          | inout         | N5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[7]          | inout         | P6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[8]          | inout         | T4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dq_ch0[9]          | inout         | V9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | IN            | 0.5              | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[0]         | inout         | N6      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | FAST     | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[1]         | inout         | U8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | FAST     | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[0]        | inout         | N7      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | FAST     | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[1]        | inout         | V8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | FAST     | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_loop_in            | input         | P7      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_loop_in_h          | input         | V4      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_loop_out           | output        | P8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_loop_out_h         | output        | U4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_odt_ch0            | output        | V2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rasn_ch0           | output        | R2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rstn_ch0           | output        | M2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_wen_ch0            | output        | V1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_clk                | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_rst_n              | input         | G5      | BANKL1     | 1.5       | SSTL15_I       | NA        | PULLUP         | NA       | NA                 | IN            | 0.45             | VREF              | OFF               | NA                    | NA             | YES            
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 3        | 6             | 50                  
| Use of CLMA              | 258      | 3274          | 8                   
|   FF                     | 478      | 19644         | 3                   
|   LUT                    | 774      | 13096         | 6                   
|   LUT-FF pairs           | 146      | 13096         | 2                   
| Use of CLMS              | 79       | 1110          | 8                   
|   FF                     | 114      | 6660          | 2                   
|   LUT                    | 225      | 4440          | 6                   
|   LUT-FF pairs           | 50       | 4440          | 2                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 2        | 6             | 34                  
| Use of DQSL              | 5        | 18            | 28                  
| Use of DRM               | 16       | 48            | 34                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of IO                | 58       | 240           | 25                  
|   IOBD                   | 29       | 120           | 25                  
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 29       | 114           | 26                  
| Use of IOCKDIV           | 1        | 12            | 9                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 2        | 12            | 17                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 58       | 240           | 25                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 1        | 24            | 5                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                 | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                                            | SiteOfDriverInst     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_74_106        | ntclkbufg_0         | 167        | u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_1/gopclkbufg     | USCM_74_104        | ntclkbufg_1         | 184        | u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_2/gopclkbufg     | USCM_74_105        | ntclkbufg_2         | 179        | sys_clk_ibuf/opit_1                                   | IOL_7_298            
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PllInst                                               | SiteOfPllInst     | Pin             | NetOfPin                                               | Clock Loads     | Driver(Load)Inst                                      | SiteOfDriver(Load)Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKFB           | u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/ntCLKFB     |  -              | u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71                  
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKIN1          | nt_sys_clk                                             |  -              | sys_clk_ibuf/opit_1                                   | IOL_7_298                  
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKIN2          | ntR158                                                 |  -              | GND_13                                                | CLMA_78_88                 
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT0         | nullptr                                                | 0               | nullptr                                               | nullptr                    
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT0_WL      | clkout0_wl_0                                           | 2               |  ...                                                  |  ...                       
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT0_EXT     | nullptr                                                | 0               | nullptr                                               | nullptr                    
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT1         | u_ddr3_top/u_ddr3_ip/pll_pclk                          | 167             |  ...                                                  |  ...                       
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT2         | u_ddr3_top/axi_clk                                     | 184             |  ...                                                  |  ...                       
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT3         | nullptr                                                | 0               | nullptr                                               | nullptr                    
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT4         | nullptr                                                | 0               | nullptr                                               | nullptr                    
| u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71         | CLKOUT5         | nullptr                                                | 0               | nullptr                                               | nullptr                    
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr3_rw_top                     | 962     | 592     | 0                   | 0       | 16      | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 58     | 1           | 0           | 2            | 0        | 0       | 1       | 1        | 0          | 0             | 0         | 0        | 3        
| + u_ddr3_top                    | 827     | 472     | 0                   | 0       | 16      | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54     | 1           | 0           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_fifo_ctrl            | 276     | 194     | 0                   | 0       | 16      | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd_fifo                 | 138     | 97      | 0                   | 0       | 8       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd_fifo     | 138     | 97      | 0                   | 0       | 8       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl      | 138     | 97      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram         | 0       | 0       | 0                   | 0       | 8       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_wr_fifo                 | 137     | 97      | 0                   | 0       | 8       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_wr_fifo     | 137     | 97      | 0                   | 0       | 8       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl      | 137     | 97      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram         | 0       | 0       | 0                   | 0       | 8       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_ip                   | 374     | 177     | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54     | 1           | 0           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsl_hmic_h_ddrc_top    | 222     | 25      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrc_reset_ctrl       | 222     | 25      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrc_apb_reset      | 158     | 10      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsl_hmic_h_phy_top     | 151     | 152     | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54     | 1           | 0           | 2            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_dll_update_ctrl| 13      | 12      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_reset_ctrl     | 30      | 35      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_training_ctrl  | 6       | 8       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_update_ctrl    | 101     | 97      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_phy_io                | 0       | 0       | 0                   | 0       | 0       | 0       | 0           | 2       | 5        | 0         | 0            | 1         | 54     | 1           | 0           | 2            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_pll_50_400              | 0       | 0       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rw_ctrl_128bit            | 175     | 101     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr_test                    | 96      | 91      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_led_disp                    | 39      | 29      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                          
+------------------------------------------------------------------------------------------------------------------+
| Input      | E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/device_map/ddr3_rw_top_map.adf        
|            | E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/device_map/ddr3_rw_top.pcf            
| Output     | E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/place_route/ddr3_rw_top_pnr.adf       
|            | E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/place_route/ddr3_rw_top.prr           
|            | E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/place_route/ddr3_rw_top_prr.prt       
|            | E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/place_route/clock_utilization.txt     
|            | E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/place_route/ddr3_rw_top_plc.adf       
+------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 533,188,608 bytes
Total CPU  time to pnr completion : 28.500 sec
Process Total CPU  time to pnr completion : 28.500 sec
Total real time to pnr completion : 30.000 sec
