INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/ALU_SEL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_SEL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Acc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Branch_Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Branch_Decision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Decision
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Instruction_Fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Main_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Memory_Access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Mux2_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/Mux4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/RISCV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sim_1/new/Agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sim_1/new/Assertion.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sim_1/new/Checker.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sim_1/new/RISCV_IO.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sim_1/new/RISCV_test.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sim_1/new/Top_Binding.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Binding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.srcs/sim_1/new/RISCV_test_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_test_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem2Year3/Redemption/RISC_V_PIPELINE/RISC_V_PIPELINE.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
