ğŸ” AHB to APB Bridge Verification IP (VIP) ğŸ“˜ Overview This project showcases the functional verification of an AHB to APB Bridge using SystemVerilog and UVM (Universal Verification Methodology). The bridge acts as a protocol converter, handling transactions between the high-performance AHB bus and the lower-speed APB bus â€” both widely used in System-on-Chip (SoC) designs.

ğŸš€ Key Features ğŸ” Reusable & Scalable UVM Testbench Designed a modular, reusable testbench architecture following UVM best practices, suitable for future expansion or reuse.

ğŸ² Constraint-Based Random Testing Leveraged constrained-random stimulus generation to explore a wide range of functional scenarios and edge cases.

ğŸ›¡ï¸ SystemVerilog Assertions (SVA) Implemented assertions to perform real-time protocol checking and detect violations during simulation.

ğŸ“Š Functional Coverage Built functional coverage models to track feature verification and ensure thorough test completeness.

ğŸ¯ Verification Objectives âœ… Verify Accurate Data & Control Signal Translation Ensure correct mapping and transfer of AHB transactions to APB format.

âœ… Protocol Compliance Confirm adherence to AMBA protocol specifications for both AHB and APB.

âœ… Edge Case Handling Validate the design's robustness by testing uncommon and boundary conditions.
