;redcode
;assert 1
	SPL 0, -202
	CMP -232, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN <-127, 100
	ADD 270, 60
	SUB @121, 103
	MOV @-127, 100
	MOV @-127, 100
	CMP @-127, 405
	SUB 10, 25
	MOV -7, <-20
	SLT 210, 525
	SPL -207, @128
	ADD -3, <-120
	MOV -7, <-20
	SPL 0, #0
	ADD #-1, <-20
	ADD -1, <-20
	DJN <-127, 170
	SLT 12, 10
	CMP @0, 12
	SLT 12, 10
	JMP -207, @128
	JMZ <0, #2
	SPL 0, -202
	MOV @-127, 100
	MOV @-127, 100
	MOV @-127, 100
	MOV @-127, 100
	ADD @-427, 100
	JMZ 12, <23
	CMP -0, -0
	JMZ 12, <23
	CMP @0, 12
	ADD @-427, 100
	ADD @-427, 100
	ADD @-427, 100
	ADD 270, 60
	ADD @-427, 100
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SPL 0, -202
	ADD 270, 60
	ADD 270, 660
	SPL 0, -202
	SPL <0, 90
	SPL 0, -202
	ADD 270, 60
	SPL 0, -202
