TimeQuest Timing Analyzer report for a2dv2
Wed Sep 20 00:53:39 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Setup: 'ADA_DCO'
 18. Slow 1200mV 85C Model Setup: 'ADB_DCO'
 19. Slow 1200mV 85C Model Setup: 'GPIO[8]'
 20. Slow 1200mV 85C Model Hold: 'GPIO[8]'
 21. Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Hold: 'ADB_DCO'
 26. Slow 1200mV 85C Model Hold: 'ADA_DCO'
 27. Slow 1200mV 85C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Recovery: 'ADA_DCO'
 29. Slow 1200mV 85C Model Recovery: 'ADB_DCO'
 30. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 31. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 33. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 34. Slow 1200mV 85C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Removal: 'ADB_DCO'
 36. Slow 1200mV 85C Model Removal: 'ADA_DCO'
 37. Slow 1200mV 85C Model Metastability Summary
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 45. Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Setup: 'ADA_DCO'
 49. Slow 1200mV 0C Model Setup: 'ADB_DCO'
 50. Slow 1200mV 0C Model Setup: 'GPIO[8]'
 51. Slow 1200mV 0C Model Hold: 'GPIO[8]'
 52. Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 55. Slow 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Hold: 'ADB_DCO'
 57. Slow 1200mV 0C Model Hold: 'ADA_DCO'
 58. Slow 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'ADA_DCO'
 60. Slow 1200mV 0C Model Recovery: 'ADB_DCO'
 61. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 62. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 64. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 65. Slow 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Removal: 'ADB_DCO'
 67. Slow 1200mV 0C Model Removal: 'ADA_DCO'
 68. Slow 1200mV 0C Model Metastability Summary
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 75. Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Setup: 'ADA_DCO'
 79. Fast 1200mV 0C Model Setup: 'ADB_DCO'
 80. Fast 1200mV 0C Model Setup: 'GPIO[8]'
 81. Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Hold: 'GPIO[8]'
 83. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 84. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 85. Fast 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 86. Fast 1200mV 0C Model Hold: 'ADB_DCO'
 87. Fast 1200mV 0C Model Hold: 'ADA_DCO'
 88. Fast 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Recovery: 'ADA_DCO'
 90. Fast 1200mV 0C Model Recovery: 'ADB_DCO'
 91. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 92. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 96. Fast 1200mV 0C Model Removal: 'ADB_DCO'
 97. Fast 1200mV 0C Model Removal: 'ADA_DCO'
 98. Fast 1200mV 0C Model Metastability Summary
 99. Multicorner Timing Analysis Summary
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths Summary
112. Clock Status Summary
113. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; a2dv2                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.0%      ;
;     Processor 3            ;  14.7%      ;
;     Processor 4            ;  12.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; sram_access/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Wed Sep 20 00:53:32 2017 ;
; sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Wed Sep 20 00:53:32 2017 ;
; a2dv2.SDC                                                            ; OK     ; Wed Sep 20 00:53:32 2017 ;
+----------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Clock Name                                                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                             ; Targets                                                                              ;
+----------------------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; ADA_DCO                                                                          ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { ADA_DCO }                                                                          ;
; ADB_DCO                                                                          ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { ADB_DCO }                                                                          ;
; altera_reserved_tck                                                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { altera_reserved_tck }                                                              ;
; CLOCK2_50                                                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { CLOCK2_50 }                                                                        ;
; CLOCK3_50                                                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { CLOCK3_50 }                                                                        ;
; CLOCK_50                                                                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { CLOCK_50 }                                                                         ;
; FPGA_CLK_A_N                                                                     ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { FPGA_CLK_A_N }                                                                     ;
; FPGA_CLK_A_P                                                                     ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { FPGA_CLK_A_P }                                                                     ;
; GPIO[8]                                                                          ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { GPIO[8] }                                                                          ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; Generated ; 250.000 ; 4.0 MHz   ; 0.000 ; 125.000 ; 50.00      ; 25        ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0]                      ; { PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] }                      ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                              ;
+------------+-----------------+----------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                       ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------+---------------------------------------------------------------+
; 16.02 MHz  ; 16.02 MHz       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ;                                                               ;
; 33.02 MHz  ; 33.02 MHz       ; altera_reserved_tck                                                              ;                                                               ;
; 88.65 MHz  ; 88.65 MHz       ; CLOCK_50                                                                         ;                                                               ;
; 160.69 MHz ; 160.69 MHz      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;                                                               ;
; 173.4 MHz  ; 173.4 MHz       ; ADA_DCO                                                                          ;                                                               ;
; 183.42 MHz ; 183.42 MHz      ; ADB_DCO                                                                          ;                                                               ;
; 248.57 MHz ; 237.53 MHz      ; GPIO[8]                                                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                       ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                         ; 0.128  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 1.722  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.777 ; 0.000         ;
; altera_reserved_tck                                                              ; 34.856 ; 0.000         ;
; ADA_DCO                                                                          ; 44.233 ; 0.000         ;
; ADB_DCO                                                                          ; 44.548 ; 0.000         ;
; GPIO[8]                                                                          ; 95.977 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                       ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; GPIO[8]                                                                          ; 0.257 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.284 ; 0.000         ;
; CLOCK_50                                                                         ; 0.353 ; 0.000         ;
; altera_reserved_tck                                                              ; 0.384 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.404 ; 0.000         ;
; ADB_DCO                                                                          ; 2.008 ; 0.000         ;
; ADA_DCO                                                                          ; 2.057 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.033  ; 0.000         ;
; ADA_DCO                                                     ; 2.174  ; 0.000         ;
; ADB_DCO                                                     ; 2.294  ; 0.000         ;
; CLOCK_50                                                    ; 14.143 ; 0.000         ;
; altera_reserved_tck                                         ; 93.181 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                               ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                         ; 1.158 ; 0.000         ;
; CLOCK_50                                                    ; 1.474 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.149 ; 0.000         ;
; ADB_DCO                                                     ; 2.781 ; 0.000         ;
; ADA_DCO                                                     ; 2.820 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                          ;
+----------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                            ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                         ; 9.549   ; 0.000         ;
; CLOCK2_50                                                                        ; 16.000  ; 0.000         ;
; CLOCK3_50                                                                        ; 16.000  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.691  ; 0.000         ;
; ADB_DCO                                                                          ; 24.760  ; 0.000         ;
; ADA_DCO                                                                          ; 24.762  ; 0.000         ;
; FPGA_CLK_A_N                                                                     ; 45.790  ; 0.000         ;
; FPGA_CLK_A_P                                                                     ; 45.790  ; 0.000         ;
; altera_reserved_tck                                                              ; 49.502  ; 0.000         ;
; GPIO[8]                                                                          ; 49.664  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 124.611 ; 0.000         ;
+----------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.128 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_A_N                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.160      ; 6.942      ;
; 0.131 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_B_N                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.160      ; 6.939      ;
; 0.138 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_A_P                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.160      ; 6.932      ;
; 0.141 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_B_P                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.160      ; 6.929      ;
; 0.229 ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                                         ; error_adaptive_out[6]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 6.423      ;
; 0.657 ; adaptive_fir:adaptive_fir_inst|e_out[16]                                                                        ; error_adaptive_out[16]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 5.996      ;
; 1.181 ; ADB_OR                                                                                                          ; LEDG[4]                                                                                                                                                             ; ADB_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 6.779      ;
; 1.201 ; adaptive_fir:adaptive_fir_inst|e_out[18]                                                                        ; error_adaptive_out[18]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.268     ; 5.441      ;
; 1.227 ; ADA_OR                                                                                                          ; LEDG[3]                                                                                                                                                             ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 6.733      ;
; 1.357 ; adaptive_fir:adaptive_fir_inst|y_out[9]                                                                         ; adaptive_out_data[9]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 5.304      ;
; 1.438 ; adaptive_fir:adaptive_fir_inst|y_out[40]                                                                        ; adaptive_out_data[40]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 5.214      ;
; 1.482 ; adaptive_fir:adaptive_fir_inst|y_out[30]                                                                        ; adaptive_out_data[30]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 5.170      ;
; 1.491 ; adaptive_fir:adaptive_fir_inst|y_out[27]                                                                        ; adaptive_out_data[27]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 5.165      ;
; 1.563 ; adaptive_fir:adaptive_fir_inst|y_out[15]                                                                        ; adaptive_out_data[15]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 5.093      ;
; 1.675 ; adaptive_fir:adaptive_fir_inst|y_out[13]                                                                        ; adaptive_out_data[13]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.253     ; 4.982      ;
; 1.748 ; adaptive_fir:adaptive_fir_inst|y_out[22]                                                                        ; adaptive_out_data[22]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.908      ;
; 1.754 ; adaptive_fir:adaptive_fir_inst|y_out[6]                                                                         ; adaptive_out_data[6]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 4.907      ;
; 1.803 ; adaptive_fir:adaptive_fir_inst|e_out[2]                                                                         ; error_adaptive_out[2]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.849      ;
; 1.814 ; adaptive_fir:adaptive_fir_inst|y_out[41]                                                                        ; adaptive_out_data[41]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.838      ;
; 1.818 ; adaptive_fir:adaptive_fir_inst|y_out[34]                                                                        ; adaptive_out_data[34]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.834      ;
; 1.824 ; adaptive_fir:adaptive_fir_inst|y_out[20]                                                                        ; adaptive_out_data[20]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.832      ;
; 1.829 ; adaptive_fir:adaptive_fir_inst|e_out[12]                                                                        ; error_adaptive_out[12]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 4.824      ;
; 1.840 ; o_sine_p[10]                                                                                                    ; DA[5]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 4.807      ;
; 1.849 ; adaptive_fir:adaptive_fir_inst|y_out[29]                                                                        ; adaptive_out_data[29]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.803      ;
; 1.850 ; o_sine_p[10]                                                                                                    ; DA[4]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 4.797      ;
; 1.852 ; adaptive_fir:adaptive_fir_inst|y_out[37]                                                                        ; adaptive_out_data[37]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.800      ;
; 1.866 ; adaptive_fir:adaptive_fir_inst|y_out[31]                                                                        ; adaptive_out_data[31]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.786      ;
; 1.894 ; adaptive_fir:adaptive_fir_inst|y_out[4]                                                                         ; adaptive_out_data[4]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 4.767      ;
; 1.919 ; adaptive_fir:adaptive_fir_inst|e_out[11]                                                                        ; error_adaptive_out[11]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 4.734      ;
; 1.922 ; adaptive_fir:adaptive_fir_inst|y_out[23]                                                                        ; adaptive_out_data[23]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.734      ;
; 1.941 ; adaptive_fir:adaptive_fir_inst|y_out[32]                                                                        ; adaptive_out_data[32]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.711      ;
; 1.942 ; adaptive_fir:adaptive_fir_inst|y_out[28]                                                                        ; adaptive_out_data[28]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.714      ;
; 1.996 ; adaptive_fir:adaptive_fir_inst|y_out[26]                                                                        ; adaptive_out_data[26]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.660      ;
; 2.025 ; o_sine_p[10]                                                                                                    ; DA[2]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 4.622      ;
; 2.035 ; o_sine_p[10]                                                                                                    ; DA[3]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 4.612      ;
; 2.052 ; o_sine_p[10]                                                                                                    ; DA[1]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 4.595      ;
; 2.072 ; adaptive_fir:adaptive_fir_inst|y_out[2]                                                                         ; adaptive_out_data[2]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 4.589      ;
; 2.162 ; adaptive_fir:adaptive_fir_inst|e_out[28]                                                                        ; error_adaptive_out[28]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.255     ; 4.493      ;
; 2.175 ; adaptive_fir:adaptive_fir_inst|y_out[18]                                                                        ; adaptive_out_data[18]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.481      ;
; 2.177 ; adaptive_fir:adaptive_fir_inst|e_out[8]                                                                         ; error_adaptive_out[8]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 4.476      ;
; 2.179 ; adaptive_fir:adaptive_fir_inst|e_out[17]                                                                        ; error_adaptive_out[17]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 4.474      ;
; 2.184 ; adaptive_fir:adaptive_fir_inst|e_out[30]                                                                        ; error_adaptive_out[30]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.255     ; 4.471      ;
; 2.186 ; adaptive_fir:adaptive_fir_inst|y_out[3]                                                                         ; adaptive_out_data[3]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 4.475      ;
; 2.190 ; adaptive_fir:adaptive_fir_inst|e_out[31]                                                                        ; error_adaptive_out[31]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.256     ; 4.464      ;
; 2.194 ; adaptive_fir:adaptive_fir_inst|e_out[25]                                                                        ; error_adaptive_out[25]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.255     ; 4.461      ;
; 2.203 ; adaptive_fir:adaptive_fir_inst|y_out[24]                                                                        ; adaptive_out_data[24]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.253     ; 4.454      ;
; 2.221 ; adaptive_fir:adaptive_fir_inst|y_out[17]                                                                        ; adaptive_out_data[17]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.435      ;
; 2.226 ; adaptive_fir:adaptive_fir_inst|y_out[8]                                                                         ; adaptive_out_data[8]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 4.435      ;
; 2.237 ; adaptive_fir:adaptive_fir_inst|e_out[29]                                                                        ; error_adaptive_out[29]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.255     ; 4.418      ;
; 2.319 ; adaptive_fir:adaptive_fir_inst|e_out[14]                                                                        ; error_adaptive_out[14]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 4.334      ;
; 2.334 ; adaptive_fir:adaptive_fir_inst|y_out[10]                                                                        ; adaptive_out_data[10]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 4.327      ;
; 2.340 ; adaptive_fir:adaptive_fir_inst|e_out[15]                                                                        ; error_adaptive_out[15]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 4.313      ;
; 2.341 ; adaptive_fir:adaptive_fir_inst|y_out[39]                                                                        ; adaptive_out_data[39]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.311      ;
; 2.348 ; adaptive_fir:adaptive_fir_inst|y_out[35]                                                                        ; adaptive_out_data[35]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.304      ;
; 2.354 ; adaptive_fir:adaptive_fir_inst|e_out[3]                                                                         ; error_adaptive_out[3]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.298      ;
; 2.393 ; adaptive_fir:adaptive_fir_inst|e_out[7]                                                                         ; error_adaptive_out[7]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.259      ;
; 2.405 ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                                         ; error_adaptive_out[4]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.247      ;
; 2.421 ; adaptive_fir:adaptive_fir_inst|e_out[1]                                                                         ; error_adaptive_out[1]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.231      ;
; 2.422 ; adaptive_fir:adaptive_fir_inst|y_out[5]                                                                         ; adaptive_out_data[5]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 4.239      ;
; 2.435 ; o_sine_p[10]                                                                                                    ; DA[9]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 4.212      ;
; 2.439 ; adaptive_fir:adaptive_fir_inst|e_out[26]                                                                        ; error_adaptive_out[26]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.256     ; 4.215      ;
; 2.441 ; adaptive_fir:adaptive_fir_inst|e_out[21]                                                                        ; error_adaptive_out[21]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 4.212      ;
; 2.446 ; adaptive_fir:adaptive_fir_inst|e_out[5]                                                                         ; error_adaptive_out[5]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.259     ; 4.205      ;
; 2.455 ; o_sine_p[10]                                                                                                    ; DA[8]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 4.192      ;
; 2.464 ; adaptive_fir:adaptive_fir_inst|e_out[13]                                                                        ; error_adaptive_out[13]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 4.189      ;
; 2.466 ; adaptive_fir:adaptive_fir_inst|e_out[23]                                                                        ; error_adaptive_out[23]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.186      ;
; 2.480 ; adaptive_fir:adaptive_fir_inst|e_out[32]                                                                        ; error_adaptive_out[32]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.255     ; 4.175      ;
; 2.547 ; adaptive_fir:adaptive_fir_inst|y_out[36]                                                                        ; adaptive_out_data[36]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.105      ;
; 2.563 ; adaptive_fir:adaptive_fir_inst|y_out[25]                                                                        ; adaptive_out_data[25]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.093      ;
; 2.563 ; adaptive_fir:adaptive_fir_inst|y_out[14]                                                                        ; adaptive_out_data[14]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.093      ;
; 2.578 ; adaptive_fir:adaptive_fir_inst|y_out[16]                                                                        ; adaptive_out_data[16]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.078      ;
; 2.602 ; adaptive_fir:adaptive_fir_inst|y_out[11]                                                                        ; adaptive_out_data[11]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 4.059      ;
; 2.607 ; adaptive_fir:adaptive_fir_inst|y_out[21]                                                                        ; adaptive_out_data[21]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 4.049      ;
; 2.623 ; adaptive_fir:adaptive_fir_inst|y_out[1]                                                                         ; adaptive_out_data[1]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 4.038      ;
; 2.647 ; adaptive_fir:adaptive_fir_inst|y_out[38]                                                                        ; adaptive_out_data[38]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 4.005      ;
; 2.651 ; adaptive_fir:adaptive_fir_inst|e_out[24]                                                                        ; error_adaptive_out[24]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.255     ; 4.004      ;
; 2.688 ; adaptive_fir:adaptive_fir_inst|e_out[10]                                                                        ; error_adaptive_out[10]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 3.965      ;
; 2.711 ; o_sine_p[10]                                                                                                    ; DA[7]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 3.936      ;
; 2.721 ; adaptive_fir:adaptive_fir_inst|e_out[19]                                                                        ; error_adaptive_out[19]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.257     ; 3.932      ;
; 2.730 ; o_sine_p[10]                                                                                                    ; DA[10]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 3.917      ;
; 2.731 ; adaptive_fir:adaptive_fir_inst|y_out[0]                                                                         ; adaptive_out_data[0]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.285     ; 3.894      ;
; 2.748 ; o_sine_p[10]                                                                                                    ; DA[6]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 3.899      ;
; 2.868 ; o_sine_p[11]                                                                                                    ; DA[11]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.263     ; 3.779      ;
; 2.892 ; adaptive_fir:adaptive_fir_inst|y_out[12]                                                                        ; adaptive_out_data[12]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 3.769      ;
; 2.898 ; adaptive_fir:adaptive_fir_inst|y_out[7]                                                                         ; adaptive_out_data[7]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.249     ; 3.763      ;
; 2.912 ; adaptive_fir:adaptive_fir_inst|e_out[0]                                                                         ; error_adaptive_out[0]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.242     ; 3.756      ;
; 2.922 ; adaptive_fir:adaptive_fir_inst|y_out[33]                                                                        ; adaptive_out_data[33]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 3.730      ;
; 2.926 ; adaptive_fir:adaptive_fir_inst|e_out[9]                                                                         ; error_adaptive_out[9]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.259     ; 3.725      ;
; 2.929 ; adaptive_fir:adaptive_fir_inst|y_out[42]                                                                        ; adaptive_out_data[42]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.258     ; 3.723      ;
; 2.929 ; adaptive_fir:adaptive_fir_inst|y_out[19]                                                                        ; adaptive_out_data[19]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.254     ; 3.727      ;
; 3.016 ; adaptive_fir:adaptive_fir_inst|e_out[20]                                                                        ; error_adaptive_out[20]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.270     ; 3.624      ;
; 3.063 ; o_sine_p[0]                                                                                                     ; DA[0]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.276     ; 3.571      ;
; 3.083 ; adaptive_fir:adaptive_fir_inst|e_out[22]                                                                        ; error_adaptive_out[22]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.268     ; 3.559      ;
; 3.128 ; o_sine_p[13]                                                                                                    ; DA[13]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.245     ; 3.537      ;
; 3.136 ; o_sine_p[12]                                                                                                    ; DA[12]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.245     ; 3.529      ;
; 3.147 ; adaptive_fir:adaptive_fir_inst|e_out[27]                                                                        ; error_adaptive_out[27]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.266     ; 3.497      ;
; 4.191 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.579      ; 6.316      ;
; 4.191 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.579      ; 6.316      ;
; 4.191 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.579      ; 6.316      ;
; 4.658 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.587      ; 5.857      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.722 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb|counter_reg_bit[1]                                      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.827      ; 9.063      ;
; 1.722 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb|counter_reg_bit[0]                                      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.827      ; 9.063      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 1.932 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.847      ;
; 2.230 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.796      ; 8.524      ;
; 2.230 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.796      ; 8.524      ;
; 2.230 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.796      ; 8.524      ;
; 2.230 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.796      ; 8.524      ;
; 2.252 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.796      ; 8.502      ;
; 2.252 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.796      ; 8.502      ;
; 2.252 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.796      ; 8.502      ;
; 2.252 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.796      ; 8.502      ;
; 2.252 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.796      ; 8.502      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.259 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.821      ; 8.520      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.299 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.830      ; 8.489      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.833      ; 8.471      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[13][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.421      ;
; 2.320 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[10][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.421      ;
; 2.321 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[12][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.420      ;
; 2.322 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[11][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.419      ;
; 2.323 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.418      ;
; 2.323 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[9][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.418      ;
; 2.342 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s                                                                                                                       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.834      ; 8.450      ;
; 2.360 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|rd_ptr_lsb                                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.790      ; 8.388      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.383 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.394      ;
; 2.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[1]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.812      ; 8.356      ;
; 2.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[2]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.812      ; 8.356      ;
; 2.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[3]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.812      ; 8.356      ;
; 2.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.812      ; 8.356      ;
; 2.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.812      ; 8.356      ;
; 2.414 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[7]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.812      ; 8.356      ;
; 2.421 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.781      ; 8.318      ;
; 2.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.785      ; 8.319      ;
; 2.438 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|y_out[13]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.806      ; 8.326      ;
; 2.438 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|y_out[24]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.806      ; 8.326      ;
; 2.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|rd_ptr_lsb                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.788      ; 8.298      ;
; 2.478 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[14][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.263      ;
; 2.478 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.263      ;
; 2.478 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.263      ;
; 2.479 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.262      ;
; 2.479 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.262      ;
; 2.479 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.262      ;
; 2.480 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.261      ;
; 2.480 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.261      ;
; 2.480 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.261      ;
; 2.480 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.783      ; 8.261      ;
; 2.483 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][2]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.777      ; 8.252      ;
; 2.486 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.291      ;
; 2.486 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.291      ;
; 2.486 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.291      ;
; 2.486 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.819      ; 8.291      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 33.777 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.842      ;
; 33.779 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.840      ;
; 33.794 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.825      ;
; 33.901 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.383     ; 5.714      ;
; 33.901 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.383     ; 5.714      ;
; 33.901 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.383     ; 5.714      ;
; 34.092 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.528      ;
; 34.092 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.528      ;
; 34.092 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.528      ;
; 34.096 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.523      ;
; 34.096 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.523      ;
; 34.096 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.523      ;
; 34.096 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.523      ;
; 34.096 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.523      ;
; 34.096 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.523      ;
; 34.147 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.472      ;
; 34.149 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.470      ;
; 34.179 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.440      ;
; 34.270 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.350      ;
; 34.428 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 5.192      ;
; 34.443 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.521      ;
; 34.534 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.085      ;
; 34.839 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.367     ; 4.792      ;
; 34.954 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.679      ;
; 34.988 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.645      ;
; 35.061 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.572      ;
; 35.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.451      ;
; 35.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.367     ; 4.447      ;
; 35.196 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.367     ; 4.435      ;
; 35.211 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.422      ;
; 35.212 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.421      ;
; 35.216 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.367     ; 4.415      ;
; 35.227 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.419      ;
; 35.237 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.367     ; 4.394      ;
; 35.242 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.404      ;
; 35.243 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.367     ; 4.388      ;
; 35.258 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.388      ;
; 35.264 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.369      ;
; 35.270 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.367     ; 4.361      ;
; 35.282 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.364      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.331      ;
; 35.334 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.299      ;
; 35.375 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.352     ; 4.271      ;
; 35.445 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.188      ;
; 35.472 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.367     ; 4.159      ;
; 35.484 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.434      ;
; 35.484 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.434      ;
; 35.484 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.434      ;
; 35.484 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.434      ;
; 35.484 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.434      ;
; 35.484 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.434      ;
; 35.484 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.434      ;
; 35.484 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.434      ;
; 35.484 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.434      ;
; 35.484 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.434      ;
; 35.490 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.367     ; 4.141      ;
; 35.499 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.134      ;
; 35.693 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.225      ;
; 35.693 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.225      ;
; 35.693 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.225      ;
; 35.693 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.225      ;
; 35.693 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.225      ;
; 35.693 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.225      ;
; 35.693 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.225      ;
; 35.693 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.225      ;
; 35.693 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.225      ;
; 35.693 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.225      ;
; 35.708 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.210      ;
; 35.708 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.210      ;
; 35.708 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.210      ;
; 35.708 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.210      ;
; 35.708 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.210      ;
; 35.708 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.210      ;
; 35.708 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.210      ;
; 35.708 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.210      ;
; 35.708 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.210      ;
; 35.708 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.210      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.196      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.196      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.196      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.196      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.196      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.196      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.196      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.196      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.196      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.196      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.118      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.118      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.118      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.118      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.118      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.118      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.118      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.118      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.118      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.118      ;
; 35.809 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.109      ;
; 35.809 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.109      ;
; 35.809 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.109      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 34.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -4.508     ; 9.616      ;
; 40.967 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 9.221      ;
; 41.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 8.628      ;
; 41.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 8.580      ;
; 41.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 8.545      ;
; 41.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 8.352      ;
; 41.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][7]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 8.343      ;
; 41.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 8.300      ;
; 41.880 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 8.257      ;
; 41.936 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][4]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 8.213      ;
; 42.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 8.131      ;
; 42.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 8.074      ;
; 42.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][6]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 8.083      ;
; 42.184 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 7.985      ;
; 42.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_9[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 7.929      ;
; 42.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 7.768      ;
; 42.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 7.770      ;
; 42.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][9]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.727      ;
; 42.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 7.721      ;
; 42.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 7.678      ;
; 42.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][5]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.687      ;
; 42.500 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 7.667      ;
; 42.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 7.621      ;
; 42.589 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 7.549      ;
; 42.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][3]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.560      ;
; 42.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.525      ;
; 42.642 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 7.496      ;
; 42.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 7.465      ;
; 42.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 7.495      ;
; 42.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 7.454      ;
; 42.721 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 7.444      ;
; 42.739 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 7.426      ;
; 42.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][8]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.396      ;
; 42.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 7.396      ;
; 42.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.357      ;
; 42.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 7.249      ;
; 42.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 7.231      ;
; 42.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 7.172      ;
; 43.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 7.140      ;
; 43.059 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.296     ; 6.643      ;
; 43.106 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 7.050      ;
; 43.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.995      ;
; 43.265 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 6.899      ;
; 43.267 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 6.898      ;
; 43.356 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 6.795      ;
; 43.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 6.756      ;
; 43.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.755      ;
; 43.416 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 6.711      ;
; 43.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 6.705      ;
; 43.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.697      ;
; 43.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.679      ;
; 43.523 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 6.639      ;
; 43.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.624      ;
; 43.545 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 6.584      ;
; 43.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.601      ;
; 43.563 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 6.596      ;
; 43.579 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.575      ;
; 43.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 6.545      ;
; 43.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 6.560      ;
; 43.713 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 6.454      ;
; 43.720 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.429      ;
; 43.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.415      ;
; 43.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 6.376      ;
; 43.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.401      ;
; 43.749 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 6.411      ;
; 43.814 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 6.347      ;
; 43.836 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.296      ;
; 43.881 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 6.271      ;
; 43.946 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 6.181      ;
; 43.953 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 6.201      ;
; 43.970 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.168      ;
; 43.980 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 6.190      ;
; 44.020 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 6.108      ;
; 44.091 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 6.037      ;
; 44.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 6.029      ;
; 44.311 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 5.807      ;
; 44.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 5.821      ;
; 44.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 5.779      ;
; 44.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 5.761      ;
; 44.488 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 5.650      ;
; 44.537 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 5.580      ;
; 44.671 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 5.485      ;
; 44.683 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 5.445      ;
; 44.692 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 5.426      ;
; 44.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 5.408      ;
; 44.744 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 5.414      ;
; 44.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 5.390      ;
; 44.779 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 5.377      ;
; 44.787 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 5.368      ;
; 44.816 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 5.334      ;
; 44.833 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 5.323      ;
; 44.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 5.209      ;
; 44.948 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 5.172      ;
; 45.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 5.068      ;
; 45.124 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 4.992      ;
; 45.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 4.730      ;
; 45.516 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.640      ;
; 45.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 4.281      ;
; 46.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.928      ;
; 46.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.746      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADA_DCO'                                                                    ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.233 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.900      ; 7.665      ;
; 44.588 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.933      ; 7.343      ;
; 44.629 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.923      ; 7.292      ;
; 44.640 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.900      ; 7.258      ;
; 44.650 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.911      ; 7.259      ;
; 44.667 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.896      ; 7.227      ;
; 44.683 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.933      ; 7.248      ;
; 44.691 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.911      ; 7.218      ;
; 44.702 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.911      ; 7.207      ;
; 44.744 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.933      ; 7.187      ;
; 44.764 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.900      ; 7.134      ;
; 44.779 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.894      ; 7.113      ;
; 44.876 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.894      ; 7.016      ;
; 44.877 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.894      ; 7.015      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADB_DCO'                                                                    ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.548 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.904      ; 7.354      ;
; 44.591 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.913      ; 7.320      ;
; 44.594 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.954      ; 7.358      ;
; 44.622 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.924      ; 7.300      ;
; 44.635 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.919      ; 7.282      ;
; 44.643 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.913      ; 7.268      ;
; 44.671 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.952      ; 7.279      ;
; 44.724 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.925      ; 7.199      ;
; 44.731 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.905      ; 7.172      ;
; 44.752 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.947      ; 7.193      ;
; 44.756 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.949      ; 7.191      ;
; 44.870 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.954      ; 7.082      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 95.977 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.303     ; 3.738      ;
; 95.981 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.303     ; 3.734      ;
; 96.074 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 3.863      ;
; 96.077 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 3.860      ;
; 96.131 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 3.872      ;
; 96.310 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.271     ; 3.437      ;
; 96.310 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.271     ; 3.437      ;
; 96.310 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.271     ; 3.437      ;
; 96.310 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.271     ; 3.437      ;
; 96.341 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.303     ; 3.374      ;
; 96.342 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.303     ; 3.373      ;
; 96.375 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.303     ; 3.340      ;
; 96.379 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 3.590      ;
; 96.379 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 3.590      ;
; 96.379 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 3.590      ;
; 96.379 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 3.590      ;
; 96.441 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 3.496      ;
; 96.442 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 3.495      ;
; 96.467 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 3.470      ;
; 96.717 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.303     ; 2.998      ;
; 96.731 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.303     ; 2.984      ;
; 96.818 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 3.119      ;
; 96.829 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 3.108      ;
; 96.856 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.248     ; 2.914      ;
; 96.881 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.248     ; 2.889      ;
; 97.001 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 3.002      ;
; 97.011 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.248     ; 2.759      ;
; 97.024 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.248     ; 2.746      ;
; 97.132 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 2.837      ;
; 97.133 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.450     ; 2.435      ;
; 97.134 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.450     ; 2.434      ;
; 97.173 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 2.830      ;
; 97.196 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.450     ; 2.372      ;
; 97.199 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.450     ; 2.369      ;
; 97.248 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 2.755      ;
; 97.340 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.047     ; 2.631      ;
; 97.345 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.297      ; 3.010      ;
; 97.471 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 2.423      ;
; 97.475 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 2.419      ;
; 97.475 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 2.494      ;
; 97.557 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 2.412      ;
; 97.587 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 2.382      ;
; 97.675 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 2.298      ;
; 97.709 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.297      ; 2.646      ;
; 97.804 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.092     ; 2.122      ;
; 97.804 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.092     ; 2.122      ;
; 97.804 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.092     ; 2.122      ;
; 97.804 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.092     ; 2.122      ;
; 97.804 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 2.090      ;
; 97.808 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 2.086      ;
; 97.835 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 2.059      ;
; 97.836 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 2.058      ;
; 97.839 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 2.167      ;
; 97.848 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 2.158      ;
; 97.857 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.099     ; 2.062      ;
; 97.857 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.099     ; 2.062      ;
; 97.857 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.099     ; 2.062      ;
; 97.857 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.099     ; 2.062      ;
; 97.857 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.099     ; 2.062      ;
; 97.863 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 2.031      ;
; 97.900 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 2.069      ;
; 97.918 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.103      ; 2.203      ;
; 97.918 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.103      ; 2.203      ;
; 97.918 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.103      ; 2.203      ;
; 97.918 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.103      ; 2.203      ;
; 97.918 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.103      ; 2.203      ;
; 97.924 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.089     ; 2.005      ;
; 97.934 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 2.072      ;
; 97.955 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 2.051      ;
; 98.008 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 1.961      ;
; 98.061 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.089     ; 1.868      ;
; 98.064 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.089     ; 1.865      ;
; 98.115 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.047     ; 1.856      ;
; 98.118 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.047     ; 1.853      ;
; 98.134 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 1.872      ;
; 98.137 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.092     ; 1.789      ;
; 98.137 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.092     ; 1.789      ;
; 98.137 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.092     ; 1.789      ;
; 98.137 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.092     ; 1.789      ;
; 98.141 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 1.865      ;
; 98.144 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 1.862      ;
; 98.168 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 1.726      ;
; 98.169 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 1.725      ;
; 98.184 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.089     ; 1.745      ;
; 98.188 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.089     ; 1.741      ;
; 98.198 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 1.696      ;
; 98.211 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 1.683      ;
; 98.219 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.124     ; 1.675      ;
; 98.221 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.099     ; 1.698      ;
; 98.221 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.099     ; 1.698      ;
; 98.221 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.099     ; 1.698      ;
; 98.221 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.099     ; 1.698      ;
; 98.221 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.099     ; 1.698      ;
; 98.244 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.146      ; 1.920      ;
; 98.280 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.089     ; 1.649      ;
; 98.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.103      ; 1.839      ;
; 98.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.103      ; 1.839      ;
; 98.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.103      ; 1.839      ;
; 98.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.103      ; 1.839      ;
; 98.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.103      ; 1.839      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.257 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.533      ; 1.012      ;
; 0.297 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.533      ; 1.052      ;
; 0.300 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.533      ; 1.055      ;
; 0.328 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.533      ; 1.083      ;
; 0.339 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.501      ; 1.062      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.449 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 0.724      ;
; 0.453 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.687      ;
; 0.463 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.696      ;
; 0.464 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.697      ;
; 0.555 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.306      ; 1.083      ;
; 0.577 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.811      ;
; 0.586 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.533      ; 1.341      ;
; 0.609 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 0.884      ;
; 0.618 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.303      ; 1.107      ;
; 0.619 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 0.894      ;
; 0.631 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 0.866      ;
; 0.631 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 0.866      ;
; 0.633 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.866      ;
; 0.633 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.866      ;
; 0.634 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 0.869      ;
; 0.676 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 0.951      ;
; 0.680 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.271      ; 1.137      ;
; 0.693 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.922      ;
; 0.713 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.947      ;
; 0.721 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 0.996      ;
; 0.727 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.960      ;
; 0.736 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.969      ;
; 0.736 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.946      ;
; 0.743 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.977      ;
; 0.749 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.982      ;
; 0.754 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.987      ;
; 0.758 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.533      ; 1.513      ;
; 0.767 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.977      ;
; 0.772 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.303      ; 1.261      ;
; 0.786 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.303      ; 1.275      ;
; 0.810 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.519      ; 1.551      ;
; 0.828 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 1.103      ;
; 0.837 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 1.112      ;
; 0.838 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.105      ;
; 0.845 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.112      ;
; 0.850 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.085      ;
; 0.881 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.114      ;
; 0.881 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.114      ;
; 0.884 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.117      ;
; 0.897 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.130      ;
; 0.930 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.165      ;
; 0.955 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.289      ; 1.430      ;
; 0.993 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.226      ;
; 0.995 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 1.205      ;
; 0.996 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 1.206      ;
; 0.999 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.232      ;
; 1.003 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.236      ;
; 1.034 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.301      ;
; 1.035 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 1.233      ;
; 1.042 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 1.240      ;
; 1.044 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.279      ;
; 1.051 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.318      ;
; 1.079 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.312      ;
; 1.086 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.319      ;
; 1.087 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.322      ;
; 1.090 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.323      ;
; 1.095 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.328      ;
; 1.096 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.329      ;
; 1.114 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 1.324      ;
; 1.122 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.533      ; 1.877      ;
; 1.129 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 1.339      ;
; 1.148 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 1.358      ;
; 1.149 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 1.359      ;
; 1.157 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.392      ;
; 1.164 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.291     ; 1.059      ;
; 1.216 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 1.426      ;
; 1.247 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.482      ;
; 1.253 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.486      ;
; 1.257 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.490      ;
; 1.306 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.541      ;
; 1.315 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.291     ; 1.210      ;
; 1.326 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 1.524      ;
; 1.329 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.124      ; 1.639      ;
; 1.331 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 1.529      ;
; 1.345 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 1.555      ;
; 1.349 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 1.559      ;
; 1.351 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.124      ; 1.661      ;
; 1.365 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.600      ;
; 1.367 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.248      ; 1.801      ;
; 1.367 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.248      ; 1.801      ;
; 1.367 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.248      ; 1.801      ;
; 1.367 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.248      ; 1.801      ;
; 1.367 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.248      ; 1.801      ;
; 1.384 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 1.582      ;
; 1.403 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 1.601      ;
; 1.404 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 1.602      ;
; 1.425 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.124      ; 1.735      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.284 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.963      ;
; 0.318 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.997      ;
; 0.320 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.999      ;
; 0.329 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.006      ;
; 0.339 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.009      ;
; 0.340 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.011      ;
; 0.340 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.017      ;
; 0.340 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.011      ;
; 0.341 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.018      ;
; 0.342 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.011      ;
; 0.343 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.013      ;
; 0.344 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.013      ;
; 0.346 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.017      ;
; 0.346 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.010      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.017      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.025      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.024      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.020      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.024      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.028      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.026      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.027      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.026      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.017      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.024      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.023      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.017      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.030      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.032      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.019      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.022      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.027      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.027      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.024      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.022      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.022      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.025      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.031      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.026      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.037      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_address_reg0                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.018      ;
; 0.362 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.028      ;
; 0.362 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.033      ;
; 0.362 ; adaptive_fir:adaptive_fir_inst|f_9[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.027      ;
; 0.362 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.027      ;
; 0.362 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.037      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.032      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_0[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.028      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_10[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.028      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_11[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.027      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_9[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.028      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.029      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.040      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.025      ;
; 0.364 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.033      ;
; 0.364 ; adaptive_fir:adaptive_fir_inst|f_10[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.028      ;
; 0.364 ; adaptive_fir:adaptive_fir_inst|f_13[10]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.029      ;
; 0.364 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.022      ;
; 0.364 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.028      ;
; 0.365 ; adaptive_fir:adaptive_fir_inst|f_3[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.028      ;
; 0.365 ; adaptive_fir:adaptive_fir_inst|f_6[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.028      ;
; 0.365 ; adaptive_fir:adaptive_fir_inst|f_9[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.028      ;
; 0.365 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.035      ;
; 0.366 ; adaptive_fir:adaptive_fir_inst|f_13[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.031      ;
; 0.367 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.033      ;
; 0.367 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.032      ;
; 0.367 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.032      ;
; 0.367 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.036      ;
; 0.367 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.037      ;
; 0.367 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.037      ;
; 0.367 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.037      ;
; 0.368 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.039      ;
; 0.368 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.045      ;
; 0.368 ; adaptive_fir:adaptive_fir_inst|f_3[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.031      ;
; 0.368 ; adaptive_fir:adaptive_fir_inst|f_3[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.031      ;
; 0.368 ; adaptive_fir:adaptive_fir_inst|f_11[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.032      ;
; 0.368 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.030      ;
; 0.369 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.040      ;
; 0.369 ; adaptive_fir:adaptive_fir_inst|f_3[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.032      ;
; 0.369 ; adaptive_fir:adaptive_fir_inst|f_4[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.032      ;
; 0.369 ; adaptive_fir:adaptive_fir_inst|f_12[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.032      ;
; 0.369 ; adaptive_fir:adaptive_fir_inst|f_15[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.034      ;
; 0.369 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.033      ;
; 0.370 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_datain_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.032      ;
; 0.370 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.041      ;
; 0.370 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.036      ;
; 0.370 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.035      ;
; 0.371 ; adaptive_fir:adaptive_fir_inst|f_9[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.034      ;
; 0.371 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.035      ;
; 0.372 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.036      ;
; 0.373 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 1.060      ;
; 0.373 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.076      ;
; 0.373 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.037      ;
; 0.373 ; adaptive_fir:adaptive_fir_inst|f_11[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.036      ;
; 0.373 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.038      ;
; 0.373 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.037      ;
; 0.374 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.043      ;
; 0.374 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.043      ;
; 0.374 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.038      ;
; 0.374 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.038      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.010      ;
; 0.358 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.014      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.021      ;
; 0.367 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                           ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.043      ;
; 0.367 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.024      ;
; 0.367 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.023      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                     ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                       ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                           ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid      ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|usedw_is_1_dff                     ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                               ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                       ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                  ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid         ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid          ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                         ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                           ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                           ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][0]                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                        ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][12]                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][12]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][4]                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][4]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][3]                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][3]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][11]                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][11]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][6]                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][6]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][5]                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][5]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][9]                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][9]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][1]                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                   ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                   ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.384 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.669      ;
; 0.401 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.002      ;
; 0.410 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.695      ;
; 0.412 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 0.698      ;
; 0.413 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.374      ; 1.010      ;
; 0.415 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.698      ;
; 0.415 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.698      ;
; 0.420 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.374      ; 1.016      ;
; 0.421 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.374      ; 1.017      ;
; 0.425 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.366      ; 1.013      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.693      ;
; 0.427 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.417 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[6] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.697      ;
; 0.419 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.699      ;
; 0.424 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.688      ;
; 0.426 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.027      ;
; 0.427 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.691      ;
; 0.429 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_BLANK                                                                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_VS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.698      ;
; 0.443 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.044      ;
; 0.448 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.712      ;
; 0.476 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.077      ;
; 0.481 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.082      ;
; 0.482 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.482 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.083      ;
; 0.497 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.762      ;
; 0.497 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.762      ;
; 0.497 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.762      ;
; 0.498 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.763      ;
; 0.498 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.763      ;
; 0.498 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.763      ;
; 0.555 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_HS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.821      ;
; 0.557 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.821      ;
; 0.599 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.865      ;
; 0.600 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.863      ;
; 0.601 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.864      ;
; 0.601 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[0] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.869      ;
; 0.604 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.869      ;
; 0.614 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.878      ;
; 0.625 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.888      ;
; 0.629 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.892      ;
; 0.641 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.905      ;
; 0.644 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.908      ;
; 0.647 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.911      ;
; 0.649 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.915      ;
; 0.650 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.914      ;
; 0.653 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.919      ;
; 0.653 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.917      ;
; 0.653 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.917      ;
; 0.654 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.920      ;
; 0.658 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.924      ;
; 0.661 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.925      ;
; 0.664 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.930      ;
; 0.668 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.932      ;
; 0.668 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.934      ;
; 0.671 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.672 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.936      ;
; 0.673 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.937      ;
; 0.675 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.941      ;
; 0.676 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.940      ;
; 0.677 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.943      ;
; 0.677 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.941      ;
; 0.677 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.941      ;
; 0.683 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.947      ;
; 0.685 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.950      ;
; 0.688 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.952      ;
; 0.699 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.963      ;
; 0.704 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.968      ;
; 0.742 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.006      ;
; 0.746 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.011      ;
; 0.755 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.020      ;
; 0.766 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.031      ;
; 0.769 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.034      ;
; 0.771 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.036      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADB_DCO'                                                                    ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.008 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.066      ; 6.260      ;
; 2.182 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.064      ; 6.432      ;
; 2.199 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.029      ; 6.414      ;
; 2.205 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.066      ; 6.457      ;
; 2.215 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.061      ; 6.462      ;
; 2.253 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.036      ; 6.475      ;
; 2.262 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.023      ; 6.471      ;
; 2.285 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.014      ; 6.485      ;
; 2.314 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.015      ; 6.515      ;
; 2.322 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.034      ; 6.542      ;
; 2.340 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.059      ; 6.585      ;
; 2.369 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.023      ; 6.578      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADA_DCO'                                                                    ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.057 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.004      ; 6.247      ;
; 2.079 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.004      ; 6.269      ;
; 2.151 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.004      ; 6.341      ;
; 2.154 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.045      ; 6.385      ;
; 2.176 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.022      ; 6.384      ;
; 2.194 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.045      ; 6.425      ;
; 2.202 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.022      ; 6.410      ;
; 2.223 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.010      ; 6.419      ;
; 2.234 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.022      ; 6.442      ;
; 2.256 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.045      ; 6.487      ;
; 2.301 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.006      ; 6.493      ;
; 2.327 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.010      ; 6.523      ;
; 2.344 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.035      ; 6.565      ;
; 2.711 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.010      ; 6.907      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+-----------+-----------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.033 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.775      ; 9.700      ;
; 1.398 ; KEY[3]    ; a2da_data[0]                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.814      ; 9.374      ;
; 1.398 ; KEY[3]    ; a2da_data[11]                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.814      ; 9.374      ;
; 1.398 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[0]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.814      ; 9.374      ;
; 1.398 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[11]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.814      ; 9.374      ;
; 2.364 ; KEY[3]    ; a2da_data[8]                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.769      ; 8.363      ;
; 2.364 ; KEY[3]    ; a2da_data[9]                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.769      ; 8.363      ;
; 2.364 ; KEY[3]    ; a2da_data[10]                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.769      ; 8.363      ;
; 2.364 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[9]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.769      ; 8.363      ;
; 2.364 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[8]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.769      ; 8.363      ;
; 2.364 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[10]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.769      ; 8.363      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.371 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.631      ; 7.996      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.375 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.648      ; 8.009      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
; 2.465 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.628      ; 7.899      ;
+-------+-----------+-----------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ADA_DCO'                                                                ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.174 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.896      ; 9.700      ;
; 2.527 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.923      ; 9.374      ;
; 3.515 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.900      ; 8.363      ;
; 3.515 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.900      ; 8.363      ;
; 3.515 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.900      ; 8.363      ;
; 3.624 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.911      ; 8.265      ;
; 3.624 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.911      ; 8.265      ;
; 3.624 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.911      ; 8.265      ;
; 3.901 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.933      ; 8.010      ;
; 3.901 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.933      ; 8.010      ;
; 3.901 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.933      ; 8.010      ;
; 3.926 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.894      ; 7.946      ;
; 3.926 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.894      ; 7.946      ;
; 3.926 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.894      ; 7.946      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ADB_DCO'                                                                ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.294 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.913      ; 9.597      ;
; 3.695 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.925      ; 8.208      ;
; 3.699 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.913      ; 8.192      ;
; 3.854 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.905      ; 8.029      ;
; 3.928 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.904      ; 7.954      ;
; 3.944 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.949      ; 7.983      ;
; 3.986 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.919      ; 7.911      ;
; 4.020 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.954      ; 7.912      ;
; 4.021 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.952      ; 7.909      ;
; 4.044 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.947      ; 7.881      ;
; 4.068 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.924      ; 7.834      ;
; 4.115 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.954      ; 7.817      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.143 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.774      ;
; 14.143 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.774      ;
; 14.143 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 5.774      ;
; 14.154 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.761      ;
; 14.154 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.761      ;
; 14.154 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.761      ;
; 14.154 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 5.761      ;
; 14.156 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[18]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.742      ;
; 14.156 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[17]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.742      ;
; 14.156 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[16]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.742      ;
; 14.156 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[10]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.742      ;
; 14.156 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.742      ;
; 14.156 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[6]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.742      ;
; 14.156 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[5]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.742      ;
; 14.156 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[4]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.742      ;
; 14.156 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.742      ;
; 14.169 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 5.742      ;
; 14.170 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.744      ;
; 14.170 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.744      ;
; 14.170 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 5.744      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.373      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.371      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.371      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.371      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.371      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.371      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.371      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.371      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.371      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.371      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 5.371      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.533 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.364      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.348      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.348      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.348      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.348      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.348      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.348      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.348      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.350      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.348      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.344      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.360      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.344      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.344      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.344      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.344      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.344      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[15]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.360      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[14]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.360      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[13]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.360      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[12]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.360      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[11]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.360      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[9]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.360      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[8]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.360      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.344      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.366      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.344      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.366      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.368      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.368      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.366      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.366      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.366      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.344      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.344      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.366      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.366      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.366      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.368      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.368      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 5.368      ;
; 14.534 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.366      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.351      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.341      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.341      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.341      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.349      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.349      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.349      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.349      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.351      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.349      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.351      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.351      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.341      ;
; 14.535 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.349      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.727      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.720      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.721      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.721      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.721      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.721      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.721      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.721      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.721      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.721      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.721      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.715      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.715      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.715      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.715      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.715      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.715      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.719      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.719      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.719      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.719      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.719      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.719      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.719      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 6.719      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.718      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.718      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.718      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.718      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.718      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.718      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.716      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.716      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.716      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.716      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.716      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.716      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.724      ;
; 93.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.737      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.729      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.729      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.729      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.714      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
; 93.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.719      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.158 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.441      ;
; 1.158 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.441      ;
; 1.158 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.441      ;
; 1.158 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.441      ;
; 1.158 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.441      ;
; 1.158 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.441      ;
; 1.158 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.441      ;
; 1.158 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.441      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 1.658      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.778      ;
; 1.620 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.334     ; 1.472      ;
; 1.620 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.334     ; 1.472      ;
; 1.620 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.334     ; 1.472      ;
; 1.620 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.334     ; 1.472      ;
; 1.620 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.334     ; 1.472      ;
; 1.620 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.334     ; 1.472      ;
; 1.620 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.334     ; 1.472      ;
; 1.620 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.334     ; 1.472      ;
; 1.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.945      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.962      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.962      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.962      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.962      ;
; 1.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.962      ;
; 1.705 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.972      ;
; 1.705 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.972      ;
; 1.705 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.972      ;
; 1.705 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.972      ;
; 1.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.996      ;
; 1.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.996      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.005      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.005      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.005      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.005      ;
; 1.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.005      ;
; 1.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.060      ;
; 1.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.060      ;
; 1.763 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.060      ;
; 1.850 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.328     ; 1.708      ;
; 1.850 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.328     ; 1.708      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.114      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.114      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.114      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.114      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.114      ;
; 1.861 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.332     ; 1.715      ;
; 1.861 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.332     ; 1.715      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.878 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.330     ; 1.734      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.157      ;
; 1.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.264      ;
; 2.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.426      ;
; 2.174 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.329     ; 2.031      ;
; 2.174 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.329     ; 2.031      ;
; 2.174 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.329     ; 2.031      ;
; 2.174 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.329     ; 2.031      ;
; 2.174 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.329     ; 2.031      ;
; 2.174 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.329     ; 2.031      ;
; 2.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.482      ;
; 2.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.503      ;
; 2.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.829      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.963      ;
; 2.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.074      ;
; 2.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.076      ;
; 2.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.076      ;
; 2.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.076      ;
; 2.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.076      ;
; 2.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.076      ;
; 2.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.076      ;
; 2.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.121      ;
; 2.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.121      ;
; 2.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.100      ;
; 2.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.100      ;
; 2.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.100      ;
; 3.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.285      ;
; 3.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.274      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.474 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.739      ;
; 3.225 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 3.959      ;
; 3.225 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 3.959      ;
; 3.225 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 3.959      ;
; 3.225 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 3.959      ;
; 3.225 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 3.959      ;
; 3.225 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 3.959      ;
; 3.225 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 3.959      ;
; 3.225 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.548      ; 3.959      ;
; 3.255 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.521      ; 3.962      ;
; 3.255 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.521      ; 3.962      ;
; 3.255 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.521      ; 3.962      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.910      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.910      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.910      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.910      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.908      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.908      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.908      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.908      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.908      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.908      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.906      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.906      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.906      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.906      ;
; 3.646 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.906      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.926      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.926      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.926      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.928      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.928      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.928      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.926      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.926      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.926      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.928      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.928      ;
; 3.647 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.928      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.903      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.891      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.891      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.891      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.891      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.891      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.891      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.891      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.891      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 3.897      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.891      ;
; 3.648 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.891      ;
; 3.656 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 3.957      ;
; 3.656 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 3.957      ;
; 3.656 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 3.957      ;
; 3.656 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 3.957      ;
; 3.656 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 3.957      ;
; 3.656 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 3.957      ;
; 3.656 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 3.957      ;
; 3.656 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 3.957      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.946      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.946      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.946      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.946      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.946      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.946      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.946      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 3.946      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.935      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.935      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.956      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.956      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 3.956      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.937      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.935      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.935      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.935      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.935      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.943      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.935      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.933      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.935      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.943      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.943      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 3.943      ;
; 3.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 3.933      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                   ;
+-------+-----------+------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.149 ; KEY[3]    ; a2db_data[0]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.285      ; 5.710      ;
; 2.157 ; KEY[3]    ; o_sine_p[0]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.276      ; 5.709      ;
; 2.193 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.273      ; 5.742      ;
; 2.203 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][5]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.268      ; 5.747      ;
; 2.203 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][5]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.268      ; 5.747      ;
; 2.203 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][5]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.268      ; 5.747      ;
; 2.205 ; KEY[3]    ; a2db_data[1]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.275      ; 5.756      ;
; 2.224 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.275      ; 5.775      ;
; 2.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.243      ; 5.750      ;
; 2.241 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.275      ; 5.792      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[15]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[12]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[15]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[14]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[13]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[12]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.242 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.785      ;
; 2.298 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.259      ; 5.833      ;
; 2.298 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.259      ; 5.833      ;
; 2.298 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.259      ; 5.833      ;
; 2.298 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.259      ; 5.833      ;
; 2.298 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.259      ; 5.833      ;
; 2.298 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.259      ; 5.833      ;
; 2.298 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_3[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.259      ; 5.833      ;
; 2.298 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_3[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.259      ; 5.833      ;
; 2.298 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_3[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.259      ; 5.833      ;
; 2.300 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.269      ; 5.845      ;
; 2.300 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.269      ; 5.845      ;
; 2.302 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.268      ; 5.846      ;
; 2.306 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][3]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.258      ; 5.840      ;
; 2.315 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.266      ; 5.857      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.319 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.165      ; 5.373      ;
; 2.323 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.866      ;
; 2.323 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.267      ; 5.866      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][12]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][13]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][14]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][15]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.220      ; 5.821      ;
; 2.325 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.236      ; 5.837      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[8]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[7]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[6]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[5]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.362 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.263      ; 5.901      ;
; 2.369 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.274      ; 5.919      ;
; 2.388 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.214      ; 5.878      ;
; 2.391 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.261      ; 5.928      ;
; 2.391 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.261      ; 5.928      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
; 2.418 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.200      ; 5.894      ;
+-------+-----------+------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.781 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.066      ; 7.073      ;
; 2.808 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.059      ; 7.093      ;
; 2.860 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.029      ; 7.115      ;
; 2.904 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.014      ; 7.144      ;
; 2.911 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.034      ; 7.171      ;
; 2.932 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.064      ; 7.222      ;
; 2.933 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.066      ; 7.225      ;
; 3.026 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.061      ; 7.313      ;
; 3.027 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.015      ; 7.268      ;
; 3.160 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.036      ; 7.422      ;
; 3.162 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.023      ; 7.411      ;
; 4.454 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.023      ; 8.703      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.820 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.045      ; 7.091      ;
; 2.820 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.045      ; 7.091      ;
; 2.820 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.045      ; 7.091      ;
; 2.918 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.004      ; 7.148      ;
; 2.918 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.004      ; 7.148      ;
; 2.918 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.004      ; 7.148      ;
; 3.205 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.010      ; 7.441      ;
; 3.205 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.010      ; 7.441      ;
; 3.205 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.010      ; 7.441      ;
; 3.228 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.022      ; 7.476      ;
; 3.228 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.022      ; 7.476      ;
; 3.228 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.022      ; 7.476      ;
; 4.237 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.035      ; 8.498      ;
; 4.516 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.006      ; 8.748      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 106
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.698
Worst Case Available Settling Time: 18.561 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                               ;
+------------+-----------------+----------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                       ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------+---------------------------------------------------------------+
; 17.63 MHz  ; 17.63 MHz       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ;                                                               ;
; 35.67 MHz  ; 35.67 MHz       ; altera_reserved_tck                                                              ;                                                               ;
; 97.65 MHz  ; 97.65 MHz       ; CLOCK_50                                                                         ;                                                               ;
; 176.96 MHz ; 176.96 MHz      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;                                                               ;
; 194.59 MHz ; 194.59 MHz      ; ADA_DCO                                                                          ;                                                               ;
; 205.59 MHz ; 205.59 MHz      ; ADB_DCO                                                                          ;                                                               ;
; 275.94 MHz ; 237.53 MHz      ; GPIO[8]                                                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                        ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                         ; 0.626  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 2.536  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 34.349 ; 0.000         ;
; altera_reserved_tck                                                              ; 35.983 ; 0.000         ;
; ADA_DCO                                                                          ; 44.861 ; 0.000         ;
; ADB_DCO                                                                          ; 45.136 ; 0.000         ;
; GPIO[8]                                                                          ; 96.376 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                        ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; GPIO[8]                                                                          ; 0.270 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.292 ; 0.000         ;
; altera_reserved_tck                                                              ; 0.338 ; 0.000         ;
; CLOCK_50                                                                         ; 0.354 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.355 ; 0.000         ;
; ADB_DCO                                                                          ; 1.729 ; 0.000         ;
; ADA_DCO                                                                          ; 1.785 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.963  ; 0.000         ;
; ADA_DCO                                                     ; 2.976  ; 0.000         ;
; ADB_DCO                                                     ; 3.080  ; 0.000         ;
; CLOCK_50                                                    ; 14.654 ; 0.000         ;
; altera_reserved_tck                                         ; 93.762 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                         ; 1.063 ; 0.000         ;
; CLOCK_50                                                    ; 1.349 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.790 ; 0.000         ;
; ADB_DCO                                                     ; 2.412 ; 0.000         ;
; ADA_DCO                                                     ; 2.466 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                           ;
+----------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                            ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                         ; 9.556   ; 0.000         ;
; CLOCK2_50                                                                        ; 16.000  ; 0.000         ;
; CLOCK3_50                                                                        ; 16.000  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.686  ; 0.000         ;
; ADB_DCO                                                                          ; 24.781  ; 0.000         ;
; ADA_DCO                                                                          ; 24.782  ; 0.000         ;
; FPGA_CLK_A_N                                                                     ; 45.790  ; 0.000         ;
; FPGA_CLK_A_P                                                                     ; 45.790  ; 0.000         ;
; altera_reserved_tck                                                              ; 49.412  ; 0.000         ;
; GPIO[8]                                                                          ; 49.693  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 124.631 ; 0.000         ;
+----------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.626 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_A_N                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.830      ; 6.114      ;
; 0.628 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_B_N                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.830      ; 6.112      ;
; 0.636 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_A_P                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.830      ; 6.104      ;
; 0.638 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_B_P                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.830      ; 6.102      ;
; 1.073 ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                                         ; error_adaptive_out[6]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.069     ; 5.768      ;
; 1.474 ; adaptive_fir:adaptive_fir_inst|e_out[16]                                                                        ; error_adaptive_out[16]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 5.368      ;
; 1.891 ; ADB_OR                                                                                                          ; LEDG[4]                                                                                                                                                             ; ADB_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 6.069      ;
; 1.981 ; adaptive_fir:adaptive_fir_inst|e_out[18]                                                                        ; error_adaptive_out[18]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.079     ; 4.850      ;
; 1.983 ; ADA_OR                                                                                                          ; LEDG[3]                                                                                                                                                             ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 5.977      ;
; 2.024 ; adaptive_fir:adaptive_fir_inst|y_out[9]                                                                         ; adaptive_out_data[9]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 4.827      ;
; 2.102 ; adaptive_fir:adaptive_fir_inst|y_out[40]                                                                        ; adaptive_out_data[40]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.740      ;
; 2.149 ; adaptive_fir:adaptive_fir_inst|y_out[30]                                                                        ; adaptive_out_data[30]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.693      ;
; 2.164 ; adaptive_fir:adaptive_fir_inst|y_out[27]                                                                        ; adaptive_out_data[27]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 4.682      ;
; 2.235 ; adaptive_fir:adaptive_fir_inst|y_out[15]                                                                        ; adaptive_out_data[15]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 4.611      ;
; 2.320 ; adaptive_fir:adaptive_fir_inst|y_out[13]                                                                        ; adaptive_out_data[13]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.063     ; 4.527      ;
; 2.403 ; adaptive_fir:adaptive_fir_inst|y_out[22]                                                                        ; adaptive_out_data[22]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 4.443      ;
; 2.406 ; adaptive_fir:adaptive_fir_inst|y_out[6]                                                                         ; adaptive_out_data[6]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 4.445      ;
; 2.425 ; adaptive_fir:adaptive_fir_inst|e_out[2]                                                                         ; error_adaptive_out[2]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.069     ; 4.416      ;
; 2.449 ; adaptive_fir:adaptive_fir_inst|e_out[12]                                                                        ; error_adaptive_out[12]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.393      ;
; 2.458 ; adaptive_fir:adaptive_fir_inst|y_out[41]                                                                        ; adaptive_out_data[41]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.384      ;
; 2.466 ; adaptive_fir:adaptive_fir_inst|y_out[34]                                                                        ; adaptive_out_data[34]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.067     ; 4.377      ;
; 2.470 ; adaptive_fir:adaptive_fir_inst|y_out[20]                                                                        ; adaptive_out_data[20]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 4.376      ;
; 2.492 ; adaptive_fir:adaptive_fir_inst|y_out[29]                                                                        ; adaptive_out_data[29]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.350      ;
; 2.496 ; o_sine_p[10]                                                                                                    ; DA[5]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 4.340      ;
; 2.499 ; adaptive_fir:adaptive_fir_inst|y_out[37]                                                                        ; adaptive_out_data[37]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.343      ;
; 2.506 ; o_sine_p[10]                                                                                                    ; DA[4]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 4.330      ;
; 2.516 ; adaptive_fir:adaptive_fir_inst|y_out[31]                                                                        ; adaptive_out_data[31]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.326      ;
; 2.532 ; adaptive_fir:adaptive_fir_inst|e_out[11]                                                                        ; error_adaptive_out[11]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.310      ;
; 2.535 ; adaptive_fir:adaptive_fir_inst|y_out[4]                                                                         ; adaptive_out_data[4]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 4.316      ;
; 2.539 ; adaptive_fir:adaptive_fir_inst|y_out[32]                                                                        ; adaptive_out_data[32]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.303      ;
; 2.564 ; adaptive_fir:adaptive_fir_inst|y_out[23]                                                                        ; adaptive_out_data[23]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 4.282      ;
; 2.578 ; adaptive_fir:adaptive_fir_inst|y_out[28]                                                                        ; adaptive_out_data[28]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 4.268      ;
; 2.629 ; adaptive_fir:adaptive_fir_inst|y_out[26]                                                                        ; adaptive_out_data[26]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 4.217      ;
; 2.661 ; adaptive_fir:adaptive_fir_inst|y_out[2]                                                                         ; adaptive_out_data[2]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 4.190      ;
; 2.661 ; o_sine_p[10]                                                                                                    ; DA[1]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 4.175      ;
; 2.662 ; o_sine_p[10]                                                                                                    ; DA[2]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 4.174      ;
; 2.672 ; o_sine_p[10]                                                                                                    ; DA[3]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 4.164      ;
; 2.733 ; adaptive_fir:adaptive_fir_inst|e_out[28]                                                                        ; error_adaptive_out[28]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.066     ; 4.111      ;
; 2.748 ; adaptive_fir:adaptive_fir_inst|e_out[8]                                                                         ; error_adaptive_out[8]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.094      ;
; 2.750 ; adaptive_fir:adaptive_fir_inst|e_out[17]                                                                        ; error_adaptive_out[17]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 4.092      ;
; 2.751 ; adaptive_fir:adaptive_fir_inst|e_out[30]                                                                        ; error_adaptive_out[30]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.066     ; 4.093      ;
; 2.762 ; adaptive_fir:adaptive_fir_inst|e_out[31]                                                                        ; error_adaptive_out[31]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.067     ; 4.081      ;
; 2.770 ; adaptive_fir:adaptive_fir_inst|e_out[25]                                                                        ; error_adaptive_out[25]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.066     ; 4.074      ;
; 2.799 ; adaptive_fir:adaptive_fir_inst|y_out[18]                                                                        ; adaptive_out_data[18]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 4.047      ;
; 2.815 ; adaptive_fir:adaptive_fir_inst|y_out[3]                                                                         ; adaptive_out_data[3]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 4.036      ;
; 2.828 ; adaptive_fir:adaptive_fir_inst|y_out[24]                                                                        ; adaptive_out_data[24]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.063     ; 4.019      ;
; 2.829 ; adaptive_fir:adaptive_fir_inst|e_out[29]                                                                        ; error_adaptive_out[29]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.066     ; 4.015      ;
; 2.845 ; adaptive_fir:adaptive_fir_inst|y_out[17]                                                                        ; adaptive_out_data[17]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 4.001      ;
; 2.852 ; adaptive_fir:adaptive_fir_inst|y_out[8]                                                                         ; adaptive_out_data[8]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 3.999      ;
; 2.901 ; adaptive_fir:adaptive_fir_inst|e_out[14]                                                                        ; error_adaptive_out[14]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.941      ;
; 2.918 ; adaptive_fir:adaptive_fir_inst|e_out[15]                                                                        ; error_adaptive_out[15]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.924      ;
; 2.940 ; adaptive_fir:adaptive_fir_inst|y_out[10]                                                                        ; adaptive_out_data[10]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 3.911      ;
; 2.945 ; adaptive_fir:adaptive_fir_inst|e_out[3]                                                                         ; error_adaptive_out[3]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.069     ; 3.896      ;
; 2.950 ; adaptive_fir:adaptive_fir_inst|y_out[35]                                                                        ; adaptive_out_data[35]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.892      ;
; 2.951 ; adaptive_fir:adaptive_fir_inst|y_out[39]                                                                        ; adaptive_out_data[39]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.891      ;
; 2.967 ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                                         ; error_adaptive_out[4]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.069     ; 3.874      ;
; 2.976 ; adaptive_fir:adaptive_fir_inst|e_out[7]                                                                         ; error_adaptive_out[7]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.069     ; 3.865      ;
; 2.983 ; adaptive_fir:adaptive_fir_inst|e_out[1]                                                                         ; error_adaptive_out[1]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.069     ; 3.858      ;
; 2.994 ; adaptive_fir:adaptive_fir_inst|y_out[5]                                                                         ; adaptive_out_data[5]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 3.857      ;
; 3.004 ; adaptive_fir:adaptive_fir_inst|e_out[21]                                                                        ; error_adaptive_out[21]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.838      ;
; 3.022 ; adaptive_fir:adaptive_fir_inst|e_out[13]                                                                        ; error_adaptive_out[13]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.820      ;
; 3.025 ; adaptive_fir:adaptive_fir_inst|e_out[26]                                                                        ; error_adaptive_out[26]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.067     ; 3.818      ;
; 3.031 ; adaptive_fir:adaptive_fir_inst|e_out[32]                                                                        ; error_adaptive_out[32]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.066     ; 3.813      ;
; 3.031 ; adaptive_fir:adaptive_fir_inst|e_out[5]                                                                         ; error_adaptive_out[5]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.070     ; 3.809      ;
; 3.032 ; o_sine_p[10]                                                                                                    ; DA[9]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 3.804      ;
; 3.050 ; adaptive_fir:adaptive_fir_inst|e_out[23]                                                                        ; error_adaptive_out[23]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.069     ; 3.791      ;
; 3.052 ; o_sine_p[10]                                                                                                    ; DA[8]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 3.784      ;
; 3.150 ; adaptive_fir:adaptive_fir_inst|y_out[36]                                                                        ; adaptive_out_data[36]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.692      ;
; 3.164 ; adaptive_fir:adaptive_fir_inst|y_out[14]                                                                        ; adaptive_out_data[14]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 3.682      ;
; 3.166 ; adaptive_fir:adaptive_fir_inst|y_out[25]                                                                        ; adaptive_out_data[25]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 3.680      ;
; 3.182 ; adaptive_fir:adaptive_fir_inst|y_out[16]                                                                        ; adaptive_out_data[16]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 3.664      ;
; 3.203 ; adaptive_fir:adaptive_fir_inst|y_out[11]                                                                        ; adaptive_out_data[11]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 3.648      ;
; 3.205 ; adaptive_fir:adaptive_fir_inst|y_out[21]                                                                        ; adaptive_out_data[21]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 3.641      ;
; 3.209 ; adaptive_fir:adaptive_fir_inst|e_out[24]                                                                        ; error_adaptive_out[24]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.066     ; 3.635      ;
; 3.221 ; adaptive_fir:adaptive_fir_inst|y_out[1]                                                                         ; adaptive_out_data[1]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 3.630      ;
; 3.240 ; adaptive_fir:adaptive_fir_inst|e_out[10]                                                                        ; error_adaptive_out[10]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.602      ;
; 3.245 ; adaptive_fir:adaptive_fir_inst|y_out[38]                                                                        ; adaptive_out_data[38]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.597      ;
; 3.274 ; adaptive_fir:adaptive_fir_inst|e_out[19]                                                                        ; error_adaptive_out[19]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.568      ;
; 3.294 ; o_sine_p[10]                                                                                                    ; DA[7]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 3.542      ;
; 3.312 ; o_sine_p[10]                                                                                                    ; DA[10]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 3.524      ;
; 3.325 ; adaptive_fir:adaptive_fir_inst|y_out[0]                                                                         ; adaptive_out_data[0]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.096     ; 3.489      ;
; 3.328 ; o_sine_p[10]                                                                                                    ; DA[6]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 3.508      ;
; 3.432 ; o_sine_p[11]                                                                                                    ; DA[11]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.074     ; 3.404      ;
; 3.454 ; adaptive_fir:adaptive_fir_inst|e_out[0]                                                                         ; error_adaptive_out[0]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.053     ; 3.403      ;
; 3.467 ; adaptive_fir:adaptive_fir_inst|y_out[12]                                                                        ; adaptive_out_data[12]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 3.384      ;
; 3.472 ; adaptive_fir:adaptive_fir_inst|e_out[9]                                                                         ; error_adaptive_out[9]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.070     ; 3.368      ;
; 3.473 ; adaptive_fir:adaptive_fir_inst|y_out[7]                                                                         ; adaptive_out_data[7]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.059     ; 3.378      ;
; 3.497 ; adaptive_fir:adaptive_fir_inst|y_out[33]                                                                        ; adaptive_out_data[33]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.345      ;
; 3.504 ; adaptive_fir:adaptive_fir_inst|y_out[19]                                                                        ; adaptive_out_data[19]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.064     ; 3.342      ;
; 3.505 ; adaptive_fir:adaptive_fir_inst|y_out[42]                                                                        ; adaptive_out_data[42]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.068     ; 3.337      ;
; 3.548 ; adaptive_fir:adaptive_fir_inst|e_out[20]                                                                        ; error_adaptive_out[20]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.080     ; 3.282      ;
; 3.627 ; o_sine_p[0]                                                                                                     ; DA[0]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.086     ; 3.197      ;
; 3.653 ; adaptive_fir:adaptive_fir_inst|e_out[22]                                                                        ; error_adaptive_out[22]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.079     ; 3.178      ;
; 3.688 ; o_sine_p[13]                                                                                                    ; DA[13]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.055     ; 3.167      ;
; 3.697 ; o_sine_p[12]                                                                                                    ; DA[12]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.055     ; 3.158      ;
; 3.716 ; adaptive_fir:adaptive_fir_inst|e_out[27]                                                                        ; error_adaptive_out[27]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -2.078     ; 3.116      ;
; 4.586 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.493      ; 5.836      ;
; 4.586 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.493      ; 5.836      ;
; 4.586 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.493      ; 5.836      ;
; 4.970 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.500      ; 5.459      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.536 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb|counter_reg_bit[1]                                      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.690      ; 8.113      ;
; 2.536 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb|counter_reg_bit[0]                                      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.690      ; 8.113      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.669 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.971      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.681      ; 7.676      ;
; 2.975 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.656      ; 7.640      ;
; 2.975 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.656      ; 7.640      ;
; 2.975 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.656      ; 7.640      ;
; 2.975 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.656      ; 7.640      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.002 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.693      ; 7.650      ;
; 3.017 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.656      ; 7.598      ;
; 3.017 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.656      ; 7.598      ;
; 3.017 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.656      ; 7.598      ;
; 3.017 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.656      ; 7.598      ;
; 3.017 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.656      ; 7.598      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.024 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.630      ;
; 3.097 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|rd_ptr_lsb                                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.651      ; 7.513      ;
; 3.139 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[13][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.644      ; 7.464      ;
; 3.139 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[10][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.644      ; 7.464      ;
; 3.140 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[12][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.644      ; 7.463      ;
; 3.141 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[11][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.644      ; 7.462      ;
; 3.142 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.644      ; 7.461      ;
; 3.142 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[9][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.644      ; 7.461      ;
; 3.147 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s                                                                                                                       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.695      ; 7.507      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.160 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.481      ;
; 3.168 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|rd_ptr_lsb                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.649      ; 7.440      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.180 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.682      ; 7.461      ;
; 3.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[1]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.674      ; 7.434      ;
; 3.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[2]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.674      ; 7.434      ;
; 3.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[3]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.674      ; 7.434      ;
; 3.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.674      ; 7.434      ;
; 3.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.674      ; 7.434      ;
; 3.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[7]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.674      ; 7.434      ;
; 3.219 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.696      ; 7.436      ;
; 3.219 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.696      ; 7.436      ;
; 3.219 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.696      ; 7.436      ;
; 3.219 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.696      ; 7.436      ;
; 3.219 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.696      ; 7.436      ;
; 3.219 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.696      ; 7.436      ;
; 3.219 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.696      ; 7.436      ;
; 3.219 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.696      ; 7.436      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 34.349 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.314      ;
; 34.352 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.311      ;
; 34.365 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.298      ;
; 34.456 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.340     ; 5.203      ;
; 34.456 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.340     ; 5.203      ;
; 34.456 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.340     ; 5.203      ;
; 34.618 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 5.047      ;
; 34.618 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 5.047      ;
; 34.618 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 5.047      ;
; 34.619 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.044      ;
; 34.619 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.044      ;
; 34.619 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.044      ;
; 34.619 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.044      ;
; 34.619 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.044      ;
; 34.619 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.044      ;
; 34.683 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.980      ;
; 34.684 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.979      ;
; 34.710 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.953      ;
; 34.800 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.865      ;
; 34.935 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.730      ;
; 34.966 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.999      ;
; 35.030 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 4.633      ;
; 35.295 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.322     ; 4.382      ;
; 35.396 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.283      ;
; 35.429 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.250      ;
; 35.500 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.179      ;
; 35.614 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.323     ; 4.062      ;
; 35.618 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.323     ; 4.058      ;
; 35.620 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.059      ;
; 35.645 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.034      ;
; 35.645 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.034      ;
; 35.647 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.323     ; 4.029      ;
; 35.660 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.323     ; 4.016      ;
; 35.660 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.322     ; 4.017      ;
; 35.663 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 4.029      ;
; 35.682 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 3.997      ;
; 35.686 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 4.006      ;
; 35.687 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.323     ; 3.989      ;
; 35.691 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 4.001      ;
; 35.722 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 3.970      ;
; 35.752 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 3.940      ;
; 35.763 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 3.916      ;
; 35.800 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.307     ; 3.892      ;
; 35.859 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 3.820      ;
; 35.880 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.323     ; 3.796      ;
; 35.897 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.323     ; 3.779      ;
; 35.912 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.016      ;
; 35.912 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.016      ;
; 35.912 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.016      ;
; 35.912 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.016      ;
; 35.912 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.016      ;
; 35.912 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.016      ;
; 35.912 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.016      ;
; 35.912 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.016      ;
; 35.912 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.016      ;
; 35.912 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.016      ;
; 35.951 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 3.728      ;
; 36.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.866      ;
; 36.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.866      ;
; 36.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.866      ;
; 36.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.866      ;
; 36.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.866      ;
; 36.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.866      ;
; 36.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.866      ;
; 36.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.866      ;
; 36.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.866      ;
; 36.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.866      ;
; 36.111 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.817      ;
; 36.111 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.817      ;
; 36.111 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.817      ;
; 36.111 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.817      ;
; 36.111 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.817      ;
; 36.111 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.817      ;
; 36.111 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.817      ;
; 36.111 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.817      ;
; 36.111 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.817      ;
; 36.111 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.817      ;
; 36.122 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.806      ;
; 36.122 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.806      ;
; 36.122 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.806      ;
; 36.122 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.806      ;
; 36.122 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.806      ;
; 36.122 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.806      ;
; 36.122 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.806      ;
; 36.122 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.806      ;
; 36.122 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.806      ;
; 36.122 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.806      ;
; 36.185 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.743      ;
; 36.185 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.743      ;
; 36.185 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.743      ;
; 36.185 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.743      ;
; 36.185 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.743      ;
; 36.185 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.743      ;
; 36.185 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.743      ;
; 36.185 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.743      ;
; 36.185 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.743      ;
; 36.185 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.743      ;
; 36.194 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.734      ;
; 36.194 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.734      ;
; 36.194 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.734      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 35.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -4.163     ; 8.834      ;
; 41.718 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 8.554      ;
; 42.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 7.877      ;
; 42.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 7.827      ;
; 42.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 7.827      ;
; 42.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 7.667      ;
; 42.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 7.618      ;
; 42.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 7.548      ;
; 42.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][7]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 7.557      ;
; 42.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][4]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 7.482      ;
; 42.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 7.480      ;
; 42.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][6]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 7.403      ;
; 42.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 7.343      ;
; 42.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_9[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 7.299      ;
; 42.981 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 7.269      ;
; 43.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 7.153      ;
; 43.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 7.124      ;
; 43.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.098      ;
; 43.130 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 7.118      ;
; 43.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][9]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 7.009      ;
; 43.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 6.994      ;
; 43.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.972      ;
; 43.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][5]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 6.973      ;
; 43.320 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 6.926      ;
; 43.324 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 6.897      ;
; 43.335 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 6.886      ;
; 43.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 6.853      ;
; 43.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][3]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.870      ;
; 43.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 6.843      ;
; 43.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.858      ;
; 43.407 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 6.839      ;
; 43.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 6.811      ;
; 43.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 6.785      ;
; 43.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][8]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.730      ;
; 43.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.711      ;
; 43.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 6.664      ;
; 43.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 6.623      ;
; 43.671 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.182     ; 6.146      ;
; 43.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.541      ;
; 43.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.528      ;
; 43.818 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 6.419      ;
; 43.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.379      ;
; 43.879 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.364      ;
; 43.942 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 6.303      ;
; 44.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 6.190      ;
; 44.053 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 6.157      ;
; 44.057 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 6.175      ;
; 44.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.171      ;
; 44.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.142      ;
; 44.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.120      ;
; 44.112 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.131      ;
; 44.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.097      ;
; 44.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.075      ;
; 44.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 6.055      ;
; 44.168 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 6.044      ;
; 44.171 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 6.067      ;
; 44.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.038      ;
; 44.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.010      ;
; 44.228 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 6.006      ;
; 44.308 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.938      ;
; 44.310 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.920      ;
; 44.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 5.906      ;
; 44.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 5.868      ;
; 44.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 5.864      ;
; 44.380 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.859      ;
; 44.380 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 5.862      ;
; 44.453 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 5.762      ;
; 44.542 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 5.668      ;
; 44.546 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 5.703      ;
; 44.557 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 5.678      ;
; 44.557 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 5.678      ;
; 44.614 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 5.597      ;
; 44.616 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 5.605      ;
; 44.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 5.586      ;
; 44.669 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 5.542      ;
; 44.819 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 5.382      ;
; 44.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 5.345      ;
; 44.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 5.354      ;
; 44.976 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.223      ;
; 45.097 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 5.124      ;
; 45.102 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 5.098      ;
; 45.133 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 5.103      ;
; 45.183 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 5.028      ;
; 45.200 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 5.002      ;
; 45.213 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 5.025      ;
; 45.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 4.976      ;
; 45.277 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 4.958      ;
; 45.310 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.926      ;
; 45.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 4.891      ;
; 45.362 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 4.868      ;
; 45.370 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.866      ;
; 45.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 4.844      ;
; 45.441 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 4.763      ;
; 45.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 4.634      ;
; 45.609 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.590      ;
; 45.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 4.329      ;
; 45.937 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.299      ;
; 46.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.900      ;
; 46.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.559      ;
; 46.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.446      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADA_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.861 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.634      ; 6.772      ;
; 45.179 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.668      ; 6.488      ;
; 45.206 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.634      ; 6.427      ;
; 45.210 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.661      ; 6.450      ;
; 45.227 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.647      ; 6.419      ;
; 45.247 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.629      ; 6.381      ;
; 45.251 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.668      ; 6.416      ;
; 45.279 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.647      ; 6.367      ;
; 45.282 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.647      ; 6.364      ;
; 45.325 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.668      ; 6.342      ;
; 45.343 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.634      ; 6.290      ;
; 45.352 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.628      ; 6.275      ;
; 45.434 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.628      ; 6.193      ;
; 45.438 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.628      ; 6.189      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADB_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 45.136 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.638      ; 6.501      ;
; 45.182 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.649      ; 6.466      ;
; 45.200 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.690      ; 6.489      ;
; 45.213 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.658      ; 6.444      ;
; 45.228 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.654      ; 6.425      ;
; 45.244 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.646      ; 6.401      ;
; 45.260 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.689      ; 6.428      ;
; 45.289 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.638      ; 6.348      ;
; 45.292 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.660      ; 6.367      ;
; 45.312 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.681      ; 6.368      ;
; 45.336 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.684      ; 6.347      ;
; 45.446 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.689      ; 6.242      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.376 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.292     ; 3.351      ;
; 96.380 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.292     ; 3.347      ;
; 96.400 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.011     ; 3.608      ;
; 96.422 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 3.521      ;
; 96.425 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 3.518      ;
; 96.663 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.260     ; 3.096      ;
; 96.663 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.260     ; 3.096      ;
; 96.663 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.260     ; 3.096      ;
; 96.663 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.260     ; 3.096      ;
; 96.703 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.292     ; 3.024      ;
; 96.704 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.292     ; 3.023      ;
; 96.709 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 3.266      ;
; 96.709 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 3.266      ;
; 96.709 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 3.266      ;
; 96.709 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 3.266      ;
; 96.733 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.292     ; 2.994      ;
; 96.761 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 3.182      ;
; 96.762 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 3.181      ;
; 96.784 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 3.159      ;
; 97.041 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.292     ; 2.686      ;
; 97.054 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.292     ; 2.673      ;
; 97.109 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 2.834      ;
; 97.119 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 2.824      ;
; 97.120 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.237     ; 2.662      ;
; 97.147 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.237     ; 2.635      ;
; 97.254 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.237     ; 2.528      ;
; 97.268 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.237     ; 2.514      ;
; 97.300 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.011     ; 2.708      ;
; 97.358 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.423     ; 2.238      ;
; 97.358 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.423     ; 2.238      ;
; 97.368 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 2.606      ;
; 97.418 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.011     ; 2.590      ;
; 97.431 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.423     ; 2.165      ;
; 97.432 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.423     ; 2.164      ;
; 97.505 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.011     ; 2.503      ;
; 97.543 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 2.432      ;
; 97.571 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.260      ; 2.739      ;
; 97.672 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 2.302      ;
; 97.711 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.190      ;
; 97.714 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 2.187      ;
; 97.775 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 2.199      ;
; 97.778 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 2.196      ;
; 97.891 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.260      ; 2.419      ;
; 97.896 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 2.084      ;
; 97.998 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.935      ;
; 97.998 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.935      ;
; 97.998 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.935      ;
; 97.998 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.935      ;
; 98.003 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.898      ;
; 98.006 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.895      ;
; 98.028 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 1.985      ;
; 98.034 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 1.979      ;
; 98.049 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.094     ; 1.876      ;
; 98.049 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.094     ; 1.876      ;
; 98.049 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.094     ; 1.876      ;
; 98.049 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.094     ; 1.876      ;
; 98.049 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.094     ; 1.876      ;
; 98.050 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.851      ;
; 98.051 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.850      ;
; 98.075 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.826      ;
; 98.080 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 1.894      ;
; 98.105 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 1.908      ;
; 98.111 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.104      ; 2.012      ;
; 98.111 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.104      ; 2.012      ;
; 98.111 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.104      ; 2.012      ;
; 98.111 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.104      ; 2.012      ;
; 98.111 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.104      ; 2.012      ;
; 98.129 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.084     ; 1.806      ;
; 98.156 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 1.857      ;
; 98.183 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 1.791      ;
; 98.235 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.084     ; 1.700      ;
; 98.238 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.084     ; 1.697      ;
; 98.284 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.042     ; 1.693      ;
; 98.287 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.042     ; 1.690      ;
; 98.290 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.643      ;
; 98.290 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.643      ;
; 98.290 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.643      ;
; 98.290 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 1.643      ;
; 98.302 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 1.711      ;
; 98.332 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 1.681      ;
; 98.337 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 1.676      ;
; 98.342 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.559      ;
; 98.343 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.558      ;
; 98.358 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.084     ; 1.577      ;
; 98.361 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.540      ;
; 98.362 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.084     ; 1.573      ;
; 98.369 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.094     ; 1.556      ;
; 98.369 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.094     ; 1.556      ;
; 98.369 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.094     ; 1.556      ;
; 98.369 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.094     ; 1.556      ;
; 98.369 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.094     ; 1.556      ;
; 98.389 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.512      ;
; 98.396 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.505      ;
; 98.431 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.104      ; 1.692      ;
; 98.431 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.104      ; 1.692      ;
; 98.431 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.104      ; 1.692      ;
; 98.431 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.104      ; 1.692      ;
; 98.431 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.104      ; 1.692      ;
; 98.450 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.084     ; 1.485      ;
; 98.452 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.146      ; 1.713      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.270 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.476      ; 0.947      ;
; 0.302 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.476      ; 0.979      ;
; 0.304 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.476      ; 0.981      ;
; 0.333 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.476      ; 1.010      ;
; 0.341 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.444      ; 0.986      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.401 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.084      ; 0.656      ;
; 0.409 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.623      ;
; 0.425 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.640      ;
; 0.426 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.641      ;
; 0.523 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.737      ;
; 0.534 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.292      ; 0.997      ;
; 0.545 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.476      ; 1.222      ;
; 0.546 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.084      ; 0.801      ;
; 0.558 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.254      ; 1.013      ;
; 0.571 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.084      ; 0.826      ;
; 0.575 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.791      ;
; 0.575 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.791      ;
; 0.576 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.791      ;
; 0.576 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.791      ;
; 0.578 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.794      ;
; 0.590 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.260      ; 1.021      ;
; 0.615 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.084      ; 0.870      ;
; 0.634 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.844      ;
; 0.651 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.865      ;
; 0.662 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.084      ; 0.917      ;
; 0.665 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.878      ;
; 0.674 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.864      ;
; 0.676 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.890      ;
; 0.677 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.890      ;
; 0.682 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.895      ;
; 0.685 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.898      ;
; 0.700 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.890      ;
; 0.703 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.292      ; 1.166      ;
; 0.716 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.292      ; 1.179      ;
; 0.719 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.476      ; 1.396      ;
; 0.759 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.462      ; 1.422      ;
; 0.763 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.084      ; 1.018      ;
; 0.769 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.084      ; 1.024      ;
; 0.775 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.991      ;
; 0.777 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 1.024      ;
; 0.780 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 1.027      ;
; 0.812 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.025      ;
; 0.816 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.029      ;
; 0.816 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.029      ;
; 0.834 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.047      ;
; 0.855 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.071      ;
; 0.870 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.278      ; 1.319      ;
; 0.894 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.107      ;
; 0.899 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.112      ;
; 0.903 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.116      ;
; 0.908 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 1.098      ;
; 0.909 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 1.099      ;
; 0.945 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.161      ;
; 0.952 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 1.199      ;
; 0.955 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.006      ; 1.132      ;
; 0.962 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 1.209      ;
; 0.963 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.006      ; 1.140      ;
; 0.981 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.194      ;
; 0.983 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.196      ;
; 0.987 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.200      ;
; 0.997 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.210      ;
; 0.998 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.211      ;
; 1.002 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.218      ;
; 1.022 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 1.212      ;
; 1.038 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.254      ;
; 1.040 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 1.230      ;
; 1.041 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 1.231      ;
; 1.042 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 1.232      ;
; 1.054 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.476      ; 1.731      ;
; 1.086 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.276     ; 0.981      ;
; 1.121 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 1.311      ;
; 1.146 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.362      ;
; 1.149 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.362      ;
; 1.153 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.366      ;
; 1.192 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.408      ;
; 1.200 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.276     ; 1.095      ;
; 1.222 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 1.511      ;
; 1.223 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.006      ; 1.400      ;
; 1.227 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 1.516      ;
; 1.227 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.006      ; 1.404      ;
; 1.230 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.237      ; 1.638      ;
; 1.230 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.237      ; 1.638      ;
; 1.230 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.237      ; 1.638      ;
; 1.230 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.237      ; 1.638      ;
; 1.230 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.237      ; 1.638      ;
; 1.232 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 1.422      ;
; 1.235 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 1.425      ;
; 1.261 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.006      ; 1.438      ;
; 1.261 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.477      ;
; 1.286 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.006      ; 1.463      ;
; 1.287 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.006      ; 1.464      ;
; 1.307 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.520      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.292 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.905      ;
; 0.315 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.928      ;
; 0.317 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.930      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_0[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.930      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_9[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.930      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_9[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.930      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_10[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.931      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_10[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.930      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_11[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.930      ;
; 0.336 ; adaptive_fir:adaptive_fir_inst|f_6[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.930      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_3[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.931      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_9[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.931      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_13[10]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.933      ;
; 0.337 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.946      ;
; 0.338 ; adaptive_fir:adaptive_fir_inst|f_13[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.934      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_3[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.934      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_11[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.935      ;
; 0.341 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.941      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_3[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.935      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_3[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.935      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_4[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.935      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_12[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.935      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_15[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.937      ;
; 0.341 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.943      ;
; 0.342 ; adaptive_fir:adaptive_fir_inst|f_9[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.936      ;
; 0.343 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.344 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.946      ;
; 0.345 ; adaptive_fir:adaptive_fir_inst|f_11[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.939      ;
; 0.345 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.954      ;
; 0.346 ; adaptive_fir:adaptive_fir_inst|f_3[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.940      ;
; 0.346 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.950      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.943      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.950      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.951      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.958      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.953      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|low_addressa[1]                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|low_addressa[1]                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|low_addressa[2]                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|low_addressa[2]                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|dffe_nae                                                                                        ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|dffe_nae                                                                                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.949      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.962      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.957      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                   ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                    ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.962      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.338 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.597      ;
; 0.353 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.379 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.638      ;
; 0.380 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.641      ;
; 0.382 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.641      ;
; 0.383 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.640      ;
; 0.384 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.641      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.629      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.629      ;
; 0.386 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.632      ;
; 0.390 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.633      ;
; 0.393 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.636      ;
; 0.395 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                            ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|usedw_is_1_dff                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                    ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                            ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                       ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                              ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                               ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                              ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][0]                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][4]                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][4]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][6]                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][6]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][9]                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][9]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][1]                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][70]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][70]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                              ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                  ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.383 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.624      ;
; 0.385 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[6] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.641      ;
; 0.386 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.627      ;
; 0.386 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.642      ;
; 0.395 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_VS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_BLANK                                                                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.641      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.645      ;
; 0.419 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.956      ;
; 0.434 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.675      ;
; 0.435 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.972      ;
; 0.456 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.699      ;
; 0.457 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.700      ;
; 0.457 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.700      ;
; 0.457 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.700      ;
; 0.457 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.700      ;
; 0.458 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.701      ;
; 0.469 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 1.006      ;
; 0.470 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 1.007      ;
; 0.470 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 1.007      ;
; 0.508 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_HS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.752      ;
; 0.548 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[0] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.793      ;
; 0.553 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.796      ;
; 0.554 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.794      ;
; 0.555 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.795      ;
; 0.568 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.809      ;
; 0.574 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.814      ;
; 0.582 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.822      ;
; 0.586 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.828      ;
; 0.590 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.831      ;
; 0.592 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.833      ;
; 0.594 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.835      ;
; 0.595 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.836      ;
; 0.597 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.838      ;
; 0.598 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.840      ;
; 0.598 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.840      ;
; 0.601 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.843      ;
; 0.604 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.849      ;
; 0.609 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.851      ;
; 0.611 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.853      ;
; 0.614 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.855      ;
; 0.616 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.858      ;
; 0.616 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.857      ;
; 0.617 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.858      ;
; 0.618 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.860      ;
; 0.618 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.859      ;
; 0.619 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.861      ;
; 0.619 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.860      ;
; 0.624 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.866      ;
; 0.626 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.867      ;
; 0.628 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.869      ;
; 0.638 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.879      ;
; 0.642 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.883      ;
; 0.672 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.913      ;
; 0.683 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.924      ;
; 0.688 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.930      ;
; 0.691 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.933      ;
; 0.696 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.938      ;
; 0.699 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.941      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADB_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 1.729 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.789      ; 5.689      ;
; 1.877 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.788      ; 5.836      ;
; 1.904 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.789      ; 5.864      ;
; 1.904 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.752      ; 5.827      ;
; 1.921 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.784      ; 5.876      ;
; 1.956 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.747      ; 5.874      ;
; 1.958 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.758      ; 5.887      ;
; 1.985 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.736      ; 5.892      ;
; 2.009 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.736      ; 5.916      ;
; 2.031 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.781      ; 5.983      ;
; 2.034 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.756      ; 5.961      ;
; 2.094 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.744      ; 6.009      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADA_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 1.785 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.725      ; 5.681      ;
; 1.807 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.725      ; 5.703      ;
; 1.858 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.768      ; 5.797      ;
; 1.866 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.725      ; 5.762      ;
; 1.879 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.745      ; 5.795      ;
; 1.892 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.768      ; 5.831      ;
; 1.905 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.745      ; 5.821      ;
; 1.934 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.745      ; 5.850      ;
; 1.952 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.732      ; 5.855      ;
; 1.954 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.768      ; 5.893      ;
; 2.022 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.726      ; 5.919      ;
; 2.028 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.732      ; 5.931      ;
; 2.043 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.760      ; 5.974      ;
; 2.396 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.732      ; 6.299      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 1.963 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.636      ; 8.632      ;
; 2.300 ; KEY[3]    ; a2da_data[0]                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.676      ; 8.335      ;
; 2.300 ; KEY[3]    ; a2da_data[11]                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.676      ; 8.335      ;
; 2.300 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[0]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.676      ; 8.335      ;
; 2.300 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[11]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.676      ; 8.335      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.151 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.496      ; 7.096      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.153 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.512      ; 7.110      ;
; 3.189 ; KEY[3]    ; a2da_data[8]                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.632      ; 7.402      ;
; 3.189 ; KEY[3]    ; a2da_data[9]                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.632      ; 7.402      ;
; 3.189 ; KEY[3]    ; a2da_data[10]                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.632      ; 7.402      ;
; 3.189 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[9]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.632      ; 7.402      ;
; 3.189 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[8]     ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.632      ; 7.402      ;
; 3.189 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[10]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.632      ; 7.402      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
; 3.231 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[2][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 1.491      ; 7.011      ;
+-------+-----------+-----------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.976 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.629      ; 8.632      ;
; 3.305 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.661      ; 8.335      ;
; 4.211 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.634      ; 7.402      ;
; 4.211 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.634      ; 7.402      ;
; 4.211 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.634      ; 7.402      ;
; 4.311 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.647      ; 7.315      ;
; 4.311 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.647      ; 7.315      ;
; 4.311 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.647      ; 7.315      ;
; 4.565 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.668      ; 7.082      ;
; 4.565 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.668      ; 7.082      ;
; 4.565 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.668      ; 7.082      ;
; 4.582 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.628      ; 7.025      ;
; 4.582 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.628      ; 7.025      ;
; 4.582 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.628      ; 7.025      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 3.080 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.646      ; 8.545      ;
; 4.374 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.660      ; 7.265      ;
; 4.382 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.649      ; 7.246      ;
; 4.521 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.638      ; 7.096      ;
; 4.588 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.638      ; 7.029      ;
; 4.607 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.684      ; 7.056      ;
; 4.635 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.654      ; 6.998      ;
; 4.678 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.689      ; 6.990      ;
; 4.681 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.689      ; 6.987      ;
; 4.700 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.681      ; 6.960      ;
; 4.714 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.658      ; 6.923      ;
; 4.767 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.690      ; 6.902      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.654 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.272      ;
; 14.654 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.272      ;
; 14.654 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.272      ;
; 14.659 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.265      ;
; 14.659 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.265      ;
; 14.659 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.265      ;
; 14.659 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 5.265      ;
; 14.661 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[18]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.246      ;
; 14.661 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[17]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.246      ;
; 14.661 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[16]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.246      ;
; 14.661 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[10]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.246      ;
; 14.661 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.246      ;
; 14.661 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[6]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.246      ;
; 14.661 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[5]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.246      ;
; 14.661 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[4]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.246      ;
; 14.661 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 5.246      ;
; 14.670 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.253      ;
; 14.670 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.253      ;
; 14.670 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.251      ;
; 14.670 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 5.253      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.885      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[15]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.885      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[14]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.885      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[13]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.885      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[12]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.885      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[11]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.885      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[9]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.885      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[8]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.885      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.897      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.895      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.895      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.895      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.895      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.895      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.895      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.895      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.895      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.895      ;
; 15.018 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.895      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.873      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.875      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.873      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.873      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.873      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.873      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.890      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.890      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.892      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.892      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.890      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.875      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.890      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.890      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.873      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.875      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.875      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.890      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.890      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.890      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 4.888      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.892      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.892      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.892      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.873      ;
; 15.019 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.890      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 4.871      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 4.871      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 4.871      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 4.871      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 4.871      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 4.871      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 4.871      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 4.871      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 4.867      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 4.867      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 4.867      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 4.867      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 4.867      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 4.867      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[20]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.868      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[19]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 4.868      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 4.867      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 4.865      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 4.865      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 4.865      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 4.867      ;
; 15.020 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 4.867      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 93.762 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.158      ;
; 93.762 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.158      ;
; 93.762 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.158      ;
; 93.762 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.166      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.154      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.152      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.152      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.152      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.152      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.152      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.152      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.152      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.152      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.152      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.152      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.148      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.149      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.136      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.136      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.136      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.132      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.132      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.132      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.132      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.132      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.132      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.133      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.133      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.133      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.133      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.133      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.133      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.143      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.143      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.143      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.143      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.143      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.143      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.147      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.147      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.147      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.147      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.147      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.147      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.145      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.145      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.147      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.147      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.146      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.146      ;
; 93.763 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.146      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.063 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.320      ;
; 1.063 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.320      ;
; 1.063 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.320      ;
; 1.063 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.320      ;
; 1.063 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.320      ;
; 1.063 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.320      ;
; 1.063 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.320      ;
; 1.063 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.320      ;
; 1.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 1.519      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.624      ;
; 1.489 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.310     ; 1.350      ;
; 1.489 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.310     ; 1.350      ;
; 1.489 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.310     ; 1.350      ;
; 1.489 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.310     ; 1.350      ;
; 1.489 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.310     ; 1.350      ;
; 1.489 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.310     ; 1.350      ;
; 1.489 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.310     ; 1.350      ;
; 1.489 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.310     ; 1.350      ;
; 1.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.768      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.788      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.788      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.788      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.788      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.788      ;
; 1.555 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.798      ;
; 1.555 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.798      ;
; 1.555 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.798      ;
; 1.555 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.798      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.817      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.817      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.817      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.817      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.817      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.833      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.833      ;
; 1.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.883      ;
; 1.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.883      ;
; 1.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 1.883      ;
; 1.679 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.307     ; 1.543      ;
; 1.679 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.307     ; 1.543      ;
; 1.684 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.303     ; 1.552      ;
; 1.684 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.303     ; 1.552      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.701 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.305     ; 1.567      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.943      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.943      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.943      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.943      ;
; 1.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.943      ;
; 1.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.978      ;
; 1.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.048      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.231      ;
; 1.976 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.304     ; 1.843      ;
; 1.976 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.304     ; 1.843      ;
; 1.976 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.304     ; 1.843      ;
; 1.976 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.304     ; 1.843      ;
; 1.976 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.304     ; 1.843      ;
; 1.976 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.304     ; 1.843      ;
; 1.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.236      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.296      ;
; 2.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.559      ;
; 2.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.717      ;
; 2.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.790      ;
; 2.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.782      ;
; 2.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.782      ;
; 2.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.782      ;
; 2.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.782      ;
; 2.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.782      ;
; 2.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.782      ;
; 2.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.828      ;
; 2.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.828      ;
; 2.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.805      ;
; 2.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.805      ;
; 2.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.805      ;
; 2.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.979      ;
; 2.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.991      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.349 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.593      ;
; 2.860 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.531      ;
; 2.860 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.531      ;
; 2.860 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.531      ;
; 2.860 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.531      ;
; 2.860 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.531      ;
; 2.860 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.531      ;
; 2.860 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.531      ;
; 2.860 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 3.531      ;
; 2.891 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.535      ;
; 2.891 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.535      ;
; 2.891 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 3.535      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.481      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.473      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.481      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.481      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 3.481      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.479      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.479      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.479      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.479      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.479      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.479      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.477      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.477      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.477      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.477      ;
; 3.248 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 3.477      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.497      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.497      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.497      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.499      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.499      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.499      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.497      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.497      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.497      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.499      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.499      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.499      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 3.461      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 3.461      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 3.461      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 3.461      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 3.461      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 3.461      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 3.461      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 3.461      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 3.467      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 3.461      ;
; 3.249 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 3.461      ;
; 3.257 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.529      ;
; 3.257 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.529      ;
; 3.257 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.529      ;
; 3.257 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.529      ;
; 3.257 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.529      ;
; 3.257 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.529      ;
; 3.257 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.529      ;
; 3.257 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 3.529      ;
; 3.258 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 3.533      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.516      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.516      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.516      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.516      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.516      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.516      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.516      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.516      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[5]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.260 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.514      ;
; 3.261 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.521      ;
; 3.261 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.521      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.790 ; KEY[3]    ; a2db_data[0]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.096      ; 5.147      ;
; 1.802 ; KEY[3]    ; o_sine_p[0]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.086      ; 5.149      ;
; 1.838 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.084      ; 5.183      ;
; 1.841 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][5]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 5.181      ;
; 1.841 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][5]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 5.181      ;
; 1.841 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][5]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.079      ; 5.181      ;
; 1.845 ; KEY[3]    ; a2db_data[1]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.086      ; 5.192      ;
; 1.868 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.086      ; 5.215      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[15]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[12]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[15]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[14]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[13]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[12]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.216      ;
; 1.877 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.053      ; 5.191      ;
; 1.880 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.086      ; 5.227      ;
; 1.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.262      ;
; 1.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.262      ;
; 1.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.262      ;
; 1.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.262      ;
; 1.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.262      ;
; 1.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.262      ;
; 1.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_3[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.262      ;
; 1.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_3[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.262      ;
; 1.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_3[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.262      ;
; 1.931 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.080      ; 5.272      ;
; 1.931 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.080      ; 5.272      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.932 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.973      ; 4.812      ;
; 1.940 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.279      ;
; 1.947 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.077      ; 5.285      ;
; 1.949 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][3]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.068      ; 5.278      ;
; 1.961 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.047      ; 5.269      ;
; 1.962 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.301      ;
; 1.962 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.078      ; 5.301      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][12]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][13]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][14]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.964 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][15]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.032      ; 5.257      ;
; 1.991 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.085      ; 5.337      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[8]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[7]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[6]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[5]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 1.998 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.073      ; 5.332      ;
; 2.022 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.354      ;
; 2.022 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.071      ; 5.354      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.025      ; 5.311      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
; 2.057 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.009      ; 5.327      ;
+-------+-----------+------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ADB_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.412 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.789      ; 6.412      ;
; 2.441 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.781      ; 6.433      ;
; 2.500 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.752      ; 6.463      ;
; 2.538 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.756      ; 6.505      ;
; 2.540 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.736      ; 6.487      ;
; 2.556 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.788      ; 6.555      ;
; 2.557 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.789      ; 6.557      ;
; 2.633 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.784      ; 6.628      ;
; 2.663 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.736      ; 6.610      ;
; 2.778 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.747      ; 6.736      ;
; 2.780 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.758      ; 6.749      ;
; 4.010 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.744      ; 7.965      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ADA_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.466 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.768      ; 6.445      ;
; 2.466 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.768      ; 6.445      ;
; 2.466 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.768      ; 6.445      ;
; 2.554 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.725      ; 6.490      ;
; 2.554 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.725      ; 6.490      ;
; 2.554 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.725      ; 6.490      ;
; 2.828 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.732      ; 6.771      ;
; 2.828 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.732      ; 6.771      ;
; 2.828 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.732      ; 6.771      ;
; 2.835 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.745      ; 6.791      ;
; 2.835 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.745      ; 6.791      ;
; 2.835 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.745      ; 6.791      ;
; 3.812 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.760      ; 7.783      ;
; 4.081 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.726      ; 8.018      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 106
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.698
Worst Case Available Settling Time: 18.651 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                        ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                         ; 2.312  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 4.779  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 37.214 ; 0.000         ;
; altera_reserved_tck                                                              ; 41.145 ; 0.000         ;
; ADA_DCO                                                                          ; 46.022 ; 0.000         ;
; ADB_DCO                                                                          ; 46.226 ; 0.000         ;
; GPIO[8]                                                                          ; 98.051 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                        ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.096 ; 0.000         ;
; GPIO[8]                                                                          ; 0.116 ; 0.000         ;
; CLOCK_50                                                                         ; 0.143 ; 0.000         ;
; altera_reserved_tck                                                              ; 0.172 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.183 ; 0.000         ;
; ADB_DCO                                                                          ; 0.429 ; 0.000         ;
; ADA_DCO                                                                          ; 0.486 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.148  ; 0.000         ;
; ADA_DCO                                                     ; 4.862  ; 0.000         ;
; ADB_DCO                                                     ; 4.934  ; 0.000         ;
; CLOCK_50                                                    ; 16.856 ; 0.000         ;
; altera_reserved_tck                                         ; 96.240 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                         ; 0.543 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.568 ; 0.000         ;
; CLOCK_50                                                    ; 0.691 ; 0.000         ;
; ADB_DCO                                                     ; 0.761 ; 0.000         ;
; ADA_DCO                                                     ; 0.875 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                           ;
+----------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                            ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                         ; 9.201   ; 0.000         ;
; CLOCK2_50                                                                        ; 16.000  ; 0.000         ;
; CLOCK3_50                                                                        ; 16.000  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.763  ; 0.000         ;
; ADB_DCO                                                                          ; 24.441  ; 0.000         ;
; ADA_DCO                                                                          ; 24.442  ; 0.000         ;
; FPGA_CLK_A_N                                                                     ; 46.000  ; 0.000         ;
; FPGA_CLK_A_P                                                                     ; 46.000  ; 0.000         ;
; GPIO[8]                                                                          ; 49.197  ; 0.000         ;
; altera_reserved_tck                                                              ; 49.285  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 124.749 ; 0.000         ;
+----------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.312 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_A_N                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.286      ; 3.884      ;
; 2.321 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_B_N                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.286      ; 3.875      ;
; 2.322 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_A_P                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.286      ; 3.874      ;
; 2.331 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; FPGA_CLK_B_P                                                                                                                                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 1.286      ; 3.865      ;
; 3.924 ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                                         ; error_adaptive_out[6]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.101     ; 3.885      ;
; 3.934 ; ADB_OR                                                                                                          ; LEDG[4]                                                                                                                                                             ; ADB_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 4.026      ;
; 3.972 ; ADA_OR                                                                                                          ; LEDG[3]                                                                                                                                                             ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 3.988      ;
; 4.146 ; adaptive_fir:adaptive_fir_inst|e_out[16]                                                                        ; error_adaptive_out[16]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 3.664      ;
; 4.428 ; adaptive_fir:adaptive_fir_inst|e_out[18]                                                                        ; error_adaptive_out[18]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.106     ; 3.376      ;
; 4.897 ; adaptive_fir:adaptive_fir_inst|y_out[9]                                                                         ; adaptive_out_data[9]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.930      ;
; 4.940 ; adaptive_fir:adaptive_fir_inst|y_out[40]                                                                        ; adaptive_out_data[40]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.878      ;
; 4.943 ; adaptive_fir:adaptive_fir_inst|y_out[27]                                                                        ; adaptive_out_data[27]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.880      ;
; 4.945 ; adaptive_fir:adaptive_fir_inst|y_out[30]                                                                        ; adaptive_out_data[30]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.873      ;
; 5.000 ; adaptive_fir:adaptive_fir_inst|y_out[15]                                                                        ; adaptive_out_data[15]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.823      ;
; 5.085 ; adaptive_fir:adaptive_fir_inst|y_out[22]                                                                        ; adaptive_out_data[22]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.738      ;
; 5.091 ; adaptive_fir:adaptive_fir_inst|y_out[13]                                                                        ; adaptive_out_data[13]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.732      ;
; 5.102 ; adaptive_fir:adaptive_fir_inst|y_out[6]                                                                         ; adaptive_out_data[6]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.725      ;
; 5.135 ; adaptive_fir:adaptive_fir_inst|e_out[2]                                                                         ; error_adaptive_out[2]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.101     ; 2.674      ;
; 5.137 ; adaptive_fir:adaptive_fir_inst|y_out[41]                                                                        ; adaptive_out_data[41]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.681      ;
; 5.138 ; o_sine_p[10]                                                                                                    ; DA[5]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.673      ;
; 5.144 ; adaptive_fir:adaptive_fir_inst|y_out[20]                                                                        ; adaptive_out_data[20]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.679      ;
; 5.148 ; o_sine_p[10]                                                                                                    ; DA[4]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.663      ;
; 5.151 ; adaptive_fir:adaptive_fir_inst|y_out[34]                                                                        ; adaptive_out_data[34]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.091     ; 2.668      ;
; 5.166 ; adaptive_fir:adaptive_fir_inst|y_out[37]                                                                        ; adaptive_out_data[37]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.652      ;
; 5.180 ; adaptive_fir:adaptive_fir_inst|y_out[4]                                                                         ; adaptive_out_data[4]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.647      ;
; 5.182 ; adaptive_fir:adaptive_fir_inst|y_out[32]                                                                        ; adaptive_out_data[32]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.636      ;
; 5.182 ; adaptive_fir:adaptive_fir_inst|y_out[29]                                                                        ; adaptive_out_data[29]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.636      ;
; 5.187 ; adaptive_fir:adaptive_fir_inst|y_out[23]                                                                        ; adaptive_out_data[23]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.636      ;
; 5.194 ; adaptive_fir:adaptive_fir_inst|y_out[31]                                                                        ; adaptive_out_data[31]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.624      ;
; 5.198 ; adaptive_fir:adaptive_fir_inst|y_out[28]                                                                        ; adaptive_out_data[28]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.625      ;
; 5.199 ; adaptive_fir:adaptive_fir_inst|e_out[12]                                                                        ; error_adaptive_out[12]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 2.611      ;
; 5.220 ; o_sine_p[10]                                                                                                    ; DA[2]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.591      ;
; 5.230 ; o_sine_p[10]                                                                                                    ; DA[3]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.581      ;
; 5.237 ; adaptive_fir:adaptive_fir_inst|e_out[11]                                                                        ; error_adaptive_out[11]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 2.573      ;
; 5.238 ; adaptive_fir:adaptive_fir_inst|y_out[26]                                                                        ; adaptive_out_data[26]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.585      ;
; 5.263 ; o_sine_p[10]                                                                                                    ; DA[1]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.548      ;
; 5.279 ; adaptive_fir:adaptive_fir_inst|y_out[2]                                                                         ; adaptive_out_data[2]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.548      ;
; 5.324 ; adaptive_fir:adaptive_fir_inst|e_out[28]                                                                        ; error_adaptive_out[28]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.098     ; 2.488      ;
; 5.330 ; adaptive_fir:adaptive_fir_inst|y_out[3]                                                                         ; adaptive_out_data[3]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.497      ;
; 5.332 ; adaptive_fir:adaptive_fir_inst|y_out[18]                                                                        ; adaptive_out_data[18]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.491      ;
; 5.336 ; adaptive_fir:adaptive_fir_inst|e_out[30]                                                                        ; error_adaptive_out[30]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.098     ; 2.476      ;
; 5.338 ; adaptive_fir:adaptive_fir_inst|e_out[17]                                                                        ; error_adaptive_out[17]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 2.472      ;
; 5.341 ; adaptive_fir:adaptive_fir_inst|e_out[8]                                                                         ; error_adaptive_out[8]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 2.469      ;
; 5.348 ; adaptive_fir:adaptive_fir_inst|e_out[31]                                                                        ; error_adaptive_out[31]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.463      ;
; 5.356 ; adaptive_fir:adaptive_fir_inst|y_out[24]                                                                        ; adaptive_out_data[24]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.467      ;
; 5.359 ; adaptive_fir:adaptive_fir_inst|e_out[25]                                                                        ; error_adaptive_out[25]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.098     ; 2.453      ;
; 5.369 ; adaptive_fir:adaptive_fir_inst|y_out[8]                                                                         ; adaptive_out_data[8]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.458      ;
; 5.382 ; adaptive_fir:adaptive_fir_inst|y_out[17]                                                                        ; adaptive_out_data[17]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.441      ;
; 5.405 ; adaptive_fir:adaptive_fir_inst|e_out[14]                                                                        ; error_adaptive_out[14]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 2.405      ;
; 5.416 ; adaptive_fir:adaptive_fir_inst|e_out[29]                                                                        ; error_adaptive_out[29]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.098     ; 2.396      ;
; 5.422 ; adaptive_fir:adaptive_fir_inst|e_out[15]                                                                        ; error_adaptive_out[15]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 2.388      ;
; 5.443 ; adaptive_fir:adaptive_fir_inst|y_out[10]                                                                        ; adaptive_out_data[10]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.384      ;
; 5.448 ; adaptive_fir:adaptive_fir_inst|e_out[3]                                                                         ; error_adaptive_out[3]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.101     ; 2.361      ;
; 5.449 ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                                         ; error_adaptive_out[4]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.101     ; 2.360      ;
; 5.449 ; adaptive_fir:adaptive_fir_inst|y_out[39]                                                                        ; adaptive_out_data[39]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.369      ;
; 5.457 ; adaptive_fir:adaptive_fir_inst|e_out[7]                                                                         ; error_adaptive_out[7]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.101     ; 2.352      ;
; 5.464 ; o_sine_p[10]                                                                                                    ; DA[9]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.347      ;
; 5.471 ; adaptive_fir:adaptive_fir_inst|y_out[35]                                                                        ; adaptive_out_data[35]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.347      ;
; 5.478 ; adaptive_fir:adaptive_fir_inst|e_out[1]                                                                         ; error_adaptive_out[1]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.101     ; 2.331      ;
; 5.484 ; o_sine_p[10]                                                                                                    ; DA[8]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.327      ;
; 5.486 ; adaptive_fir:adaptive_fir_inst|y_out[5]                                                                         ; adaptive_out_data[5]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.341      ;
; 5.498 ; adaptive_fir:adaptive_fir_inst|e_out[21]                                                                        ; error_adaptive_out[21]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 2.312      ;
; 5.501 ; adaptive_fir:adaptive_fir_inst|e_out[13]                                                                        ; error_adaptive_out[13]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 2.309      ;
; 5.503 ; adaptive_fir:adaptive_fir_inst|e_out[5]                                                                         ; error_adaptive_out[5]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.102     ; 2.305      ;
; 5.517 ; adaptive_fir:adaptive_fir_inst|e_out[32]                                                                        ; error_adaptive_out[32]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.098     ; 2.295      ;
; 5.519 ; adaptive_fir:adaptive_fir_inst|e_out[26]                                                                        ; error_adaptive_out[26]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.292      ;
; 5.519 ; adaptive_fir:adaptive_fir_inst|e_out[23]                                                                        ; error_adaptive_out[23]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.101     ; 2.290      ;
; 5.556 ; adaptive_fir:adaptive_fir_inst|y_out[36]                                                                        ; adaptive_out_data[36]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.262      ;
; 5.577 ; adaptive_fir:adaptive_fir_inst|y_out[25]                                                                        ; adaptive_out_data[25]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.246      ;
; 5.577 ; adaptive_fir:adaptive_fir_inst|y_out[14]                                                                        ; adaptive_out_data[14]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.246      ;
; 5.587 ; adaptive_fir:adaptive_fir_inst|y_out[16]                                                                        ; adaptive_out_data[16]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.236      ;
; 5.591 ; adaptive_fir:adaptive_fir_inst|e_out[24]                                                                        ; error_adaptive_out[24]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.098     ; 2.221      ;
; 5.597 ; adaptive_fir:adaptive_fir_inst|y_out[11]                                                                        ; adaptive_out_data[11]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.230      ;
; 5.607 ; adaptive_fir:adaptive_fir_inst|y_out[1]                                                                         ; adaptive_out_data[1]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.220      ;
; 5.608 ; adaptive_fir:adaptive_fir_inst|y_out[21]                                                                        ; adaptive_out_data[21]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.215      ;
; 5.616 ; adaptive_fir:adaptive_fir_inst|e_out[10]                                                                        ; error_adaptive_out[10]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 2.194      ;
; 5.618 ; o_sine_p[10]                                                                                                    ; DA[7]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.193      ;
; 5.623 ; adaptive_fir:adaptive_fir_inst|y_out[0]                                                                         ; adaptive_out_data[0]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.119     ; 2.168      ;
; 5.628 ; o_sine_p[10]                                                                                                    ; DA[10]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.183      ;
; 5.630 ; adaptive_fir:adaptive_fir_inst|y_out[38]                                                                        ; adaptive_out_data[38]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.188      ;
; 5.640 ; o_sine_p[10]                                                                                                    ; DA[6]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.171      ;
; 5.642 ; adaptive_fir:adaptive_fir_inst|e_out[19]                                                                        ; error_adaptive_out[19]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.100     ; 2.168      ;
; 5.731 ; adaptive_fir:adaptive_fir_inst|e_out[9]                                                                         ; error_adaptive_out[9]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.102     ; 2.077      ;
; 5.733 ; o_sine_p[11]                                                                                                    ; DA[11]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.099     ; 2.078      ;
; 5.735 ; adaptive_fir:adaptive_fir_inst|e_out[0]                                                                         ; error_adaptive_out[0]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.081     ; 2.094      ;
; 5.735 ; adaptive_fir:adaptive_fir_inst|y_out[7]                                                                         ; adaptive_out_data[7]                                                                                                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.092      ;
; 5.749 ; adaptive_fir:adaptive_fir_inst|y_out[12]                                                                        ; adaptive_out_data[12]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.083     ; 2.078      ;
; 5.754 ; adaptive_fir:adaptive_fir_inst|y_out[33]                                                                        ; adaptive_out_data[33]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.064      ;
; 5.765 ; adaptive_fir:adaptive_fir_inst|y_out[42]                                                                        ; adaptive_out_data[42]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.092     ; 2.053      ;
; 5.766 ; adaptive_fir:adaptive_fir_inst|y_out[19]                                                                        ; adaptive_out_data[19]                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.087     ; 2.057      ;
; 5.783 ; adaptive_fir:adaptive_fir_inst|e_out[20]                                                                        ; error_adaptive_out[20]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.108     ; 2.019      ;
; 5.797 ; adaptive_fir:adaptive_fir_inst|e_out[22]                                                                        ; error_adaptive_out[22]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.106     ; 2.007      ;
; 5.818 ; o_sine_p[0]                                                                                                     ; DA[0]                                                                                                                                                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.108     ; 1.984      ;
; 5.859 ; adaptive_fir:adaptive_fir_inst|e_out[27]                                                                        ; error_adaptive_out[27]                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.104     ; 1.947      ;
; 5.869 ; o_sine_p[13]                                                                                                    ; DA[13]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.085     ; 1.956      ;
; 5.878 ; o_sine_p[12]                                                                                                    ; DA[12]                                                                                                                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -1.085     ; 1.947      ;
; 6.864 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.301      ; 3.354      ;
; 6.864 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.301      ; 3.354      ;
; 6.864 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.301      ; 3.354      ;
; 7.125 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.306      ; 3.098      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 4.779 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb|counter_reg_bit[1]                                      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.876      ; 5.044      ;
; 4.779 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb|counter_reg_bit[0]                                      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.876      ; 5.044      ;
; 4.890 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[13][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.884      ;
; 4.890 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[10][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.884      ;
; 4.891 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[12][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.883      ;
; 4.893 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.881      ;
; 4.893 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[11][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.881      ;
; 4.893 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[9][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.881      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.947 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.859      ;
; 4.961 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.811      ;
; 4.964 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.812      ;
; 4.966 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s                                                                                                                       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.876      ; 4.857      ;
; 4.975 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[14][5]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.799      ;
; 4.975 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.799      ;
; 4.975 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.799      ;
; 4.975 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.799      ;
; 4.976 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.798      ;
; 4.976 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.798      ;
; 4.976 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.798      ;
; 4.977 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.797      ;
; 4.977 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.797      ;
; 4.977 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][5]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.827      ; 4.797      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.983 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.864      ; 4.828      ;
; 4.992 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][2]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 4.777      ;
; 4.997 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[1]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.866      ; 4.816      ;
; 4.997 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[2]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.866      ; 4.816      ;
; 4.997 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[3]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.866      ; 4.816      ;
; 4.997 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[4]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.866      ; 4.816      ;
; 4.997 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[6]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.866      ; 4.816      ;
; 4.997 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|e_out[7]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.866      ; 4.816      ;
; 5.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|y_out[13]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.852      ; 4.799      ;
; 5.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|y_out[24]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.852      ; 4.799      ;
; 5.006 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.841      ; 4.782      ;
; 5.006 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.841      ; 4.782      ;
; 5.006 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.841      ; 4.782      ;
; 5.006 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2]                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.841      ; 4.782      ;
; 5.045 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.841      ; 4.743      ;
; 5.045 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.841      ; 4.743      ;
; 5.045 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.841      ; 4.743      ;
; 5.045 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.841      ; 4.743      ;
; 5.045 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.841      ; 4.743      ;
; 5.088 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|rd_ptr_lsb                                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.838      ; 4.697      ;
; 5.099 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[11][13]                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.673      ;
; 5.100 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[13][13]                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.672      ;
; 5.100 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.672      ;
; 5.100 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.672      ;
; 5.100 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.672      ;
; 5.100 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.672      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.859      ; 4.705      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[9][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.671      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.671      ;
; 5.101 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.671      ;
; 5.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[10][13]                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.670      ;
; 5.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.670      ;
; 5.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][13]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.670      ;
; 5.103 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[14][1]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.673      ;
; 5.103 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[12][1]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.673      ;
; 5.103 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[10][1]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.673      ;
; 5.103 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.673      ;
; 5.103 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.673      ;
; 5.103 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.673      ;
; 5.103 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[14][13]                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.669      ;
; 5.103 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[12][13]                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.825      ; 4.669      ;
; 5.104 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[9][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.672      ;
; 5.104 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.672      ;
; 5.104 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.672      ;
; 5.104 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.672      ;
; 5.104 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.672      ;
; 5.105 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][1]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.671      ;
; 5.105 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[13][1]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.829      ; 4.671      ;
+-------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 37.214 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.578      ;
; 37.215 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.577      ;
; 37.224 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.568      ;
; 37.248 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.199     ; 2.540      ;
; 37.248 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.199     ; 2.540      ;
; 37.248 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.199     ; 2.540      ;
; 37.339 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.453      ;
; 37.339 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.453      ;
; 37.339 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.453      ;
; 37.339 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.453      ;
; 37.339 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.453      ;
; 37.339 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.453      ;
; 37.343 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.451      ;
; 37.343 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.451      ;
; 37.343 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.451      ;
; 37.390 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.402      ;
; 37.391 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.401      ;
; 37.400 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.392      ;
; 37.458 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.336      ;
; 37.476 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.494      ;
; 37.509 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.285      ;
; 37.561 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.231      ;
; 37.637 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.181     ; 2.169      ;
; 37.744 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.064      ;
; 37.762 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.046      ;
; 37.766 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.042      ;
; 37.787 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.159      ;
; 37.787 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.159      ;
; 37.787 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.159      ;
; 37.787 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.159      ;
; 37.787 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.159      ;
; 37.787 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.159      ;
; 37.787 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.159      ;
; 37.787 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.159      ;
; 37.787 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.159      ;
; 37.787 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.159      ;
; 37.837 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.182     ; 1.968      ;
; 37.840 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 1.968      ;
; 37.854 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.182     ; 1.951      ;
; 37.854 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 1.954      ;
; 37.859 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.182     ; 1.946      ;
; 37.876 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.945      ;
; 37.878 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 1.930      ;
; 37.879 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.942      ;
; 37.886 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.182     ; 1.919      ;
; 37.886 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.181     ; 1.920      ;
; 37.890 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.931      ;
; 37.899 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.182     ; 1.906      ;
; 37.901 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 1.907      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.918      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.043      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.043      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.043      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.043      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.043      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.043      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.043      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.043      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.043      ;
; 37.903 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.043      ;
; 37.910 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.036      ;
; 37.910 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.036      ;
; 37.910 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.036      ;
; 37.910 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.036      ;
; 37.910 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.036      ;
; 37.910 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.036      ;
; 37.910 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.036      ;
; 37.910 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.036      ;
; 37.910 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.036      ;
; 37.910 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.036      ;
; 37.916 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.905      ;
; 37.922 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.024      ;
; 37.924 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 1.884      ;
; 37.949 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.997      ;
; 37.949 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.997      ;
; 37.949 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.997      ;
; 37.949 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.997      ;
; 37.949 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.997      ;
; 37.949 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.997      ;
; 37.949 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.997      ;
; 37.949 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.997      ;
; 37.949 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.997      ;
; 37.949 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.997      ;
; 37.952 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.166     ; 1.869      ;
; 37.952 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.994      ;
; 37.952 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.994      ;
; 37.952 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.994      ;
; 37.952 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.994      ;
; 37.952 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.994      ;
; 37.952 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.994      ;
; 37.952 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 1.994      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.688     ; 5.147      ;
; 45.684 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.484      ; 4.787      ;
; 46.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 4.361      ;
; 46.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.305      ;
; 46.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.304      ;
; 46.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 4.236      ;
; 46.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.204      ;
; 46.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 4.191      ;
; 46.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][4]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.141      ;
; 46.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 4.090      ;
; 46.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.103      ;
; 46.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][7]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.082      ;
; 46.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][6]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.045      ;
; 46.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_9[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.994      ;
; 46.448 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 3.996      ;
; 46.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.931      ;
; 46.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 3.898      ;
; 46.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.901      ;
; 46.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.869      ;
; 46.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.851      ;
; 46.586 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 3.858      ;
; 46.594 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.827      ;
; 46.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][5]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.834      ;
; 46.618 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.803      ;
; 46.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.807      ;
; 46.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.801      ;
; 46.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][9]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.779      ;
; 46.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.777      ;
; 46.678 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.763      ;
; 46.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 3.719      ;
; 46.686 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.757      ;
; 46.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.741      ;
; 46.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.715      ;
; 46.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][3]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.694      ;
; 46.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 3.617      ;
; 46.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 3.609      ;
; 46.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][8]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.628      ;
; 46.876 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 3.568      ;
; 46.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.538      ;
; 46.895 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.327      ;
; 46.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.516      ;
; 46.943 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.492      ;
; 46.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.470      ;
; 46.968 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.472      ;
; 47.047 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.382      ;
; 47.053 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.361      ;
; 47.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.371      ;
; 47.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.351      ;
; 47.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.322      ;
; 47.107 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 3.309      ;
; 47.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.312      ;
; 47.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.311      ;
; 47.121 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.312      ;
; 47.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.302      ;
; 47.127 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.310      ;
; 47.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.286      ;
; 47.166 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.266      ;
; 47.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.247      ;
; 47.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.245      ;
; 47.203 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 3.242      ;
; 47.205 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.222      ;
; 47.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.218      ;
; 47.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 3.190      ;
; 47.220 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 3.214      ;
; 47.251 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.190      ;
; 47.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.170      ;
; 47.269 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.155      ;
; 47.287 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.148      ;
; 47.335 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 3.113      ;
; 47.341 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.073      ;
; 47.349 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.066      ;
; 47.354 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.067      ;
; 47.363 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.070      ;
; 47.407 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.008      ;
; 47.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.978      ;
; 47.499 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 2.908      ;
; 47.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 2.884      ;
; 47.540 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.419      ; 2.866      ;
; 47.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.860      ;
; 47.606 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.815      ;
; 47.607 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 2.802      ;
; 47.672 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.761      ;
; 47.684 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.747      ;
; 47.690 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 2.720      ;
; 47.694 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.721      ;
; 47.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.666      ;
; 47.761 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.669      ;
; 47.767 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.663      ;
; 47.775 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.652      ;
; 47.791 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.639      ;
; 47.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.625      ;
; 47.834 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 2.578      ;
; 47.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.589      ;
; 47.909 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.419      ; 2.497      ;
; 47.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.510      ;
; 48.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.353      ;
; 48.128 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.302      ;
; 48.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.154      ;
; 48.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.961      ;
; 48.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.855      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADA_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 46.022 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.524      ; 4.489      ;
; 46.254 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.557      ; 4.290      ;
; 46.274 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.536      ; 4.249      ;
; 46.284 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.524      ; 4.227      ;
; 46.291 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.516      ; 4.212      ;
; 46.315 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.550      ; 4.222      ;
; 46.325 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.536      ; 4.198      ;
; 46.329 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.557      ; 4.215      ;
; 46.330 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.557      ; 4.214      ;
; 46.334 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.536      ; 4.189      ;
; 46.337 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.517      ; 4.167      ;
; 46.364 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.524      ; 4.147      ;
; 46.401 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.517      ; 4.103      ;
; 46.421 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.517      ; 4.083      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADB_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 46.226 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.527      ; 4.288      ;
; 46.277 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.542      ; 4.252      ;
; 46.294 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.545      ; 4.238      ;
; 46.298 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.580      ; 4.269      ;
; 46.300 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.530      ; 4.217      ;
; 46.302 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.546      ; 4.231      ;
; 46.319 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.524      ; 4.192      ;
; 46.333 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.579      ; 4.233      ;
; 46.354 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.571      ; 4.204      ;
; 46.354 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.549      ; 4.182      ;
; 46.379 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.573      ; 4.181      ;
; 46.463 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.580      ; 4.104      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.051 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 1.815      ;
; 98.055 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 1.811      ;
; 98.089 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 1.908      ;
; 98.164 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 1.804      ;
; 98.167 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 1.801      ;
; 98.218 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.127     ; 1.662      ;
; 98.218 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.127     ; 1.662      ;
; 98.218 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.127     ; 1.662      ;
; 98.218 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.127     ; 1.662      ;
; 98.228 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 1.638      ;
; 98.228 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 1.638      ;
; 98.246 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 1.620      ;
; 98.289 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.693      ;
; 98.289 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.693      ;
; 98.289 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.693      ;
; 98.289 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 1.693      ;
; 98.327 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 1.641      ;
; 98.328 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 1.640      ;
; 98.340 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 1.628      ;
; 98.412 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 1.454      ;
; 98.419 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 1.447      ;
; 98.473 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 1.524      ;
; 98.483 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.406      ;
; 98.483 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.406      ;
; 98.495 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 1.473      ;
; 98.501 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.039     ; 1.467      ;
; 98.563 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.326      ;
; 98.564 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.118     ; 1.325      ;
; 98.583 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 1.414      ;
; 98.624 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.200     ; 1.183      ;
; 98.625 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.200     ; 1.182      ;
; 98.644 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.200     ; 1.163      ;
; 98.646 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.200     ; 1.161      ;
; 98.666 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 1.331      ;
; 98.670 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 1.313      ;
; 98.674 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.142      ; 1.497      ;
; 98.716 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.023     ; 1.268      ;
; 98.772 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 1.178      ;
; 98.776 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 1.174      ;
; 98.832 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 1.151      ;
; 98.833 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 1.150      ;
; 98.857 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 1.126      ;
; 98.861 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.142      ; 1.310      ;
; 98.878 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 1.105      ;
; 98.937 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 1.013      ;
; 98.938 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 1.060      ;
; 98.939 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 1.025      ;
; 98.939 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 1.025      ;
; 98.939 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 1.025      ;
; 98.939 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 1.025      ;
; 98.941 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 1.009      ;
; 98.947 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 1.051      ;
; 98.949 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 1.001      ;
; 98.949 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 1.001      ;
; 98.961 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 0.989      ;
; 98.979 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 0.983      ;
; 98.979 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 0.983      ;
; 98.979 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 0.983      ;
; 98.979 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 0.983      ;
; 98.979 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 0.983      ;
; 98.981 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 1.017      ;
; 98.997 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 0.969      ;
; 99.005 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 0.993      ;
; 99.011 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.046      ; 1.042      ;
; 99.011 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.046      ; 1.042      ;
; 99.011 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.046      ; 1.042      ;
; 99.011 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.046      ; 1.042      ;
; 99.011 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.046      ; 1.042      ;
; 99.032 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 0.951      ;
; 99.033 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 0.950      ;
; 99.088 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 0.910      ;
; 99.090 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 0.876      ;
; 99.091 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 0.907      ;
; 99.093 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 0.873      ;
; 99.100 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                   ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 0.898      ;
; 99.104 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                     ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 0.860      ;
; 99.104 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 0.860      ;
; 99.104 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 0.860      ;
; 99.104 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1               ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.043     ; 0.860      ;
; 99.108 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 0.877      ;
; 99.111 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 0.874      ;
; 99.114 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 0.836      ;
; 99.114 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 0.836      ;
; 99.128 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 0.822      ;
; 99.133 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 0.817      ;
; 99.134 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 0.816      ;
; 99.135 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 0.831      ;
; 99.139 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 0.827      ;
; 99.146 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.064      ; 0.925      ;
; 99.166 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 0.796      ;
; 99.166 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 0.796      ;
; 99.166 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 0.796      ;
; 99.166 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 0.796      ;
; 99.166 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 0.796      ;
; 99.170 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 0.796      ;
; 99.176 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0 ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.167      ; 1.020      ;
; 99.198 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.046      ; 0.855      ;
; 99.198 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                        ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.046      ; 0.855      ;
; 99.198 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.046      ; 0.855      ;
; 99.198 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                              ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.046      ; 0.855      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.096 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.443      ;
; 0.108 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.455      ;
; 0.109 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.456      ;
; 0.128 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.470      ;
; 0.131 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.473      ;
; 0.133 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.470      ;
; 0.134 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.471      ;
; 0.134 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.476      ;
; 0.136 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.474      ;
; 0.136 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.478      ;
; 0.138 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.473      ;
; 0.138 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.475      ;
; 0.138 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.480      ;
; 0.138 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.477      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.476      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_13[10]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.478      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_0[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_10[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.483      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_9[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_9[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.484      ;
; 0.140 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.484      ;
; 0.141 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.483      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.483      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_3[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_3[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_6[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_10[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_11[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_13[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.473      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.481      ;
; 0.143 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.494      ;
; 0.143 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.484      ;
; 0.143 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.486      ;
; 0.143 ; adaptive_fir:adaptive_fir_inst|f_3[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; adaptive_fir:adaptive_fir_inst|f_4[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; adaptive_fir:adaptive_fir_inst|f_12[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; adaptive_fir:adaptive_fir_inst|f_11[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.485      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.481      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.481      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.482      ;
; 0.144 ; adaptive_fir:adaptive_fir_inst|f_3[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.480      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.479      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.486      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.483      ;
; 0.145 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.496      ;
; 0.145 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.483      ;
; 0.145 ; adaptive_fir:adaptive_fir_inst|f_3[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; adaptive_fir:adaptive_fir_inst|f_9[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; adaptive_fir:adaptive_fir_inst|f_9[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; adaptive_fir:adaptive_fir_inst|f_11[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; adaptive_fir:adaptive_fir_inst|f_15[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.482      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.483      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.483      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.484      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.483      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.483      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.485      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.484      ;
; 0.147 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.483      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.484      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.484      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.486      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.148 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.485      ;
; 0.148 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.485      ;
; 0.148 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.474      ;
; 0.148 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.492      ;
; 0.149 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_datain_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.478      ;
; 0.149 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.498      ;
; 0.149 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.487      ;
; 0.149 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.492      ;
; 0.149 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.486      ;
; 0.149 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.484      ;
; 0.150 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.488      ;
; 0.150 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.492      ;
; 0.150 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.492      ;
; 0.150 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.507      ;
; 0.151 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.488      ;
; 0.151 ; adaptive_fir:adaptive_fir_inst|f_9[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; adaptive_fir:adaptive_fir_inst|f_11[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.487      ;
; 0.151 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.493      ;
; 0.151 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.152 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.490      ;
; 0.152 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.505      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.116 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.255      ; 0.475      ;
; 0.132 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.255      ; 0.491      ;
; 0.140 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.255      ; 0.499      ;
; 0.150 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.255      ; 0.509      ;
; 0.157 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.241      ; 0.502      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.207 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.314      ;
; 0.209 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.041      ; 0.334      ;
; 0.209 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.316      ;
; 0.251 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.152      ; 0.507      ;
; 0.263 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.255      ; 0.622      ;
; 0.267 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.374      ;
; 0.275 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.141      ; 0.500      ;
; 0.279 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.387      ;
; 0.280 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[7] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.387      ;
; 0.281 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.041      ; 0.406      ;
; 0.281 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.388      ;
; 0.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.390      ;
; 0.288 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.041      ; 0.413      ;
; 0.302 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.127      ; 0.513      ;
; 0.319 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.041      ; 0.444      ;
; 0.319 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.425      ;
; 0.328 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.041      ; 0.453      ;
; 0.332 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.439      ;
; 0.336 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.442      ;
; 0.336 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.141      ; 0.561      ;
; 0.343 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.255      ; 0.702      ;
; 0.343 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.439      ;
; 0.344 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.141      ; 0.569      ;
; 0.345 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.451      ;
; 0.347 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.454      ;
; 0.352 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.458      ;
; 0.355 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.461      ;
; 0.358 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.454      ;
; 0.367 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[2]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.490      ;
; 0.367 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[5]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.490      ;
; 0.376 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.041      ; 0.501      ;
; 0.383 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1                 ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.041      ; 0.508      ;
; 0.391 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.499      ;
; 0.401 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.507      ;
; 0.403 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.509      ;
; 0.406 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.512      ;
; 0.408 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.514      ;
; 0.418 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.526      ;
; 0.421 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.249      ; 0.774      ;
; 0.430 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                          ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.135      ; 0.649      ;
; 0.455 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[1]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[6]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.578      ;
; 0.456 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.552      ;
; 0.457 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.553      ;
; 0.462 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.009      ; 0.555      ;
; 0.464 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.009      ; 0.557      ;
; 0.471 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.579      ;
; 0.474 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.580      ;
; 0.476 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.582      ;
; 0.479 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.585      ;
; 0.490 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.598      ;
; 0.503 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.122     ; 0.465      ;
; 0.504 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.600      ;
; 0.509 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.615      ;
; 0.512 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.618      ;
; 0.514 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|altsyncram_0pu:fifo_ram|ram_block1a0~portb_address_reg0   ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.255      ; 0.873      ;
; 0.515 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.621      ;
; 0.523 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.629      ;
; 0.524 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.630      ;
; 0.526 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.634      ;
; 0.532 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.628      ;
; 0.545 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.641      ;
; 0.546 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.642      ;
; 0.551 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.647      ;
; 0.571 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.679      ;
; 0.581 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.687      ;
; 0.584 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.690      ;
; 0.586 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe5|dffe7a[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.122     ; 0.548      ;
; 0.599 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.057      ; 0.740      ;
; 0.599 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.009      ; 0.692      ;
; 0.600 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.009      ; 0.693      ;
; 0.604 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.712      ;
; 0.610 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.706      ;
; 0.611 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.057      ; 0.752      ;
; 0.614 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                       ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 0.710      ;
; 0.616 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.009      ; 0.709      ;
; 0.618 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.726      ;
; 0.624 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.009      ; 0.717      ;
; 0.625 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.009      ; 0.718      ;
; 0.646 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.057      ; 0.787      ;
; 0.656 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[3]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 0.858      ;
; 0.656 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                          ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 0.858      ;
; 0.656 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[0]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 0.858      ;
; 0.656 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[4]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 0.858      ;
; 0.656 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_vcg1:auto_generated|rdptr_g[7]                                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 0.858      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.483      ;
; 0.151 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.476      ;
; 0.154 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.481      ;
; 0.159 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.485      ;
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                                                                                           ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                                                                                                                              ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                                                                                              ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.315      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                                                                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                                                                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                              ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                                                                                                                            ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                  ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                                                                                                     ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|usedw_is_1_dff                                                                                                                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|usedw_is_1_dff                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                                                                                                    ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                                                                                                                            ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                                                                                       ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                                                                                                                               ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][0]                                                                                                                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                                                                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][8]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                                                                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                                                                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                                                                                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                                                                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                                                                                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                                                                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                                                                                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                                                                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                                                                                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                                                                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                                                                                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                                                                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                                                                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                                                                                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                                                                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][12]                                                                                                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][12]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][4]                                                                                                                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][3]                                                                                                                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][11]                                                                                                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][11]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][6]                                                                                                                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                                                                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][7]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                                                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][10]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][5]                                                                                                                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][9]                                                                                                                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][9]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][1]                                                                                                                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.172 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.307      ;
; 0.178 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.313      ;
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.468      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.316      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.472      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.474      ;
; 0.185 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.476      ;
; 0.187 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                           ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                                                               ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                              ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.183 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[6] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[6] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.316      ;
; 0.186 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 0.485      ;
; 0.186 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.317      ;
; 0.188 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_BLANK                                                                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_VS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.194 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 0.493      ;
; 0.206 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.330      ;
; 0.208 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 0.507      ;
; 0.208 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 0.507      ;
; 0.212 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.195      ; 0.511      ;
; 0.222 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.346      ;
; 0.223 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.348      ;
; 0.223 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.348      ;
; 0.224 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.349      ;
; 0.224 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.349      ;
; 0.224 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.349      ;
; 0.225 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.350      ;
; 0.249 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.373      ;
; 0.251 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_HS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.375      ;
; 0.261 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.383      ;
; 0.262 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.384      ;
; 0.262 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[2] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[3] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[0] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[0] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.393      ;
; 0.270 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.392      ;
; 0.272 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.396      ;
; 0.274 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.396      ;
; 0.292 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.416      ;
; 0.295 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.422      ;
; 0.299 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.423      ;
; 0.301 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.425      ;
; 0.303 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.430      ;
; 0.308 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.434      ;
; 0.309 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.433      ;
; 0.310 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.435      ;
; 0.311 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.435      ;
; 0.311 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.435      ;
; 0.312 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.436      ;
; 0.312 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.436      ;
; 0.312 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.436      ;
; 0.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.439      ;
; 0.323 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.447      ;
; 0.326 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.450      ;
; 0.334 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.458      ;
; 0.339 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[4] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[4] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.465      ;
; 0.341 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[3] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.465      ;
; 0.348 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.470      ;
; 0.350 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[2] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.474      ;
; 0.356 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.480      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADB_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.429 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.641      ; 3.154      ;
; 0.539 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.640      ; 3.263      ;
; 0.555 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.641      ; 3.280      ;
; 0.562 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.632      ; 3.278      ;
; 0.570 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.606      ; 3.260      ;
; 0.577 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.634      ; 3.295      ;
; 0.579 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.609      ; 3.272      ;
; 0.588 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.602      ; 3.274      ;
; 0.594 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.605      ; 3.283      ;
; 0.600 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.583      ; 3.267      ;
; 0.623 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.589      ; 3.296      ;
; 0.628 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.586      ; 3.298      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADA_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.486 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.576      ; 3.146      ;
; 0.508 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.576      ; 3.168      ;
; 0.554 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.595      ; 3.233      ;
; 0.554 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.595      ; 3.233      ;
; 0.558 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.583      ; 3.225      ;
; 0.564 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.576      ; 3.224      ;
; 0.565 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.618      ; 3.267      ;
; 0.597 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.618      ; 3.299      ;
; 0.599 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.618      ; 3.301      ;
; 0.605 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.595      ; 3.284      ;
; 0.617 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.575      ; 3.276      ;
; 0.620 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.610      ; 3.314      ;
; 0.640 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.583      ; 3.307      ;
; 0.847 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.583      ; 3.514      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[8]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[5]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_2[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.148 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.822      ; 5.621      ;
; 4.383 ; KEY[3]    ; a2da_data[0]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.861      ; 5.425      ;
; 4.383 ; KEY[3]    ; a2da_data[11]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.861      ; 5.425      ;
; 4.383 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[0]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.861      ; 5.425      ;
; 4.383 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[11]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.861      ; 5.425      ;
; 4.912 ; KEY[3]    ; a2da_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.820      ; 4.855      ;
; 4.912 ; KEY[3]    ; a2da_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.820      ; 4.855      ;
; 4.912 ; KEY[3]    ; a2da_data[10]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.820      ; 4.855      ;
; 4.912 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[9]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.820      ; 4.855      ;
; 4.912 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[8]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.820      ; 4.855      ;
; 4.912 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[10]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.820      ; 4.855      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][12]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][13]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][14]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][15]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.993 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[15][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.851      ; 4.805      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.769      ; 4.602      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 4.999 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[4][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.781      ; 4.614      ;
; 5.001 ; KEY[3]    ; a2da_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.849      ; 4.795      ;
; 5.001 ; KEY[3]    ; a2da_data[6]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.849      ; 4.795      ;
; 5.001 ; KEY[3]    ; a2da_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.849      ; 4.795      ;
; 5.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[2]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.849      ; 4.795      ;
; 5.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[5]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.849      ; 4.795      ;
; 5.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[6]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.849      ; 4.795      ;
; 5.005 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[14][7]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.852      ; 4.794      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 4.862 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.516      ; 5.621      ;
; 5.092 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.550      ; 5.425      ;
; 5.636 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.524      ; 4.855      ;
; 5.636 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.524      ; 4.855      ;
; 5.636 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.524      ; 4.855      ;
; 5.708 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.536      ; 4.795      ;
; 5.708 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.536      ; 4.795      ;
; 5.708 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.536      ; 4.795      ;
; 5.871 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.517      ; 4.613      ;
; 5.871 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.517      ; 4.613      ;
; 5.871 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.517      ; 4.613      ;
; 5.876 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.557      ; 4.648      ;
; 5.876 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.557      ; 4.648      ;
; 5.876 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.557      ; 4.648      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 4.934 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.530      ; 5.563      ;
; 5.745 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.549      ; 4.771      ;
; 5.760 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.542      ; 4.749      ;
; 5.855 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.524      ; 4.636      ;
; 5.879 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.527      ; 4.615      ;
; 5.912 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.546      ; 4.601      ;
; 5.935 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.571      ; 4.603      ;
; 5.972 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.545      ; 4.540      ;
; 5.981 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.580      ; 4.566      ;
; 5.983 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.579      ; 4.563      ;
; 5.986 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.573      ; 4.554      ;
; 6.035 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.580      ; 4.512      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.856 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.082      ;
; 16.856 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.082      ;
; 16.856 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.082      ;
; 16.861 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.075      ;
; 16.861 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.075      ;
; 16.861 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.075      ;
; 16.861 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.075      ;
; 16.862 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[18]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.059      ;
; 16.862 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[17]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.059      ;
; 16.862 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[16]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.059      ;
; 16.862 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[10]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.059      ;
; 16.862 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.059      ;
; 16.862 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[6]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.059      ;
; 16.862 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[5]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.059      ;
; 16.862 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[4]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.059      ;
; 16.862 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.059      ;
; 16.869 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.066      ;
; 16.869 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.066      ;
; 16.869 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.064      ;
; 16.869 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.066      ;
; 17.059 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.858      ;
; 17.059 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[15]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.858      ;
; 17.059 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[14]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.858      ;
; 17.059 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[13]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.858      ;
; 17.059 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[12]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.858      ;
; 17.059 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[11]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.858      ;
; 17.059 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[9]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.858      ;
; 17.059 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[8]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.858      ;
; 17.059 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.868      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.845      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.845      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.845      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.845      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.845      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.845      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.845      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.847      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.845      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.841      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.841      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.841      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.841      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.841      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.841      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.841      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.861      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.841      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.861      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.863      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.863      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.861      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.861      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.861      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.841      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.841      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.865      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.865      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.865      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.865      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.865      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.865      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.865      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.865      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.865      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[1][4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.865      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.861      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.861      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.861      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.859      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.863      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.863      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.863      ;
; 17.060 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.861      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[20]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.845      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[19]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.845      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.846      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.839      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.839      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 2.839      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.844      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.844      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.844      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.844      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.846      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.844      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.846      ;
; 17.061 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.846      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.699      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.688      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.691      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.686      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.686      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.686      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.686      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.686      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.686      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.691      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.691      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.687      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.687      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.687      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.687      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.687      ;
; 96.240 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.687      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.701      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.701      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.701      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.693      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.693      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.693      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.693      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.693      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.693      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.693      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.693      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.693      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.693      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.688      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.688      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.688      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.688      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.688      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.689      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.689      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.690      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.689      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.689      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.689      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.689      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.689      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.689      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.688      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.692      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.694      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.694      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.694      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.694      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.694      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.694      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.694      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.694      ;
; 96.241 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.694      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.543 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.676      ;
; 0.543 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.676      ;
; 0.543 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.676      ;
; 0.543 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.676      ;
; 0.543 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.676      ;
; 0.543 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.676      ;
; 0.543 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.676      ;
; 0.543 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.676      ;
; 0.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.795      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.841      ;
; 0.763 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.157     ; 0.690      ;
; 0.763 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.157     ; 0.690      ;
; 0.763 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.157     ; 0.690      ;
; 0.763 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.157     ; 0.690      ;
; 0.763 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.157     ; 0.690      ;
; 0.763 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.157     ; 0.690      ;
; 0.763 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.157     ; 0.690      ;
; 0.763 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.157     ; 0.690      ;
; 0.786 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.912      ;
; 0.786 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.912      ;
; 0.786 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.912      ;
; 0.786 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.912      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.925      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.929      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.929      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.935      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.949      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.949      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.983      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.983      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.983      ;
; 0.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.149     ; 0.799      ;
; 0.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.149     ; 0.799      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.992      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.992      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.992      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.992      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.992      ;
; 0.869 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.154     ; 0.799      ;
; 0.869 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.154     ; 0.799      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.871 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.152     ; 0.803      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.014      ;
; 0.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.056      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.139      ;
; 1.018 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.150     ; 0.952      ;
; 1.018 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.150     ; 0.952      ;
; 1.018 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.150     ; 0.952      ;
; 1.018 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.150     ; 0.952      ;
; 1.018 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.150     ; 0.952      ;
; 1.018 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.150     ; 0.952      ;
; 1.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.161      ;
; 1.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.212      ;
; 1.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.321      ;
; 1.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.408      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.458      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.458      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.458      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.458      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.458      ;
; 1.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.458      ;
; 1.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.468      ;
; 1.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.468      ;
; 1.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.468      ;
; 1.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.546      ;
; 1.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.559      ;
; 1.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.559      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.560      ;
; 1.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.560      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                              ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.568 ; KEY[3]    ; o_sine_p[0]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 2.850      ;
; 0.591 ; KEY[3]    ; a2db_data[0]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.118      ; 2.883      ;
; 0.615 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][5]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 2.892      ;
; 0.615 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][5]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 2.892      ;
; 0.615 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][5]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 2.892      ;
; 0.619 ; KEY[3]    ; a2db_data[1]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.112      ; 2.905      ;
; 0.619 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 2.903      ;
; 0.626 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 2.913      ;
; 0.629 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.113      ; 2.916      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[15]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[12]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[15]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[14]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[13]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[12]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.630 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.904      ;
; 0.648 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.080      ; 2.902      ;
; 0.664 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.942      ;
; 0.664 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.942      ;
; 0.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.941      ;
; 0.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.941      ;
; 0.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.941      ;
; 0.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.941      ;
; 0.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.941      ;
; 0.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.941      ;
; 0.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_3[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.941      ;
; 0.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_3[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.941      ;
; 0.665 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_3[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.941      ;
; 0.679 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.955      ;
; 0.681 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 2.955      ;
; 0.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][3]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.096      ; 2.953      ;
; 0.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.959      ;
; 0.683 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.102      ; 2.959      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][12]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][13]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][14]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.694 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[8][15]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.060      ; 2.928      ;
; 0.704 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.111      ; 2.989      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.067      ; 2.743      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[10]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[9]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[8]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[7]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[6]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_15[5]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.709 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.987      ;
; 0.710 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.070      ; 2.954      ;
; 0.726 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.095      ; 2.995      ;
; 0.726 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.095      ; 2.995      ;
; 0.735 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.105      ; 3.014      ;
; 0.741 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_6[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.053      ; 2.968      ;
; 0.764 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[7]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.046      ;
; 0.764 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[6]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.046      ;
; 0.764 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[5]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.046      ;
; 0.764 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[4]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.046      ;
; 0.764 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.046      ;
; 0.764 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.046      ;
; 0.764 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.046      ;
; 0.764 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.046      ;
; 0.764 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.046      ;
; 0.765 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[11]              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.115      ; 3.054      ;
; 0.765 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.115      ; 3.054      ;
+-------+-----------+------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.691 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.817      ;
; 1.664 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.264      ; 2.012      ;
; 1.664 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.264      ; 2.012      ;
; 1.664 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.264      ; 2.012      ;
; 1.664 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.264      ; 2.012      ;
; 1.664 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.264      ; 2.012      ;
; 1.664 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.264      ; 2.012      ;
; 1.664 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.264      ; 2.012      ;
; 1.664 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.264      ; 2.012      ;
; 1.678 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 2.017      ;
; 1.678 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 2.017      ;
; 1.678 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 2.017      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.976      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.976      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.976      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.978      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.978      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.978      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.976      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.976      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.976      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.978      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.978      ;
; 1.862 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.978      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.963      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.963      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.963      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.963      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.961      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.961      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.961      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.961      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.961      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.961      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.959      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.959      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.959      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.959      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.959      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.943      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[17]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.943      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[18]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.943      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[2]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[19]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.943      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[20]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.943      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[4]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[21]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.943      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[5]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[6]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[22]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.943      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.943      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.949      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.943      ;
; 1.863 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.943      ;
; 1.864 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 1.956      ;
; 1.867 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.014      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.010      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.010      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.010      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.010      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.010      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.010      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.010      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.995      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.995      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.995      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.995      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.995      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.995      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.995      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.995      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.010      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.983      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.983      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.004      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.004      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.004      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.985      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.031      ; 1.983      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.981      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.981      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.981      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.988      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.981      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.979      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.981      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.988      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.988      ;
; 1.868 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.988      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ADB_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.761 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.641      ; 3.526      ;
; 0.805 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.634      ; 3.563      ;
; 0.816 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.640      ; 3.580      ;
; 0.818 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.641      ; 3.583      ;
; 0.848 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.605      ; 3.577      ;
; 0.865 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.632      ; 3.621      ;
; 0.872 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.606      ; 3.602      ;
; 0.902 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.586      ; 3.612      ;
; 0.939 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.583      ; 3.646      ;
; 1.007 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.602      ; 3.733      ;
; 1.022 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.609      ; 3.755      ;
; 1.664 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.589      ; 4.377      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ADA_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.875 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.618      ; 3.617      ;
; 0.875 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.618      ; 3.617      ;
; 0.875 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.618      ; 3.617      ;
; 0.912 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.576      ; 3.612      ;
; 0.912 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.576      ; 3.612      ;
; 0.912 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.576      ; 3.612      ;
; 1.054 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.595      ; 3.773      ;
; 1.054 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.595      ; 3.773      ;
; 1.054 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.595      ; 3.773      ;
; 1.084 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.583      ; 3.791      ;
; 1.084 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.583      ; 3.791      ;
; 1.084 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.583      ; 3.791      ;
; 1.533 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.610      ; 4.267      ;
; 1.725 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.575      ; 4.424      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 106
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.698
Worst Case Available Settling Time: 19.188 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+-----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                  ; 0.128  ; 0.096 ; 1.033    ; 0.543   ; 9.201               ;
;  ADA_DCO                                                                          ; 44.233 ; 0.486 ; 2.174    ; 0.875   ; 24.442              ;
;  ADB_DCO                                                                          ; 44.548 ; 0.429 ; 2.294    ; 0.761   ; 24.441              ;
;  CLOCK2_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                         ; 0.128  ; 0.143 ; 14.143   ; 0.691   ; 9.201               ;
;  FPGA_CLK_A_N                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 45.790              ;
;  FPGA_CLK_A_P                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 45.790              ;
;  GPIO[8]                                                                          ; 95.977 ; 0.116 ; N/A      ; N/A     ; 49.197              ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 1.722  ; 0.096 ; 1.033    ; 0.568   ; 124.611             ;
;  altera_reserved_tck                                                              ; 34.856 ; 0.172 ; 93.181   ; 0.543   ; 49.285              ;
;  sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.777 ; 0.183 ; N/A      ; N/A     ; 19.686              ;
; Design-wide TNS                                                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADA_DCO                                                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ADB_DCO                                                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK2_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  FPGA_CLK_A_N                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  FPGA_CLK_A_P                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  GPIO[8]                                                                          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                    ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADA_OE                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADA_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADB_OE                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADB_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_DIN                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_XCLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLKOUT0                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[2]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[3]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[4]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[5]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[6]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[7]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[8]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[9]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[10]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[11]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[12]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[13]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[2]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[3]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[4]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[5]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[6]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[7]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[8]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[9]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[10]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[11]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[12]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[13]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_BCLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_LRCIN              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_LRCOUT             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_152                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SCLK                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SDIO                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADB_D[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLKIN1                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; XT_IN_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; XT_IN_P                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AIC_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCIN               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCOUT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; J1_152                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_SCLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_SDIO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_A_N            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_A_P            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_B_N            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_B_P            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_OR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_OR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADA_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_DCO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_DCO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                       ; To Clock                                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; ADA_DCO                                                                          ; ADA_DCO                                                                          ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; ADB_DCO                                                                          ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; altera_reserved_tck                                                              ; 21449        ; 1        ; 166      ; 0        ;
; CLOCK_50                                                                         ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; CLOCK_50                                                                         ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; CLOCK_50                                                                         ; 19747        ; 0        ; 0        ; 0        ;
; GPIO[8]                                                                          ; CLOCK_50                                                                         ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50                                                                         ; 160          ; 4        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50                                                                         ; 36           ; 1        ; 0        ; 0        ;
; GPIO[8]                                                                          ; GPIO[8]                                                                          ; 188          ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 2134         ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8            ; 0        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 897          ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                       ; To Clock                                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; ADA_DCO                                                                          ; ADA_DCO                                                                          ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; ADB_DCO                                                                          ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; altera_reserved_tck                                                              ; 21449        ; 1        ; 166      ; 0        ;
; CLOCK_50                                                                         ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; CLOCK_50                                                                         ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; CLOCK_50                                                                         ; 19747        ; 0        ; 0        ; 0        ;
; GPIO[8]                                                                          ; CLOCK_50                                                                         ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50                                                                         ; 160          ; 4        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50                                                                         ; 36           ; 1        ; 0        ; 0        ;
; GPIO[8]                                                                          ; GPIO[8]                                                                          ; 188          ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 2134         ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8            ; 0        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 897          ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                   ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; CLOCK_50            ; ADA_DCO                                                                          ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ADB_DCO                                                                          ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; altera_reserved_tck                                                              ; 667        ; 0        ; 0        ; 0        ;
; CLOCK_50            ; altera_reserved_tck                                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                         ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                         ; 375        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 1505       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                    ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; CLOCK_50            ; ADA_DCO                                                                          ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ADB_DCO                                                                          ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; altera_reserved_tck                                                              ; 667        ; 0        ; 0        ; 0        ;
; CLOCK_50            ; altera_reserved_tck                                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                         ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                         ; 375        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 1505       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                          ; Clock                                                                            ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------+---------------+
; ADA_DCO                                                                                                         ; ADA_DCO                                                                          ; Base      ; Constrained   ;
; ADB_DCO                                                                                                         ; ADB_DCO                                                                          ; Base      ; Constrained   ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ;                                                                                  ; Base      ; Unconstrained ;
; CLOCK2_50                                                                                                       ; CLOCK2_50                                                                        ; Base      ; Constrained   ;
; CLOCK3_50                                                                                                       ; CLOCK3_50                                                                        ; Base      ; Constrained   ;
; CLOCK_50                                                                                                        ; CLOCK_50                                                                         ; Base      ; Constrained   ;
; FPGA_CLK_A_N                                                                                                    ; FPGA_CLK_A_N                                                                     ; Base      ; Constrained   ;
; FPGA_CLK_A_P                                                                                                    ; FPGA_CLK_A_P                                                                     ; Base      ; Constrained   ;
; GPIO[8]                                                                                                         ; GPIO[8]                                                                          ; Base      ; Constrained   ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                             ; altera_reserved_tck                                                              ; Base      ; Constrained   ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Sep 20 00:53:29 2017
Info: Command: quartus_sta a2dv2 -c a2dv2
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "fir_IP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
Warning (20013): Ignored 71 assignments for entity "fir_IP_0002" -- entity does not exist in design
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_vcg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sram_access/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'a2dv2.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at a2dv2.sdc(70): emu[*] could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 70
Warning (332174): Ignored filter at a2dv2.sdc(70): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 70
Warning (332174): Ignored filter at a2dv2.sdc(72): emu[*] could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 72
Warning (332174): Ignored filter at a2dv2.sdc(72): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 72
Warning (332174): Ignored filter at a2dv2.sdc(78): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 78
Warning (332174): Ignored filter at a2dv2.sdc(82): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 82
Warning (332174): Ignored filter at a2dv2.sdc(84): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 84
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sram_address[16] is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 CLOCK_50 
    Info (332119):     1.722               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    33.777               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    34.856               0.000 altera_reserved_tck 
    Info (332119):    44.233               0.000 ADA_DCO 
    Info (332119):    44.548               0.000 ADB_DCO 
    Info (332119):    95.977               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.257               0.000 GPIO[8] 
    Info (332119):     0.284               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK_50 
    Info (332119):     0.384               0.000 altera_reserved_tck 
    Info (332119):     0.404               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     2.008               0.000 ADB_DCO 
    Info (332119):     2.057               0.000 ADA_DCO 
Info (332146): Worst-case recovery slack is 1.033
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.033               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.174               0.000 ADA_DCO 
    Info (332119):     2.294               0.000 ADB_DCO 
    Info (332119):    14.143               0.000 CLOCK_50 
    Info (332119):    93.181               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.158               0.000 altera_reserved_tck 
    Info (332119):     1.474               0.000 CLOCK_50 
    Info (332119):     2.149               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.781               0.000 ADB_DCO 
    Info (332119):     2.820               0.000 ADA_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.549               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.691               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    24.760               0.000 ADB_DCO 
    Info (332119):    24.762               0.000 ADA_DCO 
    Info (332119):    45.790               0.000 FPGA_CLK_A_N 
    Info (332119):    45.790               0.000 FPGA_CLK_A_P 
    Info (332119):    49.502               0.000 altera_reserved_tck 
    Info (332119):    49.664               0.000 GPIO[8] 
    Info (332119):   124.611               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 106 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 106
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.698
    Info (332114): Worst Case Available Settling Time: 18.561 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sram_address[16] is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.626
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.626               0.000 CLOCK_50 
    Info (332119):     2.536               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    34.349               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    35.983               0.000 altera_reserved_tck 
    Info (332119):    44.861               0.000 ADA_DCO 
    Info (332119):    45.136               0.000 ADB_DCO 
    Info (332119):    96.376               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.270               0.000 GPIO[8] 
    Info (332119):     0.292               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.338               0.000 altera_reserved_tck 
    Info (332119):     0.354               0.000 CLOCK_50 
    Info (332119):     0.355               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     1.729               0.000 ADB_DCO 
    Info (332119):     1.785               0.000 ADA_DCO 
Info (332146): Worst-case recovery slack is 1.963
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.963               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.976               0.000 ADA_DCO 
    Info (332119):     3.080               0.000 ADB_DCO 
    Info (332119):    14.654               0.000 CLOCK_50 
    Info (332119):    93.762               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.063               0.000 altera_reserved_tck 
    Info (332119):     1.349               0.000 CLOCK_50 
    Info (332119):     1.790               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.412               0.000 ADB_DCO 
    Info (332119):     2.466               0.000 ADA_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.556               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.686               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    24.781               0.000 ADB_DCO 
    Info (332119):    24.782               0.000 ADA_DCO 
    Info (332119):    45.790               0.000 FPGA_CLK_A_N 
    Info (332119):    45.790               0.000 FPGA_CLK_A_P 
    Info (332119):    49.412               0.000 altera_reserved_tck 
    Info (332119):    49.693               0.000 GPIO[8] 
    Info (332119):   124.631               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 106 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 106
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.698
    Info (332114): Worst Case Available Settling Time: 18.651 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sram_address[16] is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.312               0.000 CLOCK_50 
    Info (332119):     4.779               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    37.214               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    41.145               0.000 altera_reserved_tck 
    Info (332119):    46.022               0.000 ADA_DCO 
    Info (332119):    46.226               0.000 ADB_DCO 
    Info (332119):    98.051               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.096               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.116               0.000 GPIO[8] 
    Info (332119):     0.143               0.000 CLOCK_50 
    Info (332119):     0.172               0.000 altera_reserved_tck 
    Info (332119):     0.183               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.429               0.000 ADB_DCO 
    Info (332119):     0.486               0.000 ADA_DCO 
Info (332146): Worst-case recovery slack is 4.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.148               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.862               0.000 ADA_DCO 
    Info (332119):     4.934               0.000 ADB_DCO 
    Info (332119):    16.856               0.000 CLOCK_50 
    Info (332119):    96.240               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.543               0.000 altera_reserved_tck 
    Info (332119):     0.568               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.691               0.000 CLOCK_50 
    Info (332119):     0.761               0.000 ADB_DCO 
    Info (332119):     0.875               0.000 ADA_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.201               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.763               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    24.441               0.000 ADB_DCO 
    Info (332119):    24.442               0.000 ADA_DCO 
    Info (332119):    46.000               0.000 FPGA_CLK_A_N 
    Info (332119):    46.000               0.000 FPGA_CLK_A_P 
    Info (332119):    49.197               0.000 GPIO[8] 
    Info (332119):    49.285               0.000 altera_reserved_tck 
    Info (332119):   124.749               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 106 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 106
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.698
    Info (332114): Worst Case Available Settling Time: 19.188 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 1039 megabytes
    Info: Processing ended: Wed Sep 20 00:53:39 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


