INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SODONNE8/Documents/GitHub/DIGITAL-SYSTEMS-DESIGN/Lab C/Provided code/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SODONNE8/Documents/GitHub/DIGITAL-SYSTEMS-DESIGN/Lab C/project_C/project_C.srcs/sources_1/new/six_bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_bit_ripple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SODONNE8/Documents/GitHub/DIGITAL-SYSTEMS-DESIGN/Lab C/project_C/project_C.srcs/sim_1/new/tb_six_bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_six_bit_ripple_adder
