================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Mar 28 11:50:58 CEST 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         mul
    * Solution:        mul_solution (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  50 ns
    * C-Synthesis target clock:    50 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              207
FF:               0
DSP:              2
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was not available
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 50.000      |
| Post-Route | NA          |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------+-----+----+-----+------+------+-----+--------+------+---------+-----------+----------------------------------+
| Name                    | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable  | Source                           |
+-------------------------+-----+----+-----+------+------+-----+--------+------+---------+-----------+----------------------------------+
| inst                    | 207 |    | 2   |      |      |     |        |      |         |           |                                  |
|   (inst)                | 8   |    |     |      |      |     |        |      |         |           |                                  |
|   mul_25s_25s_50_1_1_U1 | 199 |    | 2   |      |      |     |        |      |         |           |                                  |
|     bind_op mul         |     |    |     |      |      |     |        | auto | 0       | mul_ln654 | ../ac_types/include/ac_int.h:654 |
+-------------------------+-----+----+-----+------+------+-----+--------+------+---------+-----------+----------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.39%  | OK     |
| FD                                                        | 50%       | 0.00%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.16%  | OK     |
| DSP                                                       | 80%       | 0.91%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.91%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 0      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was not available
+-------+--------+----------------+--------------+--------------+------------+----------------+----------------+--------------+
| Path  |  SLACK | STARTPOINT PIN | ENDPOINT PIN | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |        |                |              |              |            |                |          DELAY |        DELAY |
+-------+--------+----------------+--------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 37.744 | b[24]          | res[0]       |           10 |         48 |         12.256 |          6.669 |        5.587 |
| Path2 | 37.744 | b[24]          | res[10]      |           10 |         48 |         12.256 |          6.669 |        5.587 |
| Path3 | 37.744 | b[24]          | res[11]      |           10 |         48 |         12.256 |          6.669 |        5.587 |
| Path4 | 37.744 | b[24]          | res[12]      |           10 |         48 |         12.256 |          6.669 |        5.587 |
| Path5 | 37.744 | b[24]          | res[13]      |           10 |         48 |         12.256 |          6.669 |        5.587 |
+-------+--------+----------------+--------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------+--------------------+
    | Path1 Cells                               | Primitive Type     |
    +-------------------------------------------+--------------------+
    | mul_25s_25s_50_1_1_U1/dout                | MULT.dsp.DSP48E1   |
    | mul_25s_25s_50_1_1_U1/dout__0             | MULT.dsp.DSP48E1   |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4  | LUT.others.LUT5    |
    | mul_25s_25s_50_1_1_U1/res[0]_INST_0_i_4   | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[0]_INST_0_i_2   | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[0]_INST_0       | MUXFX.others.MUXF7 |
    +-------------------------------------------+--------------------+

    +-------------------------------------------+--------------------+
    | Path2 Cells                               | Primitive Type     |
    +-------------------------------------------+--------------------+
    | mul_25s_25s_50_1_1_U1/dout                | MULT.dsp.DSP48E1   |
    | mul_25s_25s_50_1_1_U1/dout__0             | MULT.dsp.DSP48E1   |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4  | LUT.others.LUT5    |
    | mul_25s_25s_50_1_1_U1/res[10]_INST_0_i_4  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[10]_INST_0_i_2  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[10]_INST_0      | MUXFX.others.MUXF7 |
    +-------------------------------------------+--------------------+

    +-------------------------------------------+--------------------+
    | Path3 Cells                               | Primitive Type     |
    +-------------------------------------------+--------------------+
    | mul_25s_25s_50_1_1_U1/dout                | MULT.dsp.DSP48E1   |
    | mul_25s_25s_50_1_1_U1/dout__0             | MULT.dsp.DSP48E1   |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4  | LUT.others.LUT5    |
    | mul_25s_25s_50_1_1_U1/res[11]_INST_0_i_4  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[11]_INST_0_i_2  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[11]_INST_0      | MUXFX.others.MUXF7 |
    +-------------------------------------------+--------------------+

    +-------------------------------------------+--------------------+
    | Path4 Cells                               | Primitive Type     |
    +-------------------------------------------+--------------------+
    | mul_25s_25s_50_1_1_U1/dout                | MULT.dsp.DSP48E1   |
    | mul_25s_25s_50_1_1_U1/dout__0             | MULT.dsp.DSP48E1   |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4  | LUT.others.LUT5    |
    | mul_25s_25s_50_1_1_U1/res[12]_INST_0_i_4  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[12]_INST_0_i_2  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[12]_INST_0      | MUXFX.others.MUXF7 |
    +-------------------------------------------+--------------------+

    +-------------------------------------------+--------------------+
    | Path5 Cells                               | Primitive Type     |
    +-------------------------------------------+--------------------+
    | mul_25s_25s_50_1_1_U1/dout                | MULT.dsp.DSP48E1   |
    | mul_25s_25s_50_1_1_U1/dout__0             | MULT.dsp.DSP48E1   |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11 | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4  | LUT.others.LUT5    |
    | mul_25s_25s_50_1_1_U1/res[13]_INST_0_i_4  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[13]_INST_0_i_2  | LUT.others.LUT6    |
    | mul_25s_25s_50_1_1_U1/res[13]_INST_0      | MUXFX.others.MUXF7 |
    +-------------------------------------------+--------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/mul_top_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/mul_top_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/mul_top_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/mul_top_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/mul_top_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/mul_top_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------+


