$version Generated by VerilatedVcd $end
$date Mon Oct 28 23:37:45 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  8 % count [7:0] $end
  $var wire  1 $ rst $end
  $scope module counter $end
   $var wire  1 # clk $end
   $var wire  8 % count [7:0] $end
   $var wire  8 & count_reg [7:0] $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


