#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Thu Jan 21 11:56:04 2021
# Process ID: 16104
# Current directory: C:/Users/lukem/Desktop/FPGA_Pong v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8564 C:\Users\lukem\Desktop\FPGA_Pong v2\FPGA_Pong.xpr
# Log file: C:/Users/lukem/Desktop/FPGA_Pong v2/vivado.log
# Journal file: C:/Users/lukem/Desktop/FPGA_Pong v2\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/lukem/OneDrive - Brunel University London/Year 4/EE5660 - Advanced Embedded Systems Design/Assignment/Task/FPGA Implementation/FPGA_Pong v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.578 ; gain = 0.000
update_compile_order -fileset sources_1reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

launch_runs impl_1 -jobs 6
[Thu Jan 21 12:12:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 21 12:14:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1199.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1904.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1904.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1904.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2052.246 ; gain = 1026.520
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1.1
  **** Build date : Aug  5 2020 at 23:32:11
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-02:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2118.191 ; gain = 14.652
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276A79569B
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3494.090 ; gain = 1375.898
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3534.680 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276A79569B
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276A79569B
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276A79569B
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276A79569B
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Jan 21 13:35:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
[Thu Jan 21 13:35:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3570.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3610.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3797.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 3797.176 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 3797.176 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3797.176 ; gain = 14.320
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 21 13:39:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1.1
  **** Build date : Aug  5 2020 at 23:32:11
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-02:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 3929.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276A79569B
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3943.961 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jan 21 13:44:22 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
[Thu Jan 21 13:44:22 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
close_design
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4110.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jan 21 13:54:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
[Thu Jan 21 13:54:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 21 13:57:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4110.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 4110.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 4110.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4110.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276A79569B
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276A79569B
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Jan 21 17:26:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
[Thu Jan 21 17:26:32 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 21 17:30:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Jan 21 17:36:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
[Thu Jan 21 17:36:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 21 17:54:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4110.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 4110.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 21 18:14:17 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
[Thu Jan 21 18:14:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 21 18:24:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
[Thu Jan 21 18:24:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Jan 21 18:34:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
[Thu Jan 21 18:34:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 21 18:45:39 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Jan 21 18:50:43 2021] Launched synth_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/synth_1/runme.log
[Thu Jan 21 18:50:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jan 21 18:53:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/lukem/Desktop/FPGA_Pong v2/FPGA_Pong.runs/impl_1/FPGA_Pong.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4110.730 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276A79569B
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 21 19:00:24 2021...
