# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: /home/fbroering/Dropbox/ENG PI-1/Esteira_PI_Cyclone_2/Esteira_PI.csv
# Generated on: Sat May 27 21:11:07 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
CLOCK_50,Input,PIN_17,1,B1_N0,PIN_17,,,,
HC_echo,Input,PIN_141,2,B2_N1,PIN_141,,,,
HC_trigger,Output,PIN_143,2,B2_N1,PIN_143,,,,
KEY[3],Input,PIN_135,2,B2_N1,PIN_135,,,,
KEY[2],Input,PIN_133,2,B2_N1,PIN_133,,,,
KEY[1],Input,PIN_129,2,B2_N1,PIN_129,,,,
KEY[0],Input,PIN_125,2,B2_N0,PIN_125,,,,
LCD_BLON,Output,PIN_121,2,B2_N0,PIN_121,,,,
LCD_DATA[7],Output,PIN_136,2,B2_N1,PIN_136,,,,
LCD_DATA[6],Output,PIN_134,2,B2_N1,PIN_134,,,,
LCD_DATA[5],Output,PIN_132,2,B2_N1,PIN_132,,,,
LCD_DATA[4],Output,PIN_126,2,B2_N0,PIN_126,,,,
LCD_DATA[3],Output,PIN_122,2,B2_N0,PIN_122,,,,
LCD_DATA[2],Output,PIN_120,2,B2_N0,PIN_120,,,,
LCD_DATA[1],Output,PIN_118,2,B2_N0,PIN_118,,,,
LCD_DATA[0],Output,PIN_114,2,B2_N0,PIN_114,,,,
LCD_EN,Output,PIN_112,2,B2_N0,PIN_112,,,,
LCD_ON,Output,PIN_119,2,B2_N0,PIN_119,,,,
LCD_RS,Output,PIN_115,2,B2_N0,PIN_115,,,,
LCD_RW,Output,PIN_113,2,B2_N0,PIN_113,,,,
TCS_OUT,Input,PIN_100,3,B3_N0,PIN_100,,,,
TCS_S[3],Output,PIN_99,3,B3_N0,PIN_99,,,,
TCS_S[2],Output,PIN_103,3,B3_N0,PIN_103,,,,
TCS_S[1],Output,PIN_101,3,B3_N0,PIN_101,,,,
TCS_S[0],Output,PIN_104,3,B3_N0,PIN_104,,,,
