
---------- Begin Simulation Statistics ----------
final_tick                               572575285923500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22944                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879096                       # Number of bytes of host memory used
host_op_rate                                    51571                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   435.85                       # Real time elapsed on the host
host_tick_rate                               18292153                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007973                       # Number of seconds simulated
sim_ticks                                  7972669750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187524                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35123                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40220                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28154                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35123                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6969                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45718                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5126                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329216                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1562885                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468978                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15850954                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.418035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.650295                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11192878     70.61%     70.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       671126      4.23%     74.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       820040      5.17%     80.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       259472      1.64%     81.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       559170      3.53%     85.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259004      1.63%     86.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       331846      2.09%     88.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194533      1.23%     90.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1562885      9.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15850954                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.594531                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.594531                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12049993                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108428                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           752106                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2492009                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6082                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        612280                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786173                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367902                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45718                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084065                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14796866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           113                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473648                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12164                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002867                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1109642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33280                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.656848                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15912590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.464561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.948816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12435556     78.15%     78.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104833      0.66%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213860      1.34%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170845      1.07%     81.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176868      1.11%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           140353      0.88%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219526      1.38%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72515      0.46%     85.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378234     14.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15912590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989630                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173299                       # number of floating regfile writes
system.switch_cpus.idleCycles                   32729                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          839                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37004                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.450155                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10305734                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367902                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          337088                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789698                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            3                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418967                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042316                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7937832                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4658                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23123190                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3812863                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6082                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3822424                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28576                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       567464                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138611                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167358                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28944804                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920901                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605995                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17540393                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.437469                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22963906                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21284533                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345037                       # number of integer regfile writes
system.switch_cpus.ipc                       0.627143                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.627143                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237397     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2692      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47748      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5477001     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002307     17.31%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       761878      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94613      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7177545     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273436      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23127855                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22505509                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44072309                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444931                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671203                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1040834                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045003                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             460      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       122719     11.79%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       262189     25.19%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89660      8.61%     45.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11663      1.12%     46.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       495914     47.65%     94.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        58229      5.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1622040                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19137256                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475970                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936381                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038457                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23127855                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          438                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       270765                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15912590                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.453431                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.392858                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10526986     66.16%     66.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       687354      4.32%     70.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       706569      4.44%     74.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       647329      4.07%     78.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       888276      5.58%     84.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       697237      4.38%     88.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       773656      4.86%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       477313      3.00%     96.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       507870      3.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15912590                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.450448                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084065                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22841                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95370                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10613456                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15945319                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4224378                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         189029                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1030467                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3052310                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         15053                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937735                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064554                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906181                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2816611                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4560586                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6082                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7834932                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515295                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040381                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168068                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3780814                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37167696                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954101                       # The number of ROB writes
system.switch_cpus.timesIdled                     335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6700                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6700                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69339                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28882                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62680                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26623                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26623                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69339                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       283486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       283486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 283486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7990016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7990016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7990016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95962                       # Request fanout histogram
system.membus.reqLayer2.occupancy           320119000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          532239750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7972669750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          142903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31663                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82676                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9641344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9674112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           94777                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1848448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           209512                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031979                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.175945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 202812     96.80%     96.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6700      3.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             209512                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          150503500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171504000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           33                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        18740                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18773                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           33                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        18740                       # number of overall hits
system.l2.overall_hits::total                   18773                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          361                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        95596                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95962                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          361                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        95596                       # number of overall misses
system.l2.overall_misses::total                 95962                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     27604500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9739287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9766891500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     27604500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9739287000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9766891500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114735                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114735                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.916244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.836097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.836379                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.916244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.836097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.836379                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76466.759003                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101879.649776                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101778.740543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76466.759003                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101879.649776                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101778.740543                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28882                       # number of writebacks
system.l2.writebacks::total                     28882                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        95596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        95596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95957                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     23994500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8783327000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8807321500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     23994500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8783327000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8807321500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.916244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.836097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.836336                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.916244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.836097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.836336                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66466.759003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91879.649776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91784.043895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66466.759003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91879.649776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91784.043895                       # average overall mshr miss latency
system.l2.replacements                          94777                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36307                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36307                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3485                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5040                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        26622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26623                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2633745000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2633745000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.840819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.840824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98931.147172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98927.431169                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2367525000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2367525000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.840819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.840792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88931.147172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88931.147172                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     27604500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27604500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.916244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.916667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76466.759003                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76045.454545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     23994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23994500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.916244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66466.759003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66466.759003                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        68974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7105542000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7105542000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.834289                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.834293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103017.687824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103014.700765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        68974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6415802000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6415802000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.834289                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.834269                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93017.687824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93017.687824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3977.815582                       # Cycle average of tags in use
system.l2.tags.total_refs                      216240                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     94777                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.281566                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.565554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.063136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.206723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.134613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3908.845556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.954308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971146                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    555205                       # Number of tag accesses
system.l2.tags.data_accesses                   555205                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6118144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6141568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1848448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1848448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        95596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        28882                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28882                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2897900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    767389619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             770327656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2897900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2913955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231848058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231848058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231848058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2897900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    767389619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1002175714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     28882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     95592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000213978750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1741                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1741                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              195540                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27164                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95957                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28882                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95957                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28882                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1727                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3033623500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  479765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4832742250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31615.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50365.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21876                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28882                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.268058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.667871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.342441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77788     85.96%     85.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7171      7.92%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3748      4.14%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1242      1.37%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          337      0.37%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          114      0.13%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90488                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.109133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.536055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.418170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1729     99.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.40%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.23%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1741                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.578978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.550552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1271     73.00%     73.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      1.95%     74.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              344     19.76%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               83      4.77%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.46%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1741                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6140992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1847296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6141248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1848448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       770.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    770.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7972484500                       # Total gap between requests
system.mem_ctrls.avgGap                      63862.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6117888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1847296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2897900.041576412041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 767357509.070283532143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 231703564.543106794357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        95596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28882                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9139750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4823602500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191390712750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25317.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50458.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6626643.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            332245620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            176566170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           355879020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           78341760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     628776720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3581557950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         45430080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5198797320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.077345                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     89523250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    265980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7617156250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            313931520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            166835790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           329225400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           72328320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     628776720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3579684360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         46973280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5137755390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.420947                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     93712750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    265980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7612966750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7972659500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083662                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083662                       # number of overall hits
system.cpu.icache.overall_hits::total         1083674                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29404500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29404500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29404500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29404500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084079                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084079                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72964.019851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72603.703704                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72964.019851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72603.703704                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     28554000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28554000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     28554000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28554000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72472.081218                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72472.081218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72472.081218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72472.081218                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083662                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083674                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72964.019851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72603.703704                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     28554000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28554000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 72472.081218                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72472.081218                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.801724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003836                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168554                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168554                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9284994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9284997                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9299321                       # number of overall hits
system.cpu.dcache.overall_hits::total         9299324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       167917                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167920                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       170952                       # number of overall misses
system.cpu.dcache.overall_misses::total        170955                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14301128686                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14301128686                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14301128686                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14301128686                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9452911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9452917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9470273                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9470279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017764                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017764                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018051                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018052                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85167.842958                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85166.321379                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 83655.813831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83654.345799                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1886127                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29042                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.944804                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36307                       # number of writebacks
system.cpu.dcache.writebacks::total             36307                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        54867                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54867                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        54867                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54867                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114336                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9998108686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9998108686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10113580186                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10113580186                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012073                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012073                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88439.705316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88439.705316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88454.906469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88454.906469                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113315                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7065089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7065091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       136227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        136229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11533049000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11533049000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7201316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7201320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84660.522510                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84659.279595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        54839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7262400000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7262400000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89231.827788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89231.827788                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31691                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2768079686                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2768079686                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87348.680530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87345.924269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31662                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31662                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2735708686                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2735708686                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86403.533763                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86403.533763                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14327                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14327                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3035                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3035                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.174807                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.174807                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    115471500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    115471500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89791.213064                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89791.213064                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572575285923500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014142                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8701966                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113315                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.794476                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          589                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19054897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19054897                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572599340157000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34638                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907692                       # Number of bytes of host memory used
host_op_rate                                    77118                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1154.80                       # Real time elapsed on the host
host_tick_rate                               20829800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024054                       # Number of seconds simulated
sim_ticks                                 24054233500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       307729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        615707                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       545702                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15514                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       574596                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       441860                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       545702                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       103842                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          617102                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27455                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5499                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2647289                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2441146                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15718                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4692952                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1791070                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47701426                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.395744                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.638533                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33948316     71.17%     71.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1957486      4.10%     75.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2334473      4.89%     80.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       936039      1.96%     82.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1600986      3.36%     85.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       741527      1.55%     87.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       938275      1.97%     89.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       551372      1.16%     90.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4692952      9.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47701426                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.603616                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.603616                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      36342611                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69015992                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2271239                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7456858                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31558                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1841214                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22203389                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5153                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6684009                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1740                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              617102                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3132650                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44660268                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2920                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31833663                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          259                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1377                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           63116                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.012827                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3249944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       469315                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.661706                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47943480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.456880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.931622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37405469     78.02%     78.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           306300      0.64%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           604720      1.26%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           748630      1.56%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           532374      1.11%     82.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           424419      0.89%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           650957      1.36%     84.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           235944      0.49%     85.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7034667     14.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47943480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102059609                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54711550                       # number of floating regfile writes
system.switch_cpus.idleCycles                  164987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        24491                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           524726                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.428416                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29304104                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6684009                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1002671                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22230154                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           39                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          654                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841567                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68653223                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22620095                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        50235                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68718923                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11523519                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31558                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11550068                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        79220                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1584746                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          767                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       465285                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512069                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          767                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8981                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15510                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85796044                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68133122                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609895                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52326539                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.416240                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68264362                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63420312                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6222873                       # number of integer regfile writes
system.switch_cpus.ipc                       0.623591                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.623591                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134335      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12190751     17.73%     17.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14879      0.02%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           397      0.00%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281704      0.41%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          836      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       142986      0.21%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5164      0.01%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5383      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241537     22.16%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     41.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145370     16.21%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2351005      3.42%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311318      0.45%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20281211     29.49%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6374378      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68769157                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64055756                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125503024                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61085252                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61890603                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2908127                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042288                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19086      0.66%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            701      0.02%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       340155     11.70%     12.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            1      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       725617     24.95%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         244537      8.41%     45.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         35035      1.20%     46.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1379550     47.44%     94.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       163081      5.61%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7487193                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     62891425                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7047870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8837586                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68641614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68769157                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11609                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2074221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4527                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10643                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1257625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47943480                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.434380                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.379823                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31836901     66.41%     66.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2173937      4.53%     70.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2072286      4.32%     75.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1906625      3.98%     79.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2650974      5.53%     84.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2102270      4.38%     89.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2285565      4.77%     93.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1417239      2.96%     96.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1497683      3.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47943480                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.429461                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3132883                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   358                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70855                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       283575                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22230154                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841567                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31018268                       # number of misc regfile reads
system.switch_cpus.numCycles                 48108467                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        14263167                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         718958                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3114700                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8049039                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        122178                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199505722                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68839316                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63877194                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8415931                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13300610                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31558                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      22117834                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2146716                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102316508                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63468986                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          290                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           31                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11278288                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           32                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111178862                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136982563                       # The number of ROB writes
system.switch_cpus.timesIdled                    1839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350998                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18188                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702228                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18188                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24054233500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             228906                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88624                       # Transaction distribution
system.membus.trans_dist::CleanEvict           219105                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79072                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79072                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228906                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       923685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       923685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 923685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25382528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25382528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25382528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            307978                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  307978    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              307978                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1026885500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1696909000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24054233500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24054233500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24054233500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24054233500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259747                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       194426                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2914                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          469271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91483                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3146                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256601                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       387840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29048704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29436544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          315613                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5671936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           666843                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027278                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.162892                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 648653     97.27%     97.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18190      2.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             666843                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          459830000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522126499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4719000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24054233500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1093                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        42159                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43252                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1093                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        42159                       # number of overall hits
system.l2.overall_hits::total                   43252                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2053                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       305925                       # number of demand (read+write) misses
system.l2.demand_misses::total                 307978                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2053                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       305925                       # number of overall misses
system.l2.overall_misses::total                307978                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    168157000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30428306000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30596463000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    168157000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30428306000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30596463000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3146                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348084                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351230                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3146                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348084                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351230                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.652575                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.878883                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.876856                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.652575                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.878883                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.876856                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81907.939601                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99463.286753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99346.261746                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81907.939601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99463.286753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99346.261746                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88624                       # number of writebacks
system.l2.writebacks::total                     88624                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       305925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            307978                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       305925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           307978                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    147627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27369056000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27516683000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    147627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27369056000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27516683000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.652575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.878883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.876856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.652575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.878883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.876856                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71907.939601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89463.286753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89346.261746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71907.939601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89463.286753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89346.261746                       # average overall mshr miss latency
system.l2.replacements                         315613                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       105802                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           105802                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       105802                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       105802                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2912                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2912                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2912                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2912                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10304                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10304                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        12411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12411                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79072                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79072                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7827371000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7827371000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91483                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.864335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.864335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98990.426447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98990.426447                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79072                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79072                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7036651000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7036651000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.864335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.864335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88990.426447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88990.426447                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2053                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2053                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    168157000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    168157000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3146                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3146                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.652575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.652575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81907.939601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81907.939601                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2053                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2053                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    147627000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    147627000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.652575                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.652575                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71907.939601                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71907.939601                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        29748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       226853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          226853                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22600935000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22600935000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.884069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99628.107188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99628.107188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       226853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       226853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20332405000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20332405000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.884069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.884069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89628.107188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89628.107188                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24054233500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      700363                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    319709                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.190626                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.836748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.533978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4016.629274                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.980622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          855                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1720065                       # Number of tag accesses
system.l2.tags.data_accesses                  1720065                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24054233500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       131392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19579200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19710592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       131392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        131392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5671936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5671936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       305925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              307978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88624                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5462323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    813960669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             819422993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5462323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5462323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      235797827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            235797827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      235797827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5462323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    813960669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1055220820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    305858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001273324750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5350                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5350                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              628506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83340                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      307978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88624                       # Number of write requests accepted
system.mem_ctrls.readBursts                    307978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5346                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8996087500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1539555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14769418750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29216.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47966.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66616                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66380                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                307978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88624                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       263518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     96.301399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.633486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   112.025314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       223728     84.90%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20968      7.96%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11576      4.39%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3444      1.31%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1110      0.42%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          415      0.16%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      0.08%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          123      0.05%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1949      0.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       263518                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.546355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.844641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.497103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5338     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5350                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.561121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.533203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.987065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3956     73.94%     73.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.78%     75.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1019     19.05%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              252      4.71%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.50%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5350                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19706304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5670528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19710592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5671936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       819.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       235.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    819.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24054255000                       # Total gap between requests
system.mem_ctrls.avgGap                      60650.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       131392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19574912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5670528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5462323.295398292132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 813782405.496313095093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 235739293.043779581785                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       305925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     63124250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14706294500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 592594428750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30747.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48071.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6686613.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    33.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            976387860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            518958660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1144206420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          241346700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1899237600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10595551590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        314256000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15689944830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.273739                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    727457250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    803400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22523376250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            905123520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            481092150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1054278120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          221155740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1899237600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10577418180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        329526240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15467831550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.039885                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    768079750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    803400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22482753750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32026893000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572599340157000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4212657                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4212669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4212657                       # number of overall hits
system.cpu.icache.overall_hits::total         4212669                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4056                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4058                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4056                       # number of overall misses
system.cpu.icache.overall_misses::total          4058                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    241874000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    241874000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    241874000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    241874000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4216713                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4216727                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4216713                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4216727                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000962                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000962                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000962                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000962                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 59633.629191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59604.238541                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 59633.629191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59604.238541                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          819                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3030                       # number of writebacks
system.cpu.icache.writebacks::total              3030                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          516                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          516                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          516                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          516                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    213023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    213023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    213023000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    213023000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000840                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000840                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000840                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000840                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 60175.988701                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60175.988701                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 60175.988701                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60175.988701                       # average overall mshr miss latency
system.cpu.icache.replacements                   3030                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4212657                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4212669                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4056                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4058                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    241874000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    241874000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4216713                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4216727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 59633.629191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59604.238541                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          516                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          516                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    213023000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    213023000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 60175.988701                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60175.988701                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572599340157000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.019158                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4216211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1190.347544                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.019077                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8436996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8436996                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572599340157000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572599340157000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572599340157000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572599340157000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572599340157000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572599340157000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572599340157000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35473868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35473871                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35530785                       # number of overall hits
system.cpu.dcache.overall_hits::total        35530788                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       874971                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         874974                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       887246                       # number of overall misses
system.cpu.dcache.overall_misses::total        887249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  70048855305                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  70048855305                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  70048855305                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  70048855305                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36348839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36348845                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36418031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36418037                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024363                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024363                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80058.488001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80058.213507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78950.883188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78950.616236                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7283492                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            109708                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.389798                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       142109                       # number of writebacks
system.cpu.dcache.writebacks::total            142109                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       417677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       417677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       417677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       417677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462420                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  41063932805                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41063932805                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41522023305                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41522023305                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012581                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012581                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012698                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89797.663658                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89797.663658                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89792.879428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89792.879428                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461399                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27016023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27016025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       751719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        751721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  59088961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  59088961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27767742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27767746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78605.118402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78604.909268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       417570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       417570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30229978500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30229978500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90468.558936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90468.558936                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10959894305                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10959894305                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 88922.648760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88921.927296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10833954305                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10833954305                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87977.216330                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87977.216330                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        56917                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         56917                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12275                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12275                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.177405                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.177405                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    458090500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    458090500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074084                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074084                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89366.074912                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89366.074912                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572599340157000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.057159                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35993211                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462423                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.836118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.057157                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000056                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73298497                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73298497                       # Number of data accesses

---------- End Simulation Statistics   ----------
