// Seed: 622768385
module module_0 (
    input  logic id_0
    , id_4,
    input  logic id_1,
    output tri0  id_2,
    output logic id_3
);
  assign id_4 = id_4 == 1 + id_1 ? 1'b0 : 1;
  assign id_3 = 1;
  assign id_2[1-1] = id_0 ? id_0 - 1 ^ id_4 : 1'b0;
endmodule
