var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"stateflow_FMU_test_shrd_lib","ref":false,"files":[{"name":"ert_main.c","type":"source","group":"main","path":"F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw","tag":"","groupDisplay":"Main file","code":"/*\r\n * File: ert_main.c\r\n *\r\n * Code generated for Simulink model 'stateflow_FMU_test_shrd_lib'.\r\n *\r\n * Model version                  : 1.4\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Wed Jun  1 19:19:05 2022\r\n *\r\n * Target selection: ert_shrlib.tlc\r\n * Embedded hardware selection: Intel->x86-64 (Windows64)\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include <stddef.h>\r\n#include <stdio.h>            /* This example main program uses printf/fflush */\r\n#include \"stateflow_FMU_test_shrd_lib.h\" /* Model's header file */\r\n\r\n/*\r\n * Associating rt_OneStep with a real-time clock or interrupt service routine\r\n * is what makes the generated code \"real-time\".  The function rt_OneStep is\r\n * always associated with the base rate of the model.  Subrates are managed\r\n * by the base rate from inside the generated code.  Enabling/disabling\r\n * interrupts and floating point context switches are target specific.  This\r\n * example code indicates where these should take place relative to executing\r\n * the generated code step function.  Overrun behavior should be tailored to\r\n * your application needs.  This example simply sets an error status in the\r\n * real-time model and returns from rt_OneStep.\r\n */\r\nvoid rt_OneStep(void);\r\nvoid rt_OneStep(void)\r\n{\r\n  static boolean_T OverrunFlag = false;\r\n\r\n  /* Disable interrupts here */\r\n\r\n  /* Check for overrun */\r\n  if (OverrunFlag) {\r\n    rtmSetErrorStatus(stateflow_FMU_test_shrd_lib_M, \"Overrun\");\r\n    return;\r\n  }\r\n\r\n  OverrunFlag = true;\r\n\r\n  /* Save FPU context here (if necessary) */\r\n  /* Re-enable timer or interrupt here */\r\n  /* Set model inputs here */\r\n\r\n  /* Step the model */\r\n  stateflow_FMU_test_shrd_lib_step();\r\n\r\n  /* Get model outputs here */\r\n\r\n  /* Indicate task complete */\r\n  OverrunFlag = false;\r\n\r\n  /* Disable interrupts here */\r\n  /* Restore FPU context here (if necessary) */\r\n  /* Enable interrupts here */\r\n}\r\n\r\n/*\r\n * The example \"main\" function illustrates what is required by your\r\n * application code to initialize, execute, and terminate the generated code.\r\n * Attaching rt_OneStep to a real-time clock is target specific.  This example\r\n * illustrates how you do this relative to initializing the model.\r\n */\r\nint_T main(int_T argc, const char *argv[])\r\n{\r\n  /* Unused arguments */\r\n  (void)(argc);\r\n  (void)(argv);\r\n\r\n  /* Initialize model */\r\n  stateflow_FMU_test_shrd_lib_initialize();\r\n\r\n  /* Attach rt_OneStep to a timer or interrupt service routine with\r\n   * period 0.1 seconds (the model's base sample time) here.  The\r\n   * call syntax for rt_OneStep is\r\n   *\r\n   *  rt_OneStep();\r\n   */\r\n  printf(\"Warning: The simulation will run forever. \"\r\n         \"Generated ERT main won't simulate model step behavior. \"\r\n         \"To change this behavior select the 'MAT-file logging' option.\\n\");\r\n  fflush((NULL));\r\n  while (rtmGetErrorStatus(stateflow_FMU_test_shrd_lib_M) == (NULL)) {\r\n    /*  Perform application tasks here */\r\n  }\r\n\r\n  /* Disable rt_OneStep here */\r\n  /* Terminate model */\r\n  stateflow_FMU_test_shrd_lib_terminate();\r\n  return 0;\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"stateflow_FMU_test_shrd_lib.c","type":"source","group":"model","path":"F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: stateflow_FMU_test_shrd_lib.c\r\n *\r\n * Code generated for Simulink model 'stateflow_FMU_test_shrd_lib'.\r\n *\r\n * Model version                  : 1.4\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Wed Jun  1 19:19:05 2022\r\n *\r\n * Target selection: ert_shrlib.tlc\r\n * Embedded hardware selection: Intel->x86-64 (Windows64)\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"stateflow_FMU_test_shrd_lib_capi.h\"\r\n#include \"stateflow_FMU_test_shrd_lib.h\"\r\n#include \"stateflow_FMU_test_shrd_lib_private.h\"\r\n\r\n/* Named constants for Chart: '<Root>/State Flow FMU Test' */\r\n#define stateflow_FMU_test_shr_IN_delay ((uint8_T)1U)\r\n#define stateflow_FMU_test_shr_IN_queue ((uint8_T)4U)\r\n#define stateflow_FMU_test_shr_IN_start ((uint8_T)5U)\r\n#define stateflow_FMU_test_shrd_IN_wait ((uint8_T)6U)\r\n#define stateflow_FMU_test_shrd__IN_off ((uint8_T)2U)\r\n#define stateflow_FMU_test_shrd_l_IN_on ((uint8_T)3U)\r\n\r\n/* Block states (default storage) */\r\nDW_stateflow_FMU_test_shrd_li_T stateflow_FMU_test_shrd_lib_DW;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nExtU_stateflow_FMU_test_shrd__T stateflow_FMU_test_shrd_lib_U;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nExtY_stateflow_FMU_test_shrd__T stateflow_FMU_test_shrd_lib_Y;\r\n\r\n/* Real-time model */\r\nstatic RT_MODEL_stateflow_FMU_test_s_T stateflow_FMU_test_shrd_lib_M_;\r\nRT_MODEL_stateflow_FMU_test_s_T *const stateflow_FMU_test_shrd_lib_M =\r\n  &stateflow_FMU_test_shrd_lib_M_;\r\n\r\n/* Model step function */\r\nvoid stateflow_FMU_test_shrd_lib_step(void)\r\n{\r\n  /* Chart: '<Root>/State Flow FMU Test' incorporates:\r\n   *  Inport: '<Root>/delayCode'\r\n   *  Inport: '<Root>/offCode'\r\n   *  Inport: '<Root>/onCode'\r\n   *  Inport: '<Root>/queueCode'\r\n   *  Inport: '<Root>/startCode'\r\n   *  Inport: '<Root>/waitCode'\r\n   */\r\n  /* Gateway: State Flow FMU Test */\r\n  /* During: State Flow FMU Test */\r\n  if (stateflow_FMU_test_shrd_lib_DW.is_active_c3_stateflow_FMU_test == 0U) {\r\n    /* Entry: State Flow FMU Test */\r\n    stateflow_FMU_test_shrd_lib_DW.is_active_c3_stateflow_FMU_test = 1U;\r\n\r\n    /* Entry Internal: State Flow FMU Test */\r\n    /* Transition: '<S1>:2' */\r\n    stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n      stateflow_FMU_test_shr_IN_start;\r\n\r\n    /* Outport: '<Root>/startState' */\r\n    /* Entry 'start': '<S1>:1' */\r\n    stateflow_FMU_test_shrd_lib_Y.startState = 1.0;\r\n\r\n    /* Outport: '<Root>/delayState' */\r\n    stateflow_FMU_test_shrd_lib_Y.delayState = 1.0;\r\n  } else {\r\n    switch (stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l) {\r\n     case stateflow_FMU_test_shr_IN_delay:\r\n      /* During 'delay': '<S1>:6' */\r\n      if (stateflow_FMU_test_shrd_lib_U.delayCode == 0.0) {\r\n        /* Transition: '<S1>:16' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shrd_IN_wait;\r\n\r\n        /* Outport: '<Root>/waitState' */\r\n        /* Entry 'wait': '<S1>:5' */\r\n        stateflow_FMU_test_shrd_lib_Y.waitState = 1.0;\r\n      } else if (stateflow_FMU_test_shrd_lib_U.queueCode == 1.0) {\r\n        /* Transition: '<S1>:18' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shr_IN_queue;\r\n\r\n        /* Entry 'queue': '<S1>:7' */\r\n      }\r\n      break;\r\n\r\n     case stateflow_FMU_test_shrd__IN_off:\r\n      /* During 'off': '<S1>:4' */\r\n      if ((stateflow_FMU_test_shrd_lib_U.startCode == 0.0) &&\r\n          (stateflow_FMU_test_shrd_lib_U.offCode == 0.0)) {\r\n        /* Transition: '<S1>:12' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shr_IN_start;\r\n\r\n        /* Outport: '<Root>/startState' */\r\n        /* Entry 'start': '<S1>:1' */\r\n        stateflow_FMU_test_shrd_lib_Y.startState = 1.0;\r\n\r\n        /* Outport: '<Root>/delayState' */\r\n        stateflow_FMU_test_shrd_lib_Y.delayState = 1.0;\r\n      } else if (stateflow_FMU_test_shrd_lib_U.onCode == 1.0) {\r\n        /* Transition: '<S1>:22' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shrd_l_IN_on;\r\n\r\n        /* Outport: '<Root>/onState' */\r\n        /* Entry 'on': '<S1>:3' */\r\n        stateflow_FMU_test_shrd_lib_Y.onState = 1.0;\r\n      }\r\n      break;\r\n\r\n     case stateflow_FMU_test_shrd_l_IN_on:\r\n      /* During 'on': '<S1>:3' */\r\n      if ((stateflow_FMU_test_shrd_lib_U.waitCode == 1.0) &&\r\n          (stateflow_FMU_test_shrd_lib_U.onCode == 1.0)) {\r\n        /* Transition: '<S1>:10' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shrd_IN_wait;\r\n\r\n        /* Outport: '<Root>/waitState' */\r\n        /* Entry 'wait': '<S1>:5' */\r\n        stateflow_FMU_test_shrd_lib_Y.waitState = 1.0;\r\n      } else if (stateflow_FMU_test_shrd_lib_U.offCode == 1.0) {\r\n        /* Transition: '<S1>:21' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shrd__IN_off;\r\n\r\n        /* Entry 'off': '<S1>:4' */\r\n      } else {\r\n        /* Outport: '<Root>/onState' */\r\n        stateflow_FMU_test_shrd_lib_Y.onState = 1.0;\r\n      }\r\n      break;\r\n\r\n     case stateflow_FMU_test_shr_IN_queue:\r\n      /* During 'queue': '<S1>:7' */\r\n      if (stateflow_FMU_test_shrd_lib_U.queueCode == 1.0) {\r\n        /* Transition: '<S1>:19' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shr_IN_delay;\r\n\r\n        /* Entry 'delay': '<S1>:6' */\r\n      } else if (stateflow_FMU_test_shrd_lib_U.offCode == 1.0) {\r\n        /* Transition: '<S1>:23' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shrd__IN_off;\r\n\r\n        /* Entry 'off': '<S1>:4' */\r\n      }\r\n      break;\r\n\r\n     case stateflow_FMU_test_shr_IN_start:\r\n      /* During 'start': '<S1>:1' */\r\n      if ((stateflow_FMU_test_shrd_lib_U.startCode == 1.0) &&\r\n          (stateflow_FMU_test_shrd_lib_U.onCode == 1.0)) {\r\n        /* Transition: '<S1>:8' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shrd_l_IN_on;\r\n\r\n        /* Outport: '<Root>/onState' */\r\n        /* Entry 'on': '<S1>:3' */\r\n        stateflow_FMU_test_shrd_lib_Y.onState = 1.0;\r\n      } else if ((stateflow_FMU_test_shrd_lib_U.offCode == 1.0) &&\r\n                 (stateflow_FMU_test_shrd_lib_U.startCode == 0.0)) {\r\n        /* Transition: '<S1>:17' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shrd__IN_off;\r\n\r\n        /* Entry 'off': '<S1>:4' */\r\n      } else {\r\n        /* Outport: '<Root>/startState' */\r\n        stateflow_FMU_test_shrd_lib_Y.startState = 1.0;\r\n\r\n        /* Outport: '<Root>/delayState' */\r\n        stateflow_FMU_test_shrd_lib_Y.delayState = 1.0;\r\n      }\r\n      break;\r\n\r\n     default:\r\n      /* During 'wait': '<S1>:5' */\r\n      if ((stateflow_FMU_test_shrd_lib_U.waitCode == 1.0) &&\r\n          (stateflow_FMU_test_shrd_lib_U.onCode == 0.0)) {\r\n        /* Transition: '<S1>:11' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shrd_l_IN_on;\r\n\r\n        /* Outport: '<Root>/onState' */\r\n        /* Entry 'on': '<S1>:3' */\r\n        stateflow_FMU_test_shrd_lib_Y.onState = 1.0;\r\n      } else if (stateflow_FMU_test_shrd_lib_U.delayCode == 1.0) {\r\n        /* Transition: '<S1>:13' */\r\n        stateflow_FMU_test_shrd_lib_DW.is_c3_stateflow_FMU_test_shrd_l =\r\n          stateflow_FMU_test_shr_IN_delay;\r\n\r\n        /* Entry 'delay': '<S1>:6' */\r\n      } else {\r\n        /* Outport: '<Root>/waitState' */\r\n        stateflow_FMU_test_shrd_lib_Y.waitState = 1.0;\r\n      }\r\n      break;\r\n    }\r\n  }\r\n\r\n  /* End of Chart: '<Root>/State Flow FMU Test' */\r\n}\r\n\r\n/* Model initialize function */\r\nvoid stateflow_FMU_test_shrd_lib_initialize(void)\r\n{\r\n  /* Registration code */\r\n\r\n  /* Initialize DataMapInfo substructure containing ModelMap for C API */\r\n  stateflow_FMU_test_shrd_lib_InitializeDataMapInfo();\r\n}\r\n\r\n/* Model terminate function */\r\nvoid stateflow_FMU_test_shrd_lib_terminate(void)\r\n{\r\n  /* (no terminate code required) */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"stateflow_FMU_test_shrd_lib.h","type":"header","group":"model","path":"F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: stateflow_FMU_test_shrd_lib.h\r\n *\r\n * Code generated for Simulink model 'stateflow_FMU_test_shrd_lib'.\r\n *\r\n * Model version                  : 1.4\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Wed Jun  1 19:19:05 2022\r\n *\r\n * Target selection: ert_shrlib.tlc\r\n * Embedded hardware selection: Intel->x86-64 (Windows64)\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_stateflow_FMU_test_shrd_lib_h_\r\n#define RTW_HEADER_stateflow_FMU_test_shrd_lib_h_\r\n#include \"rtw_modelmap.h\"\r\n#ifndef stateflow_FMU_test_shrd_lib_COMMON_INCLUDES_\r\n#define stateflow_FMU_test_shrd_lib_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#endif                        /* stateflow_FMU_test_shrd_lib_COMMON_INCLUDES_ */\r\n\r\n#include \"stateflow_FMU_test_shrd_lib_types.h\"\r\n\r\n/* Macros for accessing real-time model data structure */\r\n#ifndef rtmGetDataMapInfo\r\n#define rtmGetDataMapInfo(rtm)         ((rtm)->DataMapInfo)\r\n#endif\r\n\r\n#ifndef rtmSetDataMapInfo\r\n#define rtmSetDataMapInfo(rtm, val)    ((rtm)->DataMapInfo = (val))\r\n#endif\r\n\r\n#ifndef rtmGetErrorStatus\r\n#define rtmGetErrorStatus(rtm)         ((rtm)->errorStatus)\r\n#endif\r\n\r\n#ifndef rtmSetErrorStatus\r\n#define rtmSetErrorStatus(rtm, val)    ((rtm)->errorStatus = (val))\r\n#endif\r\n\r\n/* Block states (default storage) for system '<Root>' */\r\ntypedef struct {\r\n  uint8_T is_active_c3_stateflow_FMU_test;/* '<Root>/State Flow FMU Test' */\r\n  uint8_T is_c3_stateflow_FMU_test_shrd_l;/* '<Root>/State Flow FMU Test' */\r\n} DW_stateflow_FMU_test_shrd_li_T;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\ntypedef struct {\r\n  real_T delayCode;                    /* '<Root>/delayCode' */\r\n  real_T offCode;                      /* '<Root>/offCode' */\r\n  real_T onCode;                       /* '<Root>/onCode' */\r\n  real_T queueCode;                    /* '<Root>/queueCode' */\r\n  real_T waitCode;                     /* '<Root>/waitCode' */\r\n  real_T startCode;                    /* '<Root>/startCode' */\r\n} ExtU_stateflow_FMU_test_shrd__T;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\ntypedef struct {\r\n  real_T waitState;                    /* '<Root>/waitState' */\r\n  real_T onState;                      /* '<Root>/onState' */\r\n  real_T offState;                     /* '<Root>/offState' */\r\n  real_T delayState;                   /* '<Root>/delayState' */\r\n  real_T queueState;                   /* '<Root>/queueState' */\r\n  real_T startState;                   /* '<Root>/startState' */\r\n} ExtY_stateflow_FMU_test_shrd__T;\r\n\r\n/* Real-time Model Data Structure */\r\nstruct tag_RTM_stateflow_FMU_test_sh_T {\r\n  const char_T * volatile errorStatus;\r\n\r\n  /*\r\n   * DataMapInfo:\r\n   * The following substructure contains information regarding\r\n   * structures generated in the model's C API.\r\n   */\r\n  struct {\r\n    rtwCAPI_ModelMappingInfo mmi;\r\n  } DataMapInfo;\r\n};\r\n\r\n/* Block states (default storage) */\r\nextern DW_stateflow_FMU_test_shrd_li_T stateflow_FMU_test_shrd_lib_DW;\r\n\r\n/* External inputs (root inport signals with default storage) */\r\nextern ExtU_stateflow_FMU_test_shrd__T stateflow_FMU_test_shrd_lib_U;\r\n\r\n/* External outputs (root outports fed by signals with default storage) */\r\nextern ExtY_stateflow_FMU_test_shrd__T stateflow_FMU_test_shrd_lib_Y;\r\n\r\n/* Model entry point functions */\r\nextern void stateflow_FMU_test_shrd_lib_initialize(void);\r\nextern void stateflow_FMU_test_shrd_lib_step(void);\r\nextern void stateflow_FMU_test_shrd_lib_terminate(void);\r\n\r\n/* Function to get C API Model Mapping Static Info */\r\nextern const rtwCAPI_ModelMappingStaticInfo*\r\n  stateflow_FMU_test_shrd_lib_GetCAPIStaticMap(void);\r\n\r\n/* Real-time Model object */\r\nextern RT_MODEL_stateflow_FMU_test_s_T *const stateflow_FMU_test_shrd_lib_M;\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Use the MATLAB hilite_system command to trace the generated code back\r\n * to the model.  For example,\r\n *\r\n * hilite_system('<S3>')    - opens system 3\r\n * hilite_system('<S3>/Kp') - opens and selects block Kp which resides in S3\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'stateflow_FMU_test_shrd_lib'\r\n * '<S1>'   : 'stateflow_FMU_test_shrd_lib/State Flow FMU Test'\r\n */\r\n#endif                           /* RTW_HEADER_stateflow_FMU_test_shrd_lib_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"stateflow_FMU_test_shrd_lib_private.h","type":"header","group":"model","path":"F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: stateflow_FMU_test_shrd_lib_private.h\r\n *\r\n * Code generated for Simulink model 'stateflow_FMU_test_shrd_lib'.\r\n *\r\n * Model version                  : 1.4\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Wed Jun  1 19:19:05 2022\r\n *\r\n * Target selection: ert_shrlib.tlc\r\n * Embedded hardware selection: Intel->x86-64 (Windows64)\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_stateflow_FMU_test_shrd_lib_private_h_\r\n#define RTW_HEADER_stateflow_FMU_test_shrd_lib_private_h_\r\n#include \"rtwtypes.h\"\r\n#include \"builtin_typeid_types.h\"\r\n#endif                   /* RTW_HEADER_stateflow_FMU_test_shrd_lib_private_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"stateflow_FMU_test_shrd_lib_types.h","type":"header","group":"model","path":"F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: stateflow_FMU_test_shrd_lib_types.h\r\n *\r\n * Code generated for Simulink model 'stateflow_FMU_test_shrd_lib'.\r\n *\r\n * Model version                  : 1.4\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Wed Jun  1 19:19:05 2022\r\n *\r\n * Target selection: ert_shrlib.tlc\r\n * Embedded hardware selection: Intel->x86-64 (Windows64)\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_stateflow_FMU_test_shrd_lib_types_h_\r\n#define RTW_HEADER_stateflow_FMU_test_shrd_lib_types_h_\r\n\r\n/* Model Code Variants */\r\n\r\n/* Forward declaration for rtModel */\r\ntypedef struct tag_RTM_stateflow_FMU_test_sh_T RT_MODEL_stateflow_FMU_test_s_T;\r\n\r\n#endif                     /* RTW_HEADER_stateflow_FMU_test_shrd_lib_types_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"builtin_typeid_types.h","type":"header","group":"utility","path":"F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw","tag":"","groupDisplay":"Utility files","code":"/*\r\n * File: builtin_typeid_types.h\r\n *\r\n * Code generated for Simulink model 'stateflow_FMU_test_shrd_lib'.\r\n *\r\n * Model version                  : 1.4\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Wed Jun  1 19:19:05 2022\r\n *\r\n * Target selection: ert_shrlib.tlc\r\n * Embedded hardware selection: Intel->x86-64 (Windows64)\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef BUILTIN_TYPEID_TYPES_H\r\n#define BUILTIN_TYPEID_TYPES_H\r\n#include \"rtwtypes.h\"\r\n#ifndef BUILTIN_TYPEID_TYPES\r\n#define BUILTIN_TYPEID_TYPES\r\n\r\n/* Enumeration of built-in data types */\r\ntypedef enum {\r\n  SS_DOUBLE = 0,                       /* real_T    */\r\n  SS_SINGLE = 1,                       /* real32_T  */\r\n  SS_INT8 = 2,                         /* int8_T    */\r\n  SS_UINT8 = 3,                        /* uint8_T   */\r\n  SS_INT16 = 4,                        /* int16_T   */\r\n  SS_UINT16 = 5,                       /* uint16_T  */\r\n  SS_INT32 = 6,                        /* int32_T   */\r\n  SS_UINT32 = 7,                       /* uint32_T  */\r\n  SS_BOOLEAN = 8                       /* boolean_T */\r\n} BuiltInDTypeId;\r\n\r\n#define SS_NUM_BUILT_IN_DTYPE          ((int_T)SS_BOOLEAN+1)\r\n\r\n/* Enumeration for MAT-file logging code */\r\ntypedef int_T DTypeId;\r\n\r\n#endif                                 /* BUILTIN_TYPEID_TYPES */\r\n#endif                                 /* BUILTIN_TYPEID_TYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw","tag":"","groupDisplay":"Utility files","code":"/*\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'stateflow_FMU_test_shrd_lib'.\r\n *\r\n * Model version                  : 1.4\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Wed Jun  1 19:19:05 2022\r\n *\r\n * Target selection: ert_shrlib.tlc\r\n * Embedded hardware selection: Intel->x86-64 (Windows64)\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: MATLAB Host\r\n *   Number of bits:     char:   8    short:   16    int:  32\r\n *                       long:  32    long long:  64\r\n *                       native word size:  64\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *   real32_T, real64_T           - 32 and 64 bit floating point numbers *\r\n *=======================================================================*/\r\ntypedef signed char int8_T;\r\ntypedef unsigned char uint8_T;\r\ntypedef short int16_T;\r\ntypedef unsigned short uint16_T;\r\ntypedef int int32_T;\r\ntypedef unsigned int uint32_T;\r\ntypedef long long int64_T;\r\ntypedef unsigned long long uint64_T;\r\ntypedef float real32_T;\r\ntypedef double real64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           real_T, time_T, ulong_T, ulonglong_T.           *\r\n *===========================================================================*/\r\ntypedef double real_T;\r\ntypedef double time_T;\r\ntypedef unsigned char boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef unsigned long long ulonglong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*===========================================================================*\r\n * Complex number type definitions                                           *\r\n *===========================================================================*/\r\n#define CREAL_T\r\n\r\ntypedef struct {\r\n  real32_T re;\r\n  real32_T im;\r\n} creal32_T;\r\n\r\ntypedef struct {\r\n  real64_T re;\r\n  real64_T im;\r\n} creal64_T;\r\n\r\ntypedef struct {\r\n  real_T re;\r\n  real_T im;\r\n} creal_T;\r\n\r\n#define CINT8_T\r\n\r\ntypedef struct {\r\n  int8_T re;\r\n  int8_T im;\r\n} cint8_T;\r\n\r\n#define CUINT8_T\r\n\r\ntypedef struct {\r\n  uint8_T re;\r\n  uint8_T im;\r\n} cuint8_T;\r\n\r\n#define CINT16_T\r\n\r\ntypedef struct {\r\n  int16_T re;\r\n  int16_T im;\r\n} cint16_T;\r\n\r\n#define CUINT16_T\r\n\r\ntypedef struct {\r\n  uint16_T re;\r\n  uint16_T im;\r\n} cuint16_T;\r\n\r\n#define CINT32_T\r\n\r\ntypedef struct {\r\n  int32_T re;\r\n  int32_T im;\r\n} cint32_T;\r\n\r\n#define CUINT32_T\r\n\r\ntypedef struct {\r\n  uint32_T re;\r\n  uint32_T im;\r\n} cuint32_T;\r\n\r\n#define CINT64_T\r\n\r\ntypedef struct {\r\n  int64_T re;\r\n  int64_T im;\r\n} cint64_T;\r\n\r\n#define CUINT64_T\r\n\r\ntypedef struct {\r\n  uint64_T re;\r\n  uint64_T im;\r\n} cuint64_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647-1))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFU))\r\n#define MAX_int64_T                    ((int64_T)(9223372036854775807LL))\r\n#define MIN_int64_T                    ((int64_T)(-9223372036854775807LL-1LL))\r\n#define MAX_uint64_T                   ((uint64_T)(0xFFFFFFFFFFFFFFFFULL))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"stateflow_FMU_test_shrd_lib_capi.c","type":"source","group":"interface","path":"F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw","tag":"","groupDisplay":"Interface files","code":"/*\r\n * File: stateflow_FMU_test_shrd_lib_capi.c\r\n *\r\n * Code generated for Simulink model 'stateflow_FMU_test_shrd_lib'.\r\n *\r\n * Model version                  : 1.4\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Wed Jun  1 19:19:05 2022\r\n *\r\n * Target selection: ert_shrlib.tlc\r\n * Embedded hardware selection: Intel->x86-64 (Windows64)\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include <stddef.h>\r\n#include \"rtw_capi.h\"\r\n#ifdef HOST_CAPI_BUILD\r\n#include \"stateflow_FMU_test_shrd_lib_capi_host.h\"\r\n#define sizeof(s)                      ((size_t)(0xFFFF))\r\n#undef rt_offsetof\r\n#define rt_offsetof(s,el)              ((uint16_T)(0xFFFF))\r\n#define TARGET_CONST\r\n#define TARGET_STRING(s)               (s)\r\n#else                                  /* HOST_CAPI_BUILD */\r\n#include \"builtin_typeid_types.h\"\r\n#include \"stateflow_FMU_test_shrd_lib.h\"\r\n#include \"stateflow_FMU_test_shrd_lib_capi.h\"\r\n#include \"stateflow_FMU_test_shrd_lib_private.h\"\r\n#ifdef LIGHT_WEIGHT_CAPI\r\n#define TARGET_CONST\r\n#define TARGET_STRING(s)               ((NULL))\r\n#else\r\n#define TARGET_CONST                   const\r\n#define TARGET_STRING(s)               (s)\r\n#endif\r\n#endif                                 /* HOST_CAPI_BUILD */\r\n\r\n/* Block output signal information */\r\nstatic const rtwCAPI_Signals rtBlockSignals[] = {\r\n  /* addrMapIndex, sysNum, blockPath,\r\n   * signalName, portNumber, dataTypeIndex, dimIndex, fxpIndex, sTimeIndex\r\n   */\r\n  {\r\n    0, 0, (NULL), (NULL), 0, 0, 0, 0, 0\r\n  }\r\n};\r\n\r\n/* Individual block tuning is not valid when inline parameters is *\r\n * selected. An empty map is produced to provide a consistent     *\r\n * interface independent  of inlining parameters.                 *\r\n */\r\nstatic const rtwCAPI_BlockParameters rtBlockParameters[] = {\r\n  /* addrMapIndex, blockPath,\r\n   * paramName, dataTypeIndex, dimIndex, fixPtIdx\r\n   */\r\n  {\r\n    0, (NULL), (NULL), 0, 0, 0\r\n  }\r\n};\r\n\r\n/* Block states information */\r\nstatic const rtwCAPI_States rtBlockStates[] = {\r\n  /* addrMapIndex, contStateStartIndex, blockPath,\r\n   * stateName, pathAlias, dWorkIndex, dataTypeIndex, dimIndex,\r\n   * fixPtIdx, sTimeIndex, isContinuous, hierInfoIdx, flatElemIdx\r\n   */\r\n  {\r\n    0, -1, (NULL), (NULL), (NULL), 0, 0, 0, 0, 0, 0, -1, 0\r\n  }\r\n};\r\n\r\n/* Root Inputs information */\r\nstatic const rtwCAPI_Signals rtRootInputs[] = {\r\n  /* addrMapIndex, sysNum, blockPath,\r\n   * signalName, portNumber, dataTypeIndex, dimIndex, fxpIndex, sTimeIndex\r\n   */\r\n  { 0, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/delayCode\"),\r\n    TARGET_STRING(\"\"), 1, 0, 0, 0, 0 },\r\n\r\n  { 1, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/offCode\"),\r\n    TARGET_STRING(\"\"), 2, 0, 0, 0, 0 },\r\n\r\n  { 2, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/onCode\"),\r\n    TARGET_STRING(\"\"), 3, 0, 0, 0, 0 },\r\n\r\n  { 3, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/queueCode\"),\r\n    TARGET_STRING(\"\"), 4, 0, 0, 0, 0 },\r\n\r\n  { 4, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/waitCode\"),\r\n    TARGET_STRING(\"\"), 5, 0, 0, 0, 0 },\r\n\r\n  { 5, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/startCode\"),\r\n    TARGET_STRING(\"\"), 6, 0, 0, 0, 0 },\r\n\r\n  {\r\n    0, 0, (NULL), (NULL), 0, 0, 0, 0, 0\r\n  }\r\n};\r\n\r\n/* Root Outputs information */\r\nstatic const rtwCAPI_Signals rtRootOutputs[] = {\r\n  /* addrMapIndex, sysNum, blockPath,\r\n   * signalName, portNumber, dataTypeIndex, dimIndex, fxpIndex, sTimeIndex\r\n   */\r\n  { 6, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/waitState\"),\r\n    TARGET_STRING(\"\"), 1, 0, 0, 0, 0 },\r\n\r\n  { 7, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/onState\"),\r\n    TARGET_STRING(\"\"), 2, 0, 0, 0, 0 },\r\n\r\n  { 8, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/offState\"),\r\n    TARGET_STRING(\"\"), 3, 0, 0, 0, 0 },\r\n\r\n  { 9, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/delayState\"),\r\n    TARGET_STRING(\"\"), 4, 0, 0, 0, 0 },\r\n\r\n  { 10, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/queueState\"),\r\n    TARGET_STRING(\"\"), 5, 0, 0, 0, 0 },\r\n\r\n  { 11, 0, TARGET_STRING(\"stateflow_FMU_test_shrd_lib/startState\"),\r\n    TARGET_STRING(\"\"), 6, 0, 0, 0, 0 },\r\n\r\n  {\r\n    0, 0, (NULL), (NULL), 0, 0, 0, 0, 0\r\n  }\r\n};\r\n\r\n/* Tunable variable parameters */\r\nstatic const rtwCAPI_ModelParameters rtModelParameters[] = {\r\n  /* addrMapIndex, varName, dataTypeIndex, dimIndex, fixPtIndex */\r\n  { 0, (NULL), 0, 0, 0 }\r\n};\r\n\r\n#ifndef HOST_CAPI_BUILD\r\n\r\n/* Declare Data Addresses statically */\r\nstatic void* rtDataAddrMap[] = {\r\n  &stateflow_FMU_test_shrd_lib_U.delayCode,/* 0: Root Input */\r\n  &stateflow_FMU_test_shrd_lib_U.offCode,/* 1: Root Input */\r\n  &stateflow_FMU_test_shrd_lib_U.onCode,/* 2: Root Input */\r\n  &stateflow_FMU_test_shrd_lib_U.queueCode,/* 3: Root Input */\r\n  &stateflow_FMU_test_shrd_lib_U.waitCode,/* 4: Root Input */\r\n  &stateflow_FMU_test_shrd_lib_U.startCode,/* 5: Root Input */\r\n  &stateflow_FMU_test_shrd_lib_Y.waitState,/* 6: Root Output */\r\n  &stateflow_FMU_test_shrd_lib_Y.onState,/* 7: Root Output */\r\n  &stateflow_FMU_test_shrd_lib_Y.offState,/* 8: Root Output */\r\n  &stateflow_FMU_test_shrd_lib_Y.delayState,/* 9: Root Output */\r\n  &stateflow_FMU_test_shrd_lib_Y.queueState,/* 10: Root Output */\r\n  &stateflow_FMU_test_shrd_lib_Y.startState,/* 11: Root Output */\r\n};\r\n\r\n/* Declare Data Run-Time Dimension Buffer Addresses statically */\r\nstatic int32_T* rtVarDimsAddrMap[] = {\r\n  (NULL)\r\n};\r\n\r\n#endif\r\n\r\n/* Data Type Map - use dataTypeMapIndex to access this structure */\r\nstatic TARGET_CONST rtwCAPI_DataTypeMap rtDataTypeMap[] = {\r\n  /* cName, mwName, numElements, elemMapIndex, dataSize, slDataId, *\r\n   * isComplex, isPointer, enumStorageType */\r\n  { \"double\", \"real_T\", 0, 0, sizeof(real_T), (uint8_T)SS_DOUBLE, 0, 0, 0 }\r\n};\r\n\r\n#ifdef HOST_CAPI_BUILD\r\n#undef sizeof\r\n#endif\r\n\r\n/* Structure Element Map - use elemMapIndex to access this structure */\r\nstatic TARGET_CONST rtwCAPI_ElementMap rtElementMap[] = {\r\n  /* elementName, elementOffset, dataTypeIndex, dimIndex, fxpIndex */\r\n  { (NULL), 0, 0, 0, 0 },\r\n};\r\n\r\n/* Dimension Map - use dimensionMapIndex to access elements of ths structure*/\r\nstatic const rtwCAPI_DimensionMap rtDimensionMap[] = {\r\n  /* dataOrientation, dimArrayIndex, numDims, vardimsIndex */\r\n  { rtwCAPI_SCALAR, 0, 2, 0 }\r\n};\r\n\r\n/* Dimension Array- use dimArrayIndex to access elements of this array */\r\nstatic const uint_T rtDimensionArray[] = {\r\n  1,                                   /* 0 */\r\n  1                                    /* 1 */\r\n};\r\n\r\n/* C-API stores floating point values in an array. The elements of this  *\r\n * are unique. This ensures that values which are shared across the model*\r\n * are stored in the most efficient way. These values are referenced by  *\r\n *           - rtwCAPI_FixPtMap.fracSlopePtr,                            *\r\n *           - rtwCAPI_FixPtMap.biasPtr,                                 *\r\n *           - rtwCAPI_SampleTimeMap.samplePeriodPtr,                    *\r\n *           - rtwCAPI_SampleTimeMap.sampleOffsetPtr                     */\r\nstatic const real_T rtcapiStoredFloats[] = {\r\n  0.1, 0.0\r\n};\r\n\r\n/* Fixed Point Map */\r\nstatic const rtwCAPI_FixPtMap rtFixPtMap[] = {\r\n  /* fracSlopePtr, biasPtr, scaleType, wordLength, exponent, isSigned */\r\n  { (NULL), (NULL), rtwCAPI_FIX_RESERVED, 0, 0, (boolean_T)0 },\r\n};\r\n\r\n/* Sample Time Map - use sTimeIndex to access elements of ths structure */\r\nstatic const rtwCAPI_SampleTimeMap rtSampleTimeMap[] = {\r\n  /* samplePeriodPtr, sampleOffsetPtr, tid, samplingMode */\r\n  { (const void *) &rtcapiStoredFloats[0], (const void *) &rtcapiStoredFloats[1],\r\n    (int8_T)0, (uint8_T)0 }\r\n};\r\n\r\nstatic rtwCAPI_ModelMappingStaticInfo mmiStatic = {\r\n  /* Signals:{signals, numSignals,\r\n   *           rootInputs, numRootInputs,\r\n   *           rootOutputs, numRootOutputs},\r\n   * Params: {blockParameters, numBlockParameters,\r\n   *          modelParameters, numModelParameters},\r\n   * States: {states, numStates},\r\n   * Maps:   {dataTypeMap, dimensionMap, fixPtMap,\r\n   *          elementMap, sampleTimeMap, dimensionArray},\r\n   * TargetType: targetType\r\n   */\r\n  { rtBlockSignals, 0,\r\n    rtRootInputs, 6,\r\n    rtRootOutputs, 6 },\r\n\r\n  { rtBlockParameters, 0,\r\n    rtModelParameters, 0 },\r\n\r\n  { rtBlockStates, 0 },\r\n\r\n  { rtDataTypeMap, rtDimensionMap, rtFixPtMap,\r\n    rtElementMap, rtSampleTimeMap, rtDimensionArray },\r\n  \"float\",\r\n\r\n  { 1839386021U,\r\n    2497108245U,\r\n    1205072022U,\r\n    4049325793U },\r\n  (NULL), 0,\r\n  (boolean_T)0\r\n};\r\n\r\n/* Function to get C API Model Mapping Static Info */\r\nconst rtwCAPI_ModelMappingStaticInfo*\r\n  stateflow_FMU_test_shrd_lib_GetCAPIStaticMap(void)\r\n{\r\n  return &mmiStatic;\r\n}\r\n\r\n/* Cache pointers into DataMapInfo substructure of RTModel */\r\n#ifndef HOST_CAPI_BUILD\r\n\r\nvoid stateflow_FMU_test_shrd_lib_InitializeDataMapInfo(void)\r\n{\r\n  /* Set C-API version */\r\n  rtwCAPI_SetVersion(stateflow_FMU_test_shrd_lib_M->DataMapInfo.mmi, 1);\r\n\r\n  /* Cache static C-API data into the Real-time Model Data structure */\r\n  rtwCAPI_SetStaticMap(stateflow_FMU_test_shrd_lib_M->DataMapInfo.mmi,\r\n                       &mmiStatic);\r\n\r\n  /* Cache static C-API logging data into the Real-time Model Data structure */\r\n  rtwCAPI_SetLoggingStaticMap(stateflow_FMU_test_shrd_lib_M->DataMapInfo.mmi,\r\n    (NULL));\r\n\r\n  /* Cache C-API Data Addresses into the Real-Time Model Data structure */\r\n  rtwCAPI_SetDataAddressMap(stateflow_FMU_test_shrd_lib_M->DataMapInfo.mmi,\r\n    rtDataAddrMap);\r\n\r\n  /* Cache C-API Data Run-Time Dimension Buffer Addresses into the Real-Time Model Data structure */\r\n  rtwCAPI_SetVarDimsAddressMap(stateflow_FMU_test_shrd_lib_M->DataMapInfo.mmi,\r\n    rtVarDimsAddrMap);\r\n\r\n  /* Cache the instance C-API logging pointer */\r\n  rtwCAPI_SetInstanceLoggingInfo(stateflow_FMU_test_shrd_lib_M->DataMapInfo.mmi,\r\n    (NULL));\r\n\r\n  /* Set reference to submodels */\r\n  rtwCAPI_SetChildMMIArray(stateflow_FMU_test_shrd_lib_M->DataMapInfo.mmi, (NULL));\r\n  rtwCAPI_SetChildMMIArrayLen(stateflow_FMU_test_shrd_lib_M->DataMapInfo.mmi, 0);\r\n}\r\n\r\n#else                                  /* HOST_CAPI_BUILD */\r\n#ifdef __cplusplus\r\n\r\nextern \"C\" {\r\n\r\n#endif\r\n\r\n  void stateflow_FMU_test_shrd_lib_host_InitializeDataMapInfo\r\n    (stateflow_FMU_test_shrd_lib_host_DataMapInfo_T *dataMap, const char *path)\r\n  {\r\n    /* Set C-API version */\r\n    rtwCAPI_SetVersion(dataMap->mmi, 1);\r\n\r\n    /* Cache static C-API data into the Real-time Model Data structure */\r\n    rtwCAPI_SetStaticMap(dataMap->mmi, &mmiStatic);\r\n\r\n    /* host data address map is NULL */\r\n    rtwCAPI_SetDataAddressMap(dataMap->mmi, (NULL));\r\n\r\n    /* host vardims address map is NULL */\r\n    rtwCAPI_SetVarDimsAddressMap(dataMap->mmi, (NULL));\r\n\r\n    /* Set Instance specific path */\r\n    rtwCAPI_SetPath(dataMap->mmi, path);\r\n    rtwCAPI_SetFullPath(dataMap->mmi, (NULL));\r\n\r\n    /* Set reference to submodels */\r\n    rtwCAPI_SetChildMMIArray(dataMap->mmi, (NULL));\r\n    rtwCAPI_SetChildMMIArrayLen(dataMap->mmi, 0);\r\n  }\r\n\r\n#ifdef __cplusplus\r\n\r\n}\r\n#endif\r\n#endif                                 /* HOST_CAPI_BUILD */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"stateflow_FMU_test_shrd_lib_capi.h","type":"header","group":"interface","path":"F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw","tag":"","groupDisplay":"Interface files","code":"/*\r\n * File: stateflow_FMU_test_shrd_lib_capi.h\r\n *\r\n * Code generated for Simulink model 'stateflow_FMU_test_shrd_lib'.\r\n *\r\n * Model version                  : 1.4\r\n * Simulink Coder version         : 9.6 (R2021b) 14-May-2021\r\n * C/C++ source code generated on : Wed Jun  1 19:19:05 2022\r\n *\r\n * Target selection: ert_shrlib.tlc\r\n * Embedded hardware selection: Intel->x86-64 (Windows64)\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_stateflow_FMU_test_shrd_lib_capi_h_\r\n#define RTW_HEADER_stateflow_FMU_test_shrd_lib_capi_h_\r\n#include \"stateflow_FMU_test_shrd_lib.h\"\r\n\r\nextern void stateflow_FMU_test_shrd_lib_InitializeDataMapInfo(void);\r\n\r\n#endif                      /* RTW_HEADER_stateflow_FMU_test_shrd_lib_capi_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"stateflow_FMU_test_shrd_lib_capi_host.h","type":"header","group":"other","path":"F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw","tag":"","groupDisplay":"Other files","code":"#ifndef RTW_HEADER_stateflow_FMU_test_shrd_lib_cap_host_h__\r\n#define RTW_HEADER_stateflow_FMU_test_shrd_lib_cap_host_h__\r\n#ifdef HOST_CAPI_BUILD\r\n#include \"rtw_capi.h\"\r\n#include \"rtw_modelmap.h\"\r\n\r\ntypedef struct {\r\n  rtwCAPI_ModelMappingInfo mmi;\r\n} stateflow_FMU_test_shrd_lib_host_DataMapInfo_T;\r\n\r\n#ifdef __cplusplus\r\n\r\nextern \"C\" {\r\n\r\n#endif\r\n\r\n  void stateflow_FMU_test_shrd_lib_host_InitializeDataMapInfo\r\n    (stateflow_FMU_test_shrd_lib_host_DataMapInfo_T *dataMap, const char *path);\r\n\r\n#ifdef __cplusplus\r\n\r\n}\r\n#endif\r\n#endif                                 /* HOST_CAPI_BUILD */\r\n#endif                 /* RTW_HEADER_stateflow_FMU_test_shrd_lib_cap_host_h__ */\r\n\r\n/* EOF: stateflow_FMU_test_shrd_lib_capi_host.h */\r\n"}],"cm":{"GlobalVarInfo":[{"Name":"stateflow_FMU_test_shrd_lib.c:stateflow_FMU_test_shrd_lib_M_","Size":96,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib.c"],"IsStatic":true,"IsBitField":false,"IsExported":true,"UseCount":0,"Members":[{"Name":"errorStatus","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"DataMapInfo","File":3,"Size":88,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":{"Name":"mmi","File":3,"Size":88,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"versionNum","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"staticMap","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"Signals","File":4,"Size":48,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"signals","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"addrMapIndex","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"sysNum","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"blockPath","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"signalName","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"portNumber","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dataTypeIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dimIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"fxpIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"sTimeIndex","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"numSignals","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"rootInputs","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"addrMapIndex","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"sysNum","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"blockPath","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"signalName","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"portNumber","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dataTypeIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dimIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"fxpIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"sTimeIndex","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"numRootInputs","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"rootOutputs","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"addrMapIndex","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"sysNum","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"blockPath","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"signalName","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"portNumber","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dataTypeIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dimIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"fxpIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"sTimeIndex","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"numRootOutputs","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"Params","File":4,"Size":32,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"blockParameters","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"addrMapIndex","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"blockPath","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"paramName","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dataTypeIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dimIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"fxpIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"numBlockParameters","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"modelParameters","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"addrMapIndex","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"varName","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dataTypeIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dimIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"fxpIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"numModelParameters","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"States","File":4,"Size":16,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"states","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"addrMapIndex","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"contStateStartIndex","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"blockPath","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"stateName","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"pathAlias","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dWorkIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dataTypeIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dimIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"fxpIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"sTimeIndex","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"isContinuous","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"hierInfoIdx","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"flatElemIdx","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"numStates","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"Maps","File":4,"Size":48,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"dataTypeMap","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"cDataName","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"mwDataName","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"numElements","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"elemMapIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dataSize","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"slDataId","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"isComplex","File":35,"Size":1,"IsStatic":false,"IsBitField":true,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"isPointer","File":35,"Size":1,"IsStatic":false,"IsBitField":true,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"enumStorageType","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"dimensionMap","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"orientation","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dimArrayIndex","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"numDims","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"vardimsIndex","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"fixPtMap","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"fracSlopePtr","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"biasPtr","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"scaleType","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"wordLength","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"exponent","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"isSigned","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"elementMap","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"elementName","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"elementOffset","File":35,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dataTypeIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dimIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"fxpIndex","File":35,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"sampleTimeMap","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"samplePeriodPtr","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"sampleOffsetPtr","File":35,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"tid","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"samplingMode","File":35,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"dimensionArray","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"targetType","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"modelChecksum","File":4,"Size":16,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"staticLogInfo","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"numSystems","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"contextSystems","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"logInfo","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"sigIdx","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"startIdx","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"blockPath","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"portIdx","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"parentSysNum","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"numBusSignals","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"busSignals","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"signalName","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"blockPath","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"portIdx","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"numElements","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"elements","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"index","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"type","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"hierInfoTable","File":36,"Size":24,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"numSignals","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"infoTable","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"signalName","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"numChildren","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"childStartIdx","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"childIndexTable","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"numChartSignals","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"chartSignals","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"signalName","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"blockPath","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"loggingName","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"maxPoints","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"decimation","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"useCustomName","File":36,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"rtpSize","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"isProtectedModel","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"InstanceMap","File":4,"Size":72,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"path","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"fullPath","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"dataAddrMap","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"childMMIArray","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"childMMIArrayLen","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"contStateStartIndex","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"instanceLogInfo","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[{"Name":"systemRan","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"systemTid","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"globalTIDMap","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"vardimsAddrMap","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"rtpAddress","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"RTWLoggingPtrs","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]}],"UseInFunctions":[]}],"UseInFunctions":[]},"UseInFunctions":[]}],"UseInFunctions":[]},{"Name":"stateflow_FMU_test_shrd_lib_DW","Size":2,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib.c"],"IsStatic":false,"IsBitField":false,"IsExported":true,"UseCount":16,"Members":[{"Name":"is_active_c3_stateflow_FMU_test","File":3,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":2}},{"Name":"is_c3_stateflow_FMU_test_shrd_l","File":3,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":14,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":14}}],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":16}},{"Name":"stateflow_FMU_test_shrd_lib_U","Size":48,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib.c"],"IsStatic":false,"IsBitField":false,"IsExported":true,"UseCount":17,"Members":[{"Name":"delayCode","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":2}},{"Name":"offCode","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":4,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":4}},{"Name":"onCode","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":4,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":4}},{"Name":"queueCode","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":2}},{"Name":"waitCode","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":2}},{"Name":"startCode","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":3,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":3}}],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":17}},{"Name":"stateflow_FMU_test_shrd_lib_Y","Size":48,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib.c"],"IsStatic":false,"IsBitField":false,"IsExported":true,"UseCount":13,"Members":[{"Name":"waitState","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":3,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":3}},{"Name":"onState","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":4,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":4}},{"Name":"offState","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"delayState","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":3,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":3}},{"Name":"queueState","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":0,"Members":[],"UseInFunctions":[]},{"Name":"startState","File":3,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":3,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":3}}],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_step","UseCount":13}},{"Name":"stateflow_FMU_test_shrd_lib_capi.c:mmiStatic","Size":184,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib_capi.c"],"IsStatic":true,"IsBitField":false,"IsExported":true,"UseCount":2,"Members":[{"Name":"Signals","File":8,"Size":48,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"signals","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"addrMapIndex","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"sysNum","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"blockPath","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"signalName","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"portNumber","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dataTypeIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dimIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"fxpIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"sTimeIndex","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numSignals","File":8,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"rootInputs","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"addrMapIndex","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"sysNum","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"blockPath","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"signalName","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"portNumber","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dataTypeIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dimIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"fxpIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"sTimeIndex","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numRootInputs","File":8,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"rootOutputs","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"addrMapIndex","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"sysNum","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"blockPath","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"signalName","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"portNumber","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dataTypeIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dimIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"fxpIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"sTimeIndex","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numRootOutputs","File":8,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"Params","File":8,"Size":32,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"blockParameters","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"addrMapIndex","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"blockPath","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"paramName","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dataTypeIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dimIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"fxpIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numBlockParameters","File":8,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"modelParameters","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"addrMapIndex","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"varName","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dataTypeIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dimIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"fxpIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numModelParameters","File":8,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"States","File":8,"Size":16,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"states","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"addrMapIndex","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"contStateStartIndex","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"blockPath","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"stateName","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"pathAlias","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dWorkIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dataTypeIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dimIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"fxpIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"sTimeIndex","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"isContinuous","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"hierInfoIdx","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"flatElemIdx","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numStates","File":8,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"Maps","File":8,"Size":48,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"dataTypeMap","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"cDataName","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"mwDataName","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numElements","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"elemMapIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dataSize","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"slDataId","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"isComplex","File":4,"Size":1,"IsStatic":false,"IsBitField":true,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"isPointer","File":4,"Size":1,"IsStatic":false,"IsBitField":true,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"enumStorageType","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dimensionMap","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"orientation","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dimArrayIndex","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numDims","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"vardimsIndex","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"fixPtMap","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"fracSlopePtr","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"biasPtr","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"scaleType","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"wordLength","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"exponent","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"isSigned","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"elementMap","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"elementName","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"elementOffset","File":4,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dataTypeIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dimIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"fxpIndex","File":4,"Size":2,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"sampleTimeMap","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"samplePeriodPtr","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"sampleOffsetPtr","File":4,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"tid","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"samplingMode","File":4,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"dimensionArray","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"targetType","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"modelChecksum","File":8,"Size":16,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"staticLogInfo","File":8,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"numSystems","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"contextSystems","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"logInfo","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"sigIdx","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"startIdx","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"blockPath","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"portIdx","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"parentSysNum","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numBusSignals","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"busSignals","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"signalName","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"blockPath","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"portIdx","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numElements","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"elements","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"index","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"type","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"hierInfoTable","File":36,"Size":24,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"numSignals","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"infoTable","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"signalName","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numChildren","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"childStartIdx","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"childIndexTable","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"numChartSignals","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"chartSignals","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[{"Name":"signalName","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"blockPath","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"loggingName","File":36,"Size":8,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"maxPoints","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"decimation","File":36,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"useCustomName","File":36,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"rtpSize","File":8,"Size":4,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"isProtectedModel","File":8,"Size":1,"IsStatic":false,"IsBitField":false,"IsExported":false,"UseCount":2,"Members":[],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]}],"UseInFunctions":[{"FunctionName":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UseCount":1},{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}]},{"Name":"stateflow_FMU_test_shrd_lib_capi.c:rtDataAddrMap","Size":96,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib_capi.c"],"IsStatic":true,"IsBitField":false,"IsExported":true,"UseCount":1,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}},{"Name":"stateflow_FMU_test_shrd_lib_capi.c:rtVarDimsAddrMap","Size":8,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib_capi.c"],"IsStatic":true,"IsBitField":false,"IsExported":true,"UseCount":1,"Members":[],"UseInFunctions":{"FunctionName":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UseCount":1}}],"GlobalConstInfo":[],"FcnInfo":[{"Name":"byteswap.h:__bswap_32","UniqueKey":"$byteswap.h:__bswap_32","Idx":1,"NumCommentLines":0,"NumTotalLines":4,"NumCodeLines":1,"Callee":[],"Caller":[],"Stack":0,"HasDefinition":1,"File":["D:\\Program Files\\Matlab\\polyspace\\verifier\\cxx\\include\\include-libc\\bits\\byteswap.h"],"IsStatic":1,"Complexity":1,"StackTotal":0,"CalleeIdx":[]},{"Name":"byteswap.h:__bswap_64","UniqueKey":"$byteswap.h:__bswap_64","Idx":2,"NumCommentLines":0,"NumTotalLines":4,"NumCodeLines":1,"Callee":[],"Caller":[],"Stack":0,"HasDefinition":1,"File":["D:\\Program Files\\Matlab\\polyspace\\verifier\\cxx\\include\\include-libc\\bits\\byteswap.h"],"IsStatic":1,"Complexity":1,"StackTotal":0,"CalleeIdx":[]},{"Name":"stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","UniqueKey":"$stateflow_FMU_test_shrd_lib_GetCAPIStaticMap","Idx":3,"NumCommentLines":0,"NumTotalLines":4,"NumCodeLines":1,"Callee":[],"Caller":[],"Stack":0,"HasDefinition":1,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib_capi.c"],"IsStatic":0,"Complexity":1,"StackTotal":0,"CalleeIdx":[]},{"Name":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","UniqueKey":"$stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","Idx":4,"NumCommentLines":7,"NumTotalLines":29,"NumCodeLines":13,"Callee":[],"Caller":{"Name":"stateflow_FMU_test_shrd_lib_initialize","Weight":1},"Stack":0,"HasDefinition":1,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib_capi.c"],"IsStatic":0,"Complexity":1,"StackTotal":0,"CalleeIdx":[]},{"Name":"stateflow_FMU_test_shrd_lib_initialize","UniqueKey":"$stateflow_FMU_test_shrd_lib_initialize","Idx":5,"NumCommentLines":2,"NumTotalLines":7,"NumCodeLines":1,"Callee":{"Name":"stateflow_FMU_test_shrd_lib_InitializeDataMapInfo","Weight":1},"Caller":[],"Stack":0,"HasDefinition":1,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib.c"],"IsStatic":0,"Complexity":1,"StackTotal":0,"CalleeIdx":4},{"Name":"stateflow_FMU_test_shrd_lib_step","UniqueKey":"$stateflow_FMU_test_shrd_lib_step","Idx":6,"NumCommentLines":58,"NumTotalLines":167,"NumCodeLines":83,"Callee":[],"Caller":[],"Stack":0,"HasDefinition":1,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib.c"],"IsStatic":0,"Complexity":19,"StackTotal":0,"CalleeIdx":[]},{"Name":"stateflow_FMU_test_shrd_lib_terminate","UniqueKey":"$stateflow_FMU_test_shrd_lib_terminate","Idx":7,"NumCommentLines":1,"NumTotalLines":4,"NumCodeLines":0,"Callee":[],"Caller":[],"Stack":0,"HasDefinition":1,"File":["F:\\GitHubRepos\\stateflow_FMU_test\\stateflow_FMU_test_shrd_lib_ert_shrlib_rtw\\stateflow_FMU_test_shrd_lib.c"],"IsStatic":0,"Complexity":1,"StackTotal":0,"CalleeIdx":[]}]},"coverage":[{"id":"SimulinkCoverage","name":"Simulink Coverage","files":[]},{"id":"Bullseye","name":"Bullseye Coverage","files":[]},{"id":"LDRA","name":"LDRA Testbed","files":[]}]};